/dts-v1/;
// magic:		0xd00dfeed
// totalsize:		0x66cb8 (421048)
// off_dt_struct:	0x38
// off_dt_strings:	0x5d990
// off_mem_rsvmap:	0x28
// version:		17
// last_comp_version:	16
// boot_cpuid_phys:	0x0
// size_dt_strings:	0x9328
// size_dt_struct:	0x5d958

/ {
    #address-cells = <0x00000002>;
    #size-cells = <0x00000002>;
    model = "Qualcomm Technologies, Inc. MSM 8998 v2.1 MTP";
    compatible = "qcom,msm8998-mtp", "qcom,msm8998", "qcom,mtp";
    qcom,msm-id = <0x00000124 0x00020001>;
    interrupt-parent = <0x00000001>;
    qcom,board-id = <0x00000008 0x00000000 0x000041db 0x00000017>;
    cpus {
        #address-cells = <0x00000002>;
        #size-cells = <0x00000000>;
        cpu@0 {
            device_type = "cpu";
            compatible = "arm,armv8";
            reg = <0x00000000 0x00000000>;
            qcom,limits-info = <0x00000002>;
            qcom,lmh-dcvs = <0x00000003>;
            enable-method = "psci";
            efficiency = <0x00000400>;
            next-level-cache = <0x00000004>;
            qcom,ea = <0x00000005>;
            linux,phandle = <0x00000016>;
            phandle = <0x00000016>;
            l2-cache {
                compatible = "arm,arch-cache";
                cache-level = <0x00000002>;
                qcom,dump-size = <0x00000000>;
                linux,phandle = <0x00000004>;
                phandle = <0x00000004>;
            };
            l1-icache {
                compatible = "arm,arch-cache";
                qcom,dump-size = <0x00009040>;
                linux,phandle = <0x000000ab>;
                phandle = <0x000000ab>;
            };
            l1-dcache {
                compatible = "arm,arch-cache";
                qcom,dump-size = <0x00009040>;
                linux,phandle = <0x000000b3>;
                phandle = <0x000000b3>;
            };
            l1-tlb {
                qcom,dump-size = <0x00002000>;
                linux,phandle = <0x000000bb>;
                phandle = <0x000000bb>;
            };
        };
        cpu@1 {
            device_type = "cpu";
            compatible = "arm,armv8";
            reg = <0x00000000 0x00000001>;
            qcom,limits-info = <0x00000006>;
            qcom,lmh-dcvs = <0x00000003>;
            enable-method = "psci";
            efficiency = <0x00000400>;
            next-level-cache = <0x00000004>;
            qcom,ea = <0x00000007>;
            linux,phandle = <0x00000017>;
            phandle = <0x00000017>;
            l1-icache {
                compatible = "arm,arch-cache";
                qcom,dump-size = <0x00009040>;
                linux,phandle = <0x000000ac>;
                phandle = <0x000000ac>;
            };
            l1-dcache {
                compatible = "arm,arch-cache";
                qcom,dump-size = <0x00009040>;
                linux,phandle = <0x000000b4>;
                phandle = <0x000000b4>;
            };
            l1-tlb {
                qcom,dump-size = <0x00002000>;
                linux,phandle = <0x000000bc>;
                phandle = <0x000000bc>;
            };
        };
        cpu@2 {
            device_type = "cpu";
            compatible = "arm,armv8";
            reg = <0x00000000 0x00000002>;
            qcom,limits-info = <0x00000008>;
            qcom,lmh-dcvs = <0x00000003>;
            enable-method = "psci";
            efficiency = <0x00000400>;
            next-level-cache = <0x00000004>;
            qcom,ea = <0x00000009>;
            linux,phandle = <0x00000018>;
            phandle = <0x00000018>;
            l1-icache {
                compatible = "arm,arch-cache";
                qcom,dump-size = <0x00009040>;
                linux,phandle = <0x000000ad>;
                phandle = <0x000000ad>;
            };
            l1-dcache {
                compatible = "arm,arch-cache";
                qcom,dump-size = <0x00009040>;
                linux,phandle = <0x000000b5>;
                phandle = <0x000000b5>;
            };
            l1-tlb {
                qcom,dump-size = <0x00002000>;
                linux,phandle = <0x000000bd>;
                phandle = <0x000000bd>;
            };
        };
        cpu@3 {
            device_type = "cpu";
            compatible = "arm,armv8";
            reg = <0x00000000 0x00000003>;
            qcom,limits-info = <0x0000000a>;
            qcom,lmh-dcvs = <0x00000003>;
            enable-method = "psci";
            efficiency = <0x00000400>;
            next-level-cache = <0x00000004>;
            qcom,ea = <0x0000000b>;
            linux,phandle = <0x00000019>;
            phandle = <0x00000019>;
            l1-icache {
                compatible = "arm,arch-cache";
                qcom,dump-size = <0x00009040>;
                linux,phandle = <0x000000ae>;
                phandle = <0x000000ae>;
            };
            l1-dcache {
                compatible = "arm,arch-cache";
                qcom,dump-size = <0x00009040>;
                linux,phandle = <0x000000b6>;
                phandle = <0x000000b6>;
            };
            l1-tlb {
                qcom,dump-size = <0x00002000>;
                linux,phandle = <0x000000be>;
                phandle = <0x000000be>;
            };
        };
        cpu@100 {
            device_type = "cpu";
            compatible = "arm,armv8";
            reg = <0x00000000 0x00000100>;
            qcom,limits-info = <0x0000000c>;
            qcom,lmh-dcvs = <0x0000000d>;
            enable-method = "psci";
            efficiency = <0x00000600>;
            next-level-cache = <0x0000000e>;
            qcom,ea = <0x0000000f>;
            linux,phandle = <0x0000001a>;
            phandle = <0x0000001a>;
            l2-cache {
                compatible = "arm,arch-cache";
                cache-level = <0x00000002>;
                linux,phandle = <0x0000000e>;
                phandle = <0x0000000e>;
            };
            l1-icache {
                compatible = "arm,arch-cache";
                qcom,dump-size = <0x00012000>;
                linux,phandle = <0x000000af>;
                phandle = <0x000000af>;
            };
            l1-dcache {
                compatible = "arm,arch-cache";
                qcom,dump-size = <0x00012000>;
                linux,phandle = <0x000000b7>;
                phandle = <0x000000b7>;
            };
            l1-tlb {
                qcom,dump-size = <0x00004800>;
                linux,phandle = <0x000000bf>;
                phandle = <0x000000bf>;
            };
        };
        cpu@101 {
            device_type = "cpu";
            compatible = "arm,armv8";
            reg = <0x00000000 0x00000101>;
            qcom,limits-info = <0x00000010>;
            qcom,lmh-dcvs = <0x0000000d>;
            enable-method = "psci";
            efficiency = <0x00000600>;
            next-level-cache = <0x0000000e>;
            qcom,ea = <0x00000011>;
            linux,phandle = <0x0000001b>;
            phandle = <0x0000001b>;
            l1-icache {
                compatible = "arm,arch-cache";
                qcom,dump-size = <0x00012000>;
                linux,phandle = <0x000000b0>;
                phandle = <0x000000b0>;
            };
            l1-dcache {
                compatible = "arm,arch-cache";
                qcom,dump-size = <0x00012000>;
                linux,phandle = <0x000000b8>;
                phandle = <0x000000b8>;
            };
            l1-tlb {
                qcom,dump-size = <0x00004800>;
                linux,phandle = <0x000000c0>;
                phandle = <0x000000c0>;
            };
        };
        cpu@102 {
            device_type = "cpu";
            compatible = "arm,armv8";
            reg = <0x00000000 0x00000102>;
            qcom,limits-info = <0x00000012>;
            qcom,lmh-dcvs = <0x0000000d>;
            enable-method = "psci";
            efficiency = <0x00000600>;
            next-level-cache = <0x0000000e>;
            qcom,ea = <0x00000013>;
            linux,phandle = <0x0000001c>;
            phandle = <0x0000001c>;
            l1-icache {
                compatible = "arm,arch-cache";
                qcom,dump-size = <0x00012000>;
                linux,phandle = <0x000000b1>;
                phandle = <0x000000b1>;
            };
            l1-dcache {
                compatible = "arm,arch-cache";
                qcom,dump-size = <0x00012000>;
                linux,phandle = <0x000000b9>;
                phandle = <0x000000b9>;
            };
            l1-tlb {
                qcom,dump-size = <0x00004800>;
                linux,phandle = <0x000000c1>;
                phandle = <0x000000c1>;
            };
        };
        cpu@103 {
            device_type = "cpu";
            compatible = "arm,armv8";
            reg = <0x00000000 0x00000103>;
            qcom,limits-info = <0x00000014>;
            qcom,lmh-dcvs = <0x0000000d>;
            enable-method = "psci";
            efficiency = <0x00000600>;
            next-level-cache = <0x0000000e>;
            qcom,ea = <0x00000015>;
            linux,phandle = <0x0000001d>;
            phandle = <0x0000001d>;
            l1-icache {
                compatible = "arm,arch-cache";
                qcom,dump-size = <0x00012000>;
                linux,phandle = <0x000000b2>;
                phandle = <0x000000b2>;
            };
            l1-dcache {
                compatible = "arm,arch-cache";
                qcom,dump-size = <0x00012000>;
                linux,phandle = <0x000000ba>;
                phandle = <0x000000ba>;
            };
            l1-tlb {
                qcom,dump-size = <0x00004800>;
                linux,phandle = <0x000000c2>;
                phandle = <0x000000c2>;
            };
        };
        cpu-map {
            cluster0 {
                core0 {
                    cpu = <0x00000016>;
                };
                core1 {
                    cpu = <0x00000017>;
                };
                core2 {
                    cpu = <0x00000018>;
                };
                core3 {
                    cpu = <0x00000019>;
                };
            };
            cluster1 {
                core0 {
                    cpu = <0x0000001a>;
                };
                core1 {
                    cpu = <0x0000001b>;
                };
                core2 {
                    cpu = <0x0000001c>;
                };
                core3 {
                    cpu = <0x0000001d>;
                };
            };
        };
    };
    soc {
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        ranges = <0x00000000 0x00000000 0x00000000 0xffffffff>;
        compatible = "simple-bus";
        qcom,smp2p-modem@17911008 {
            compatible = "qcom,smp2p";
            reg = <0x17911008 0x00000004>;
            qcom,remote-pid = <0x00000001>;
            qcom,irq-bitmask = <0x00004000>;
            interrupts = <0x00000000 0x000001c3 0x00000001>;
        };
        qcom,smp2p-adsp@17911008 {
            compatible = "qcom,smp2p";
            reg = <0x17911008 0x00000004>;
            qcom,remote-pid = <0x00000002>;
            qcom,irq-bitmask = <0x00000400>;
            interrupts = <0x00000000 0x0000009e 0x00000001>;
        };
        qcom,smp2p-dsps@17911008 {
            compatible = "qcom,smp2p";
            reg = <0x17911008 0x00000004>;
            qcom,remote-pid = <0x00000003>;
            qcom,irq-bitmask = <0x04000000>;
            interrupts = <0x00000000 0x000000b2 0x00000001>;
        };
        qcom,smp2pgpio-smp2p-15-in {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "smp2p";
            qcom,remote-pid = <0x0000000f>;
            qcom,is-inbound;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x0000001e>;
            phandle = <0x0000001e>;
        };
        qcom,smp2pgpio_test_smp2p_15_in {
            compatible = "qcom,smp2pgpio_test_smp2p_15_in";
            gpios = <0x0000001e 0x00000000 0x00000000>;
        };
        qcom,smp2pgpio-smp2p-15-out {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "smp2p";
            qcom,remote-pid = <0x0000000f>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x0000001f>;
            phandle = <0x0000001f>;
        };
        qcom,smp2pgpio_test_smp2p_15_out {
            compatible = "qcom,smp2pgpio_test_smp2p_15_out";
            gpios = <0x0000001f 0x00000000 0x00000000>;
        };
        qcom,smp2pgpio-smp2p-1-in {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "smp2p";
            qcom,remote-pid = <0x00000001>;
            qcom,is-inbound;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x00000020>;
            phandle = <0x00000020>;
        };
        qcom,smp2pgpio_test_smp2p_1_in {
            compatible = "qcom,smp2pgpio_test_smp2p_1_in";
            gpios = <0x00000020 0x00000000 0x00000000>;
        };
        qcom,smp2pgpio-smp2p-1-out {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "smp2p";
            qcom,remote-pid = <0x00000001>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x00000021>;
            phandle = <0x00000021>;
        };
        qcom,smp2pgpio_test_smp2p_1_out {
            compatible = "qcom,smp2pgpio_test_smp2p_1_out";
            gpios = <0x00000021 0x00000000 0x00000000>;
        };
        qcom,smp2pgpio-smp2p-2-in {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "smp2p";
            qcom,remote-pid = <0x00000002>;
            qcom,is-inbound;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x00000022>;
            phandle = <0x00000022>;
        };
        qcom,smp2pgpio_test_smp2p_2_in {
            compatible = "qcom,smp2pgpio_test_smp2p_2_in";
            gpios = <0x00000022 0x00000000 0x00000000>;
        };
        qcom,smp2pgpio-smp2p-2-out {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "smp2p";
            qcom,remote-pid = <0x00000002>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x00000023>;
            phandle = <0x00000023>;
        };
        qcom,smp2pgpio_test_smp2p_2_out {
            compatible = "qcom,smp2pgpio_test_smp2p_2_out";
            gpios = <0x00000023 0x00000000 0x00000000>;
        };
        qcom,smp2pgpio-smp2p-3-in {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "smp2p";
            qcom,remote-pid = <0x00000003>;
            qcom,is-inbound;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x00000024>;
            phandle = <0x00000024>;
        };
        qcom,smp2pgpio_test_smp2p_3_in {
            compatible = "qcom,smp2pgpio_test_smp2p_3_in";
            gpios = <0x00000024 0x00000000 0x00000000>;
        };
        qcom,smp2pgpio-smp2p-3-out {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "smp2p";
            qcom,remote-pid = <0x00000003>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x00000025>;
            phandle = <0x00000025>;
        };
        qcom,smp2pgpio-ssr-smp2p-1-in {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "slave-kernel";
            qcom,remote-pid = <0x00000001>;
            qcom,is-inbound;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x0000008e>;
            phandle = <0x0000008e>;
        };
        qcom,smp2pgpio-ssr-smp2p-1-out {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "master-kernel";
            qcom,remote-pid = <0x00000001>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x0000008f>;
            phandle = <0x0000008f>;
        };
        qcom,smp2pgpio-ssr-smp2p-2-in {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "slave-kernel";
            qcom,remote-pid = <0x00000002>;
            qcom,is-inbound;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x0000008b>;
            phandle = <0x0000008b>;
        };
        qcom,smp2pgpio-ssr-smp2p-2-out {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "master-kernel";
            qcom,remote-pid = <0x00000002>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x0000008c>;
            phandle = <0x0000008c>;
        };
        qcom,smp2pgpio-ssr-smp2p-3-in {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "slave-kernel";
            qcom,remote-pid = <0x00000003>;
            qcom,is-inbound;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x000000a6>;
            phandle = <0x000000a6>;
        };
        qcom,smp2pgpio-ssr-smp2p-3-out {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "master-kernel";
            qcom,remote-pid = <0x00000003>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x000000a7>;
            phandle = <0x000000a7>;
        };
        qcom,smp2pgpio_test_smp2p_3_out {
            compatible = "qcom,smp2pgpio_test_smp2p_3_out";
            gpios = <0x00000025 0x00000000 0x00000000>;
        };
        qcom,smp2pgpio-sleepstate-gpio-3-out {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "sleepstate";
            qcom,remote-pid = <0x00000003>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x00000026>;
            phandle = <0x00000026>;
        };
        qcom,smp2pgpio-sleepstate-3-out {
            compatible = "qcom,smp2pgpio_sleepstate_3_out";
            gpios = <0x00000026 0x00000000 0x00000000>;
        };
        qcom,smp2pgpio-ipa-1-out {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "ipa";
            qcom,remote-pid = <0x00000001>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x00000063>;
            phandle = <0x00000063>;
        };
        qcom,smp2pgpio-ipa-1-in {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "ipa";
            qcom,remote-pid = <0x00000001>;
            qcom,is-inbound;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x00000064>;
            phandle = <0x00000064>;
        };
        qcom,gdsc@10f004 {
            compatible = "qcom,gdsc";
            regulator-name = "gdsc_usb30";
            reg = <0x0010f004 0x00000004>;
            status = "ok";
            linux,phandle = <0x00000086>;
            phandle = <0x00000086>;
        };
        qcom,gdsc@16b004 {
            compatible = "qcom,gdsc";
            regulator-name = "gdsc_pcie_0";
            reg = <0x0016b004 0x00000004>;
            status = "ok";
            linux,phandle = <0x000000a0>;
            phandle = <0x000000a0>;
        };
        qcom,gdsc@175004 {
            compatible = "qcom,gdsc";
            regulator-name = "gdsc_ufs";
            reg = <0x00175004 0x00000004>;
            status = "ok";
            linux,phandle = <0x00000080>;
            phandle = <0x00000080>;
        };
        qcom,gdsc@17d034 {
            compatible = "qcom,gdsc";
            regulator-name = "gdsc_hlos1_vote_lpass_adsp";
            reg = <0x0017d034 0x00000004>;
            qcom,no-status-check-on-disable;
            qcom,gds-timeout = <0x000001f4>;
            status = "ok";
            linux,phandle = <0x000000d4>;
            phandle = <0x000000d4>;
        };
        qcom,gdsc@17d038 {
            compatible = "qcom,gdsc";
            regulator-name = "gdsc_hlos1_vote_lpass_core";
            reg = <0x0017d038 0x00000004>;
            qcom,no-status-check-on-disable;
            qcom,gds-timeout = <0x000001f4>;
            status = "ok";
        };
        qcom,gdsc@c8ce020 {
            compatible = "qcom,gdsc";
            regulator-name = "gdsc_bimc_smmu";
            reg = <0x0c8ce020 0x00000004 0x0c8ce024 0x00000004>;
            reg-names = "base", "hw_ctrl_addr";
            qcom,no-status-check-on-disable;
            qcom,gds-timeout = <0x000001f4>;
            status = "ok";
            clock-names = "bus_clk";
            clocks = <0x00000027 0xc365ac39>;
            proxy-supply = <0x00000028>;
            qcom,proxy-consumer-enable;
            linux,phandle = <0x00000028>;
            phandle = <0x00000028>;
        };
        qcom,gdsc@c8c1024 {
            compatible = "qcom,gdsc";
            regulator-name = "gdsc_venus";
            reg = <0x0c8c1024 0x00000004>;
            status = "ok";
            linux,phandle = <0x000000a8>;
            phandle = <0x000000a8>;
        };
        qcom,gdsc@c8c1040 {
            compatible = "qcom,gdsc";
            regulator-name = "gdsc_venus_core0";
            reg = <0x0c8c1040 0x00000004>;
            status = "ok";
            qcom,support-hw-trigger;
            linux,phandle = <0x00000102>;
            phandle = <0x00000102>;
        };
        qcom,gdsc@c8c1044 {
            compatible = "qcom,gdsc";
            regulator-name = "gdsc_venus_core1";
            reg = <0x0c8c1044 0x00000004>;
            status = "ok";
            qcom,support-hw-trigger;
            linux,phandle = <0x00000103>;
            phandle = <0x00000103>;
        };
        qcom,gdsc@c8c34a0 {
            compatible = "qcom,gdsc";
            regulator-name = "gdsc_camss_top";
            reg = <0x0c8c34a0 0x00000004>;
            status = "ok";
            linux,phandle = <0x00000029>;
            phandle = <0x00000029>;
        };
        qcom,gdsc@c8c3664 {
            compatible = "qcom,gdsc";
            regulator-name = "gdsc_vfe0";
            reg = <0x0c8c3664 0x00000004>;
            status = "ok";
            parent-supply = <0x00000029>;
            linux,phandle = <0x000000db>;
            phandle = <0x000000db>;
        };
        qcom,gdsc@c8c3674 {
            compatible = "qcom,gdsc";
            regulator-name = "gdsc_vfe1";
            reg = <0x0c8c3674 0x00000004>;
            status = "ok";
            parent-supply = <0x00000029>;
            linux,phandle = <0x000000dc>;
            phandle = <0x000000dc>;
        };
        qcom,gdsc@c8c36d4 {
            compatible = "qcom,gdsc";
            regulator-name = "gdsc_cpp";
            reg = <0x0c8c36d4 0x00000004>;
            status = "ok";
            parent-supply = <0x00000029>;
            qcom,support-hw-trigger;
            linux,phandle = <0x000000da>;
            phandle = <0x000000da>;
        };
        qcom,gdsc@c8c2304 {
            compatible = "qcom,gdsc";
            regulator-name = "gdsc_mdss";
            reg = <0x0c8c2304 0x00000004>;
            status = "ok";
            proxy-supply = <0x0000002a>;
            qcom,proxy-consumer-enable;
            linux,phandle = <0x0000002a>;
            phandle = <0x0000002a>;
        };
        qcom,gdsc@5066004 {
            compatible = "qcom,gdsc";
            regulator-name = "gdsc_gpu_cx";
            reg = <0x05066004 0x00000004 0x05066008 0x00000004>;
            reg-names = "base", "hw_ctrl_addr";
            qcom,no-status-check-on-disable;
            qcom,gds-timeout = <0x000001f4>;
            status = "ok";
            linux,phandle = <0x000000d5>;
            phandle = <0x000000d5>;
        };
        qcom,gdsc@5066094 {
            compatible = "qcom,gdsc";
            regulator-name = "gdsc_gpu_gx";
            reg = <0x05066094 0x00000004 0x05065130 0x00000004 0x05066090 0x00000004>;
            reg-names = "base", "domain_addr", "sw_reset";
            qcom,retain-periph;
            qcom,reset-aon-logic;
            status = "ok";
            clock-names = "core_root_clk";
            clocks = <0x0000002b 0x917f76ef>;
            qcom,force-enable-root-clk;
            parent-supply = <0x0000002c>;
            linux,phandle = <0x000001b3>;
            phandle = <0x000001b3>;
        };
        interrupt-controller@17a00000 {
            compatible = "arm,gic-v3";
            reg = <0x17a00000 0x00010000 0x17b00000 0x00100000>;
            #interrupt-cells = <0x00000003>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            ranges;
            interrupt-controller;
            #redistributor-regions = <0x00000001>;
            redistributor-stride = <0x00000000 0x00020000>;
            interrupts = <0x00000001 0x00000009 0x00000004>;
            linux,phandle = <0x00000001>;
            phandle = <0x00000001>;
            gic-its@0x17a20000 {
                compatible = "arm,gic-v3-its";
                msi-contoller;
                reg = <0x17a20000 0x00020000>;
            };
        };
        timer {
            compatible = "arm,armv8-timer";
            interrupts = <0x00000001 0x00000001 0x00000f08 0x00000001 0x00000002 0x00000f08 0x00000001 0x00000003 0x00000f08 0x00000001 0x00000000 0x00000f08>;
            clock-frequency = <0x0124f800>;
        };
        restart@10ac000 {
            compatible = "qcom,pshold";
            reg = <0x010ac000 0x00000004 0x01fd3000 0x00000004>;
            reg-names = "pshold-base", "tcsr-boot-misc-detect";
        };
        qcom,spmi@800f000 {
            compatible = "qcom,spmi-pmic-arb";
            reg = <0x0800f000 0x00001000 0x08400000 0x01000000 0x09400000 0x01000000 0x0a400000 0x00220000 0x0800a000 0x00003000>;
            reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
            interrupt-names = "periph_irq";
            interrupts = <0x00000000 0x00000146 0x00000000>;
            qcom,ee = <0x00000000>;
            qcom,channel = <0x00000000>;
            qcom,reserved-chan = <0x000001ff>;
            #address-cells = <0x00000002>;
            #size-cells = <0x00000000>;
            interrupt-controller;
            #interrupt-cells = <0x00000004>;
            cell-index = <0x00000000>;
            linux,phandle = <0x0000020f>;
            phandle = <0x0000020f>;
            qcom,pm8998@0 {
                compatible = "qcom,spmi-pmic";
                reg = <0x00000000 0x00000000>;
                #address-cells = <0x00000002>;
                #size-cells = <0x00000000>;
                qcom,revid@100 {
                    compatible = "qcom,qpnp-revid";
                    reg = <0x00000100 0x00000100>;
                };
                qcom,power-on@800 {
                    compatible = "qcom,qpnp-power-on";
                    reg = <0x00000800 0x00000100>;
                    interrupts = <0x00000000 0x00000008 0x00000000 0x00000000 0x00000000 0x00000008 0x00000001 0x00000000 0x00000000 0x00000008 0x00000004 0x00000000 0x00000000 0x00000008 0x00000005 0x00000000>;
                    interrupt-names = "kpdpwr", "resin", "resin-bark", "kpdpwr-resin-bark";
                    qcom,pon-dbc-delay = <0x00007a12>;
                    qcom,system-reset;
                    qcom,store-hard-reset-reason;
                    qcom,kpdpwr-sw-debounce;
                    qcom,pon_1 {
                        qcom,pon-type = <0x00000000>;
                        qcom,pull-up = <0x00000001>;
                        linux,code = <0x00000074>;
                        qcom,support-reset = <0x00000001>;
                        qcom,s1-timer = <0x00002810>;
                        qcom,s2-timer = <0x000007d0>;
                        qcom,s2-type = <0x00000007>;
                    };
                    qcom,pon_2 {
                        qcom,pon-type = <0x00000001>;
                        qcom,pull-up = <0x00000001>;
                        linux,code = <0x00000072>;
                    };
                    qcom,pon_3 {
                        qcom,pon-type = <0x00000003>;
                        qcom,support-reset = <0x00000001>;
                        qcom,pull-up = <0x00000001>;
                        qcom,s1-timer = <0x00001a40>;
                        qcom,s2-timer = <0x000007d0>;
                        qcom,s2-type = <0x00000008>;
                        qcom,use-bark;
                    };
                };
                qcom,temp-alarm@2400 {
                    compatible = "qcom,qpnp-temp-alarm";
                    reg = <0x00002400 0x00000100>;
                    interrupts = <0x00000000 0x00000024 0x00000000 0x00000001>;
                    label = "pm8998_tz";
                    qcom,channel-num = <0x00000006>;
                    qcom,temp_alarm-vadc = <0x0000002d>;
                };
                gpios {
                    compatible = "qcom,qpnp-pin";
                    gpio-controller;
                    #gpio-cells = <0x00000002>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    label = "pm8998-gpio";
                    linux,phandle = <0x00000091>;
                    phandle = <0x00000091>;
                    gpio@c000 {
                        reg = <0x0000c000 0x00000100>;
                        qcom,pin-num = <0x00000001>;
                        status = "disabled";
                    };
                    gpio@c100 {
                        reg = <0x0000c100 0x00000100>;
                        qcom,pin-num = <0x00000002>;
                        status = "okay";
                        qcom,mode = <0x00000000>;
                        qcom,pull = <0x00000000>;
                        qcom,vin-sel = <0x00000000>;
                        qcom,src-sel = <0x00000000>;
                        qcom,out-strength = <0x00000001>;
                    };
                    gpio@c200 {
                        reg = <0x0000c200 0x00000100>;
                        qcom,pin-num = <0x00000003>;
                        status = "disabled";
                    };
                    gpio@c300 {
                        reg = <0x0000c300 0x00000100>;
                        qcom,pin-num = <0x00000004>;
                        status = "disabled";
                    };
                    gpio@c400 {
                        reg = <0x0000c400 0x00000100>;
                        qcom,pin-num = <0x00000005>;
                        status = "okay";
                        qcom,mode = <0x00000000>;
                        qcom,pull = <0x00000000>;
                        qcom,vin-sel = <0x00000000>;
                        qcom,src-sel = <0x00000000>;
                        qcom,out-strength = <0x00000001>;
                    };
                    gpio@c500 {
                        reg = <0x0000c500 0x00000100>;
                        qcom,pin-num = <0x00000006>;
                        status = "okay";
                        qcom,mode = <0x00000000>;
                        qcom,pull = <0x00000000>;
                        qcom,vin-sel = <0x00000000>;
                        qcom,src-sel = <0x00000000>;
                        qcom,out-strength = <0x00000001>;
                    };
                    gpio@c600 {
                        reg = <0x0000c600 0x00000100>;
                        qcom,pin-num = <0x00000007>;
                        status = "okay";
                        qcom,mode = <0x00000000>;
                        qcom,pull = <0x00000000>;
                        qcom,vin-sel = <0x00000000>;
                        qcom,src-sel = <0x00000000>;
                        qcom,out-strength = <0x00000001>;
                    };
                    gpio@c700 {
                        reg = <0x0000c700 0x00000100>;
                        qcom,pin-num = <0x00000008>;
                        status = "okay";
                        qcom,mode = <0x00000000>;
                        qcom,pull = <0x00000000>;
                        qcom,vin-sel = <0x00000000>;
                        qcom,src-sel = <0x00000000>;
                        qcom,out-strength = <0x00000001>;
                    };
                    gpio@c800 {
                        reg = <0x0000c800 0x00000100>;
                        qcom,pin-num = <0x00000009>;
                        status = "ok";
                        qcom,mode = <0x00000001>;
                        qcom,pull = <0x00000005>;
                        qcom,vin-sel = <0x00000000>;
                        qcom,src-sel = <0x00000000>;
                        qcom,invert = <0x00000000>;
                        qcom,master-en = <0x00000001>;
                    };
                    gpio@c900 {
                        reg = <0x0000c900 0x00000100>;
                        qcom,pin-num = <0x0000000a>;
                        status = "disabled";
                    };
                    gpio@ca00 {
                        reg = <0x0000ca00 0x00000100>;
                        qcom,pin-num = <0x0000000b>;
                        status = "disabled";
                    };
                    gpio@cb00 {
                        reg = <0x0000cb00 0x00000100>;
                        qcom,pin-num = <0x0000000c>;
                        status = "disabled";
                    };
                    gpio@cc00 {
                        reg = <0x0000cc00 0x00000100>;
                        qcom,pin-num = <0x0000000d>;
                        status = "okay";
                        qcom,mode = <0x00000001>;
                        qcom,output-type = <0x00000000>;
                        qcom,pull = <0x00000005>;
                        qcom,vin-sel = <0x00000000>;
                        qcom,out-strength = <0x00000001>;
                        qcom,src-sel = <0x00000003>;
                        qcom,master-en = <0x00000001>;
                    };
                    gpio@cd00 {
                        reg = <0x0000cd00 0x00000100>;
                        qcom,pin-num = <0x0000000e>;
                        status = "disabled";
                    };
                    gpio@ce00 {
                        reg = <0x0000ce00 0x00000100>;
                        qcom,pin-num = <0x0000000f>;
                        status = "disabled";
                    };
                    gpio@cf00 {
                        reg = <0x0000cf00 0x00000100>;
                        qcom,pin-num = <0x00000010>;
                        status = "disabled";
                    };
                    gpio@d000 {
                        reg = <0x0000d000 0x00000100>;
                        qcom,pin-num = <0x00000011>;
                        status = "disabled";
                    };
                    gpio@d100 {
                        reg = <0x0000d100 0x00000100>;
                        qcom,pin-num = <0x00000012>;
                        status = "okay";
                        qcom,mode = <0x00000000>;
                        qcom,pull = <0x00000000>;
                        qcom,vin-sel = <0x00000000>;
                        qcom,src-sel = <0x00000000>;
                        qcom,master-en = <0x00000001>;
                    };
                    gpio@d200 {
                        reg = <0x0000d200 0x00000100>;
                        qcom,pin-num = <0x00000013>;
                        status = "disabled";
                    };
                    gpio@d300 {
                        reg = <0x0000d300 0x00000100>;
                        qcom,pin-num = <0x00000014>;
                        status = "ok";
                        qcom,mode = <0x00000001>;
                        qcom,pull = <0x00000005>;
                        qcom,vin-sel = <0x00000001>;
                        qcom,src-sel = <0x00000000>;
                        qcom,invert = <0x00000000>;
                        qcom,master-en = <0x00000001>;
                    };
                    gpio@d400 {
                        reg = <0x0000d400 0x00000100>;
                        qcom,pin-num = <0x00000015>;
                        status = "okay";
                        qcom,mode = <0x00000000>;
                        qcom,vin-sel = <0x00000001>;
                        qcom,src-sel = <0x00000000>;
                        qcom,master-en = <0x00000001>;
                        qcom,pull = <0x00000004>;
                    };
                    gpio@d500 {
                        reg = <0x0000d500 0x00000100>;
                        qcom,pin-num = <0x00000016>;
                        status = "disabled";
                    };
                    gpio@d600 {
                        reg = <0x0000d600 0x00000100>;
                        qcom,pin-num = <0x00000017>;
                        status = "disabled";
                    };
                    gpio@d700 {
                        reg = <0x0000d700 0x00000100>;
                        qcom,pin-num = <0x00000018>;
                        status = "disabled";
                    };
                    gpio@d800 {
                        reg = <0x0000d800 0x00000100>;
                        qcom,pin-num = <0x00000019>;
                        status = "disabled";
                    };
                    gpio@d900 {
                        reg = <0x0000d900 0x00000100>;
                        qcom,pin-num = <0x0000001a>;
                        status = "disabled";
                    };
                };
                qcom,coincell@2800 {
                    compatible = "qcom,qpnp-coincell";
                    reg = <0x00002800 0x00000100>;
                };
                qcom,pm8998_rtc {
                    compatible = "qcom,qpnp-rtc";
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    qcom,qpnp-rtc-write = <0x00000000>;
                    qcom,qpnp-rtc-alarm-pwrup = <0x00000001>;
                    qcom,pm8998_rtc_rw@6000 {
                        reg = <0x00006000 0x00000100>;
                    };
                    qcom,pm8998_rtc_alarm@6100 {
                        reg = <0x00006100 0x00000100>;
                        interrupts = <0x00000000 0x00000061 0x00000001 0x00000000>;
                    };
                };
                vadc@3100 {
                    compatible = "qcom,qpnp-vadc-hc";
                    reg = <0x00003100 0x00000100>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000000>;
                    interrupts = <0x00000000 0x00000031 0x00000000 0x00000001>;
                    interrupt-names = "eoc-int-en-set";
                    qcom,adc-bit-resolution = <0x0000000f>;
                    qcom,adc-vdd-reference = <0x00000753>;
                    linux,phandle = <0x0000002d>;
                    phandle = <0x0000002d>;
                    chan@6 {
                        label = "die_temp";
                        reg = <0x00000006>;
                        qcom,decimation = <0x00000002>;
                        qcom,pre-div-channel-scaling = <0x00000000>;
                        qcom,calibration-type = "absolute";
                        qcom,scale-function = <0x00000003>;
                        qcom,hw-settle-time = <0x00000000>;
                        qcom,fast-avg-setup = <0x00000000>;
                        qcom,cal-val = <0x00000000>;
                    };
                    chan@0 {
                        label = "ref_gnd";
                        reg = <0x00000000>;
                        qcom,decimation = <0x00000002>;
                        qcom,pre-div-channel-scaling = <0x00000000>;
                        qcom,calibration-type = "absolute";
                        qcom,scale-function = <0x00000000>;
                        qcom,hw-settle-time = <0x00000000>;
                        qcom,fast-avg-setup = <0x00000000>;
                        qcom,cal-val = <0x00000000>;
                    };
                    chan@1 {
                        label = "ref_1250v";
                        reg = <0x00000001>;
                        qcom,decimation = <0x00000002>;
                        qcom,pre-div-channel-scaling = <0x00000000>;
                        qcom,calibration-type = "absolute";
                        qcom,scale-function = <0x00000000>;
                        qcom,hw-settle-time = <0x00000000>;
                        qcom,fast-avg-setup = <0x00000000>;
                        qcom,cal-val = <0x00000000>;
                    };
                    chan@83 {
                        label = "vph_pwr";
                        reg = <0x00000083>;
                        qcom,decimation = <0x00000002>;
                        qcom,pre-div-channel-scaling = <0x00000001>;
                        qcom,calibration-type = "absolute";
                        qcom,scale-function = <0x00000000>;
                        qcom,hw-settle-time = <0x00000000>;
                        qcom,fast-avg-setup = <0x00000000>;
                    };
                    chan@85 {
                        label = "vcoin";
                        reg = <0x00000085>;
                        qcom,decimation = <0x00000002>;
                        qcom,pre-div-channel-scaling = <0x00000001>;
                        qcom,calibration-type = "absolute";
                        qcom,scale-function = <0x00000000>;
                        qcom,hw-settle-time = <0x00000000>;
                        qcom,fast-avg-setup = <0x00000000>;
                    };
                    chan@4c {
                        label = "xo_therm";
                        reg = <0x0000004c>;
                        qcom,decimation = <0x00000002>;
                        qcom,pre-div-channel-scaling = <0x00000000>;
                        qcom,calibration-type = "ratiometric";
                        qcom,scale-function = <0x00000004>;
                        qcom,hw-settle-time = <0x00000002>;
                        qcom,fast-avg-setup = <0x00000000>;
                    };
                    chan@4d {
                        label = "msm_therm";
                        reg = <0x0000004d>;
                        qcom,decimation = <0x00000002>;
                        qcom,pre-div-channel-scaling = <0x00000000>;
                        qcom,calibration-type = "ratiometric";
                        qcom,scale-function = <0x00000002>;
                        qcom,hw-settle-time = <0x00000002>;
                        qcom,fast-avg-setup = <0x00000000>;
                    };
                    chan@51 {
                        label = "quiet_therm";
                        reg = <0x00000051>;
                        qcom,decimation = <0x00000002>;
                        qcom,pre-div-channel-scaling = <0x00000000>;
                        qcom,calibration-type = "ratiometric";
                        qcom,scale-function = <0x00000002>;
                        qcom,hw-settle-time = <0x00000002>;
                        qcom,fast-avg-setup = <0x00000000>;
                    };
                    chan@4e {
                        label = "ufs_therm";
                        reg = <0x0000004e>;
                        qcom,decimation = <0x00000002>;
                        qcom,pre-div-channel-scaling = <0x00000000>;
                        qcom,calibration-type = "ratiometric";
                        qcom,scale-function = <0x00000002>;
                        qcom,hw-settle-time = <0x00000002>;
                        qcom,fast-avg-setup = <0x00000000>;
                    };
                    chan@4f {
                        label = "pa_therm0";
                        reg = <0x0000004f>;
                        qcom,decimation = <0x00000002>;
                        qcom,pre-div-channel-scaling = <0x00000000>;
                        qcom,calibration-type = "ratiometric";
                        qcom,scale-function = <0x00000002>;
                        qcom,hw-settle-time = <0x00000002>;
                        qcom,fast-avg-setup = <0x00000000>;
                    };
                    chan@50 {
                        label = "pa_therm1";
                        reg = <0x00000050>;
                        qcom,decimation = <0x00000002>;
                        qcom,pre-div-channel-scaling = <0x00000000>;
                        qcom,calibration-type = "ratiometric";
                        qcom,scale-function = <0x00000002>;
                        qcom,hw-settle-time = <0x00000002>;
                        qcom,fast-avg-setup = <0x00000000>;
                    };
                };
                vadc@3400 {
                    compatible = "qcom,qpnp-adc-tm-hc";
                    reg = <0x00003400 0x00000100>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000000>;
                    interrupts = <0x00000000 0x00000034 0x00000000 0x00000001>;
                    interrupt-names = "eoc-int-en-set";
                    qcom,adc-bit-resolution = <0x0000000f>;
                    qcom,adc-vdd-reference = <0x00000753>;
                    qcom,adc_tm-vadc = <0x0000002d>;
                    qcom,decimation = <0x00000000>;
                    qcom,fast-avg-setup = <0x00000000>;
                    linux,phandle = <0x000000c7>;
                    phandle = <0x000000c7>;
                    chan@83 {
                        label = "vph_pwr";
                        reg = <0x00000083>;
                        qcom,pre-div-channel-scaling = <0x00000001>;
                        qcom,calibration-type = "absolute";
                        qcom,scale-function = <0x00000000>;
                        qcom,hw-settle-time = <0x00000000>;
                        qcom,btm-channel-number = <0x00000060>;
                    };
                    chan@4d {
                        label = "msm_therm";
                        reg = <0x0000004d>;
                        qcom,pre-div-channel-scaling = <0x00000000>;
                        qcom,calibration-type = "ratiometric";
                        qcom,scale-function = <0x00000002>;
                        qcom,hw-settle-time = <0x00000002>;
                        qcom,btm-channel-number = <0x00000068>;
                        qcom,thermal-node;
                    };
                    chan@51 {
                        label = "quiet_therm";
                        reg = <0x00000051>;
                        qcom,pre-div-channel-scaling = <0x00000000>;
                        qcom,calibration-type = "ratiometric";
                        qcom,scale-function = <0x00000002>;
                        qcom,hw-settle-time = <0x00000002>;
                        qcom,btm-channel-number = <0x00000070>;
                        qcom,thermal-node;
                    };
                    chan@4c {
                        label = "xo_therm";
                        reg = <0x0000004c>;
                        qcom,pre-div-channel-scaling = <0x00000000>;
                        qcom,calibration-type = "ratiometric";
                        qcom,scale-function = <0x00000004>;
                        qcom,hw-settle-time = <0x00000002>;
                        qcom,btm-channel-number = <0x00000078>;
                        qcom,thermal-node;
                    };
                    chan@4e {
                        label = "ufs_therm";
                        reg = <0x0000004e>;
                        qcom,pre-div-channel-scaling = <0x00000000>;
                        qcom,calibration-type = "ratiometric";
                        qcom,scale-function = <0x00000002>;
                        qcom,hw-settle-time = <0x00000002>;
                        qcom,btm-channel-number = <0x00000080>;
                        qcom,thermal-node;
                    };
                    chan@4f {
                        label = "pa_therm0";
                        reg = <0x0000004f>;
                        qcom,pre-div-channel-scaling = <0x00000000>;
                        qcom,calibration-type = "ratiometric";
                        qcom,scale-function = <0x00000002>;
                        qcom,hw-settle-time = <0x00000002>;
                        qcom,btm-channel-number = <0x00000088>;
                        qcom,thermal-node;
                    };
                    chan@50 {
                        label = "pa_therm1";
                        reg = <0x00000050>;
                        qcom,pre-div-channel-scaling = <0x00000000>;
                        qcom,calibration-type = "ratiometric";
                        qcom,scale-function = <0x00000002>;
                        qcom,hw-settle-time = <0x00000002>;
                        qcom,btm-channel-number = <0x00000090>;
                        qcom,thermal-node;
                    };
                };
            };
            qcom,pm8998@1 {
                compatible = "qcom,spmi-pmic";
                reg = <0x00000001 0x00000000>;
                #address-cells = <0x00000002>;
                #size-cells = <0x00000000>;
                regulator@2f00 {
                    compatible = "qcom,qpnp-regulator";
                    reg = <0x00002f00 0x00000100>;
                    regulator-name = "pm8998_s10";
                    regulator-min-microvolt = <0x0008aac0>;
                    regulator-max-microvolt = <0x00101d00>;
                    qcom,enable-time = <0x000001f4>;
                    regulator-always-on;
                    linux,phandle = <0x000000ce>;
                    phandle = <0x000000ce>;
                };
                regulator@3800 {
                    compatible = "qcom,qpnp-regulator";
                    reg = <0x00003800 0x00000100>;
                    regulator-name = "pm8998_s13";
                    regulator-min-microvolt = <0x0008aac0>;
                    regulator-max-microvolt = <0x00115580>;
                    qcom,enable-time = <0x000001f4>;
                    regulator-always-on;
                    linux,phandle = <0x000000cf>;
                    phandle = <0x000000cf>;
                };
            };
            qcom,pmi8998@2 {
                compatible = "qcom,spmi-pmic";
                reg = <0x00000002 0x00000000>;
                #address-cells = <0x00000002>;
                #size-cells = <0x00000000>;
                qcom,revid@100 {
                    compatible = "qcom,qpnp-revid";
                    reg = <0x00000100 0x00000100>;
                    qcom,fab-id-valid;
                    linux,phandle = <0x0000002e>;
                    phandle = <0x0000002e>;
                };
                qcom,power-on@800 {
                    compatible = "qcom,qpnp-power-on";
                    reg = <0x00000800 0x00000100>;
                };
                qcom,misc@900 {
                    compatible = "qcom,qpnp-misc";
                    reg = <0x00000900 0x00000100>;
                    linux,phandle = <0x0000003a>;
                    phandle = <0x0000003a>;
                };
                qcom,temp-alarm@2400 {
                    compatible = "qcom,qpnp-temp-alarm";
                    reg = <0x00002400 0x00000100>;
                    interrupts = <0x00000002 0x00000024 0x00000000 0x00000001>;
                    label = "pmi8998_tz";
                };
                gpios {
                    compatible = "qcom,qpnp-pin";
                    gpio-controller;
                    #gpio-cells = <0x00000002>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    label = "pmi8998-gpio";
                    linux,phandle = <0x00000036>;
                    phandle = <0x00000036>;
                    gpio@c000 {
                        reg = <0x0000c000 0x00000100>;
                        qcom,pin-num = <0x00000001>;
                        status = "disabled";
                    };
                    gpio@c100 {
                        reg = <0x0000c100 0x00000100>;
                        qcom,pin-num = <0x00000002>;
                        status = "disabled";
                    };
                    gpio@c200 {
                        reg = <0x0000c200 0x00000100>;
                        qcom,pin-num = <0x00000003>;
                        status = "disabled";
                    };
                    gpio@c300 {
                        reg = <0x0000c300 0x00000100>;
                        qcom,pin-num = <0x00000004>;
                        status = "disabled";
                    };
                    gpio@c400 {
                        reg = <0x0000c400 0x00000100>;
                        qcom,pin-num = <0x00000005>;
                        status = "okay";
                        qcom,mode = <0x00000001>;
                        qcom,pull = <0x00000004>;
                        qcom,master-en = <0x00000001>;
                        qcom,invert = <0x00000001>;
                        qcom,out-strength = <0x00000001>;
                    };
                    gpio@c500 {
                        reg = <0x0000c500 0x00000100>;
                        qcom,pin-num = <0x00000006>;
                        status = "okay";
                        qcom,mode = <0x00000001>;
                        qcom,pull = <0x00000005>;
                        qcom,vin-sel = <0x00000000>;
                        qcom,src-sel = <0x00000002>;
                        qcom,out-strength = <0x00000001>;
                        qcom,master-en = <0x00000001>;
                    };
                    gpio@c600 {
                        reg = <0x0000c600 0x00000100>;
                        qcom,pin-num = <0x00000007>;
                        status = "disabled";
                    };
                    gpio@c700 {
                        reg = <0x0000c700 0x00000100>;
                        qcom,pin-num = <0x00000008>;
                        status = "disabled";
                    };
                    gpio@c800 {
                        reg = <0x0000c800 0x00000100>;
                        qcom,pin-num = <0x00000009>;
                        status = "disabled";
                    };
                    gpio@c900 {
                        reg = <0x0000c900 0x00000100>;
                        qcom,pin-num = <0x0000000a>;
                        status = "disabled";
                    };
                    gpio@ca00 {
                        reg = <0x0000ca00 0x00000100>;
                        qcom,pin-num = <0x0000000b>;
                        status = "disabled";
                    };
                    gpio@cb00 {
                        reg = <0x0000cb00 0x00000100>;
                        qcom,pin-num = <0x0000000c>;
                        status = "disabled";
                    };
                    gpio@cc00 {
                        reg = <0x0000cc00 0x00000100>;
                        qcom,pin-num = <0x0000000d>;
                        status = "disabled";
                    };
                    gpio@cd00 {
                        reg = <0x0000cd00 0x00000100>;
                        qcom,pin-num = <0x0000000e>;
                        status = "disabled";
                    };
                };
                qcom,qpnp-qnovo@1500 {
                    compatible = "qcom,qpnp-qnovo";
                    reg = <0x00001500 0x00000100>;
                    interrupts = <0x00000002 0x00000015 0x00000000 0x00000000>;
                    interrupt-names = "ptrain-done";
                    qcom,pmic-revid = <0x0000002e>;
                };
                qcom,qpnp-smb2 {
                    compatible = "qcom,qpnp-smb2";
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    qcom,pmic-revid = <0x0000002e>;
                    io-channels = <0x0000002f 0x00000008 0x0000002f 0x0000000a 0x0000002f 0x00000003 0x0000002f 0x00000004>;
                    io-channel-names = "charger_temp", "charger_temp_max", "usbin_i", "usbin_v";
                    qcom,boost-threshold-ua = <0x000186a0>;
                    qcom,wipower-max-uw = <0x004c4b40>;
                    dpdm-supply = <0x00000030>;
                    qcom,thermal-mitigation = <0x002dc6c0 0x0016e360 0x000f4240 0x0007a120>;
                    qcom,fcc-max-ua = <0x0007a120>;
                    qcom,usb-icl-ua = <0x001b7740>;
                    qcom,fv-max-uv = <0x00429ac8>;
                    ibatmax-little-cold-ma = <0x00000145>;
                    ibatmax-cool-ma = <0x000001c2>;
                    ibatmax-little-cool-ma = <0x00000307>;
                    ibatmax-pre-normal-ma = <0x00000591>;
                    ibatmax-normal-ma = <0x0000079e>;
                    ibatmax-warm-ma = <0x000002ee>;
                    vbatmax-little-cold-mv = <0x00000f87>;
                    vbatmax-cool-mv = <0x0000111c>;
                    vbatmax-little-cool-mv = <0x0000111c>;
                    vbatmax-pre-normal-mv = <0x0000111c>;
                    vbatmax-normal-mv = <0x0000111c>;
                    vbatmax-warm-mv = <0x00000ff0>;
                    vbatdet-little-cold-mv = <0x00000e74>;
                    vbatdet-cool-mv = <0x00001036>;
                    vbatdet-little-cool-mv = <0x000010ae>;
                    vbatdet-pre-normal-mv = <0x000010ae>;
                    vbatdet-normal-mv = <0x000010ae>;
                    vbatdet-warm-mv = <0x00000f8c>;
                    cold-bat-decidegc = <0x0000001e>;
                    little-cold-bat-decidegc = <0x00000000>;
                    cool-bat-decidegc = <0x00000032>;
                    little-cool-bat-decidegc = <0x00000078>;
                    pre-normal-bat-decidegc = <0x000000a0>;
                    warm-bat-decidegc = <0x000001c2>;
                    hot-bat-decidegc = <0x00000212>;
                    qcom,cutoff-voltage-with-charger = <0x00000cb2>;
                    disable-pd;
                    qcom,chgr@1000 {
                        reg = <0x00001000 0x00000100>;
                        interrupts = <0x00000002 0x00000010 0x00000000 0x00000001 0x00000002 0x00000010 0x00000001 0x00000001 0x00000002 0x00000010 0x00000002 0x00000001 0x00000002 0x00000010 0x00000003 0x00000001 0x00000002 0x00000010 0x00000004 0x00000001>;
                        interrupt-names = "chg-error", "chg-state-change", "step-chg-state-change", "step-chg-soc-update-fail", "step-chg-soc-update-request";
                    };
                    qcom,otg@1100 {
                        reg = <0x00001100 0x00000100>;
                        interrupts = <0x00000002 0x00000011 0x00000000 0x00000003 0x00000002 0x00000011 0x00000001 0x00000003 0x00000002 0x00000011 0x00000002 0x00000003 0x00000002 0x00000011 0x00000003 0x00000003>;
                        interrupt-names = "otg-fail", "otg-overcurrent", "otg-oc-dis-sw-sts", "testmode-change-detect";
                    };
                    qcom,bat-if@1200 {
                        reg = <0x00001200 0x00000100>;
                        interrupts = <0x00000002 0x00000012 0x00000000 0x00000001 0x00000002 0x00000012 0x00000001 0x00000003 0x00000002 0x00000012 0x00000002 0x00000003 0x00000002 0x00000012 0x00000003 0x00000003 0x00000002 0x00000012 0x00000004 0x00000003 0x00000002 0x00000012 0x00000005 0x00000003>;
                        interrupt-names = "bat-temp", "bat-ocp", "bat-ov", "bat-low", "bat-therm-or-id-missing", "bat-terminal-missing";
                    };
                    qcom,usb-chgpth@1300 {
                        reg = <0x00001300 0x00000100>;
                        interrupts = <0x00000002 0x00000013 0x00000000 0x00000003 0x00000002 0x00000013 0x00000001 0x00000003 0x00000002 0x00000013 0x00000002 0x00000003 0x00000002 0x00000013 0x00000003 0x00000003 0x00000002 0x00000013 0x00000004 0x00000003 0x00000002 0x00000013 0x00000005 0x00000001 0x00000002 0x00000013 0x00000006 0x00000001 0x00000002 0x00000013 0x00000007 0x00000001>;
                        interrupt-names = "usbin-collapse", "usbin-lt-3p6v", "usbin-uv", "usbin-ov", "usbin-plugin", "usbin-src-change", "usbin-icl-change", "type-c-change";
                    };
                    qcom,dc-chgpth@1400 {
                        reg = <0x00001400 0x00000100>;
                        interrupts = <0x00000002 0x00000014 0x00000000 0x00000003 0x00000002 0x00000014 0x00000001 0x00000003 0x00000002 0x00000014 0x00000002 0x00000003 0x00000002 0x00000014 0x00000003 0x00000003 0x00000002 0x00000014 0x00000004 0x00000003 0x00000002 0x00000014 0x00000005 0x00000003 0x00000002 0x00000014 0x00000006 0x00000001>;
                        interrupt-names = "dcin-collapse", "dcin-lt-3p6v", "dcin-uv", "dcin-ov", "dcin-plugin", "div2-en-dg", "dcin-icl-change";
                    };
                    qcom,chgr-misc@1600 {
                        reg = <0x00001600 0x00000100>;
                        interrupts = <0x00000002 0x00000016 0x00000000 0x00000001 0x00000002 0x00000016 0x00000001 0x00000001 0x00000002 0x00000016 0x00000002 0x00000003 0x00000002 0x00000016 0x00000003 0x00000003 0x00000002 0x00000016 0x00000004 0x00000003 0x00000002 0x00000016 0x00000005 0x00000003 0x00000002 0x00000016 0x00000006 0x00000002 0x00000002 0x00000016 0x00000007 0x00000003>;
                        interrupt-names = "wdog-snarl", "wdog-bark", "aicl-fail", "aicl-done", "high-duty-cycle", "input-current-limiting", "temperature-change", "switcher-power-ok";
                    };
                    qcom,smb2-vbus {
                        regulator-name = "smb2-vbus";
                        linux,phandle = <0x00000032>;
                        phandle = <0x00000032>;
                    };
                    qcom,smb2-vconn {
                        regulator-name = "smb2-vconn";
                        linux,phandle = <0x00000033>;
                        phandle = <0x00000033>;
                    };
                };
                qcom,usb-pdphy@1700 {
                    compatible = "qcom,qpnp-pdphy";
                    reg = <0x00001700 0x00000100>;
                    vdd-pdphy-supply = <0x00000031>;
                    vbus-supply = <0x00000032>;
                    vconn-supply = <0x00000033>;
                    interrupts = <0x00000002 0x00000017 0x00000000 0x00000001 0x00000002 0x00000017 0x00000001 0x00000001 0x00000002 0x00000017 0x00000002 0x00000001 0x00000002 0x00000017 0x00000003 0x00000001 0x00000002 0x00000017 0x00000004 0x00000001 0x00000002 0x00000017 0x00000005 0x00000001 0x00000002 0x00000017 0x00000006 0x00000001>;
                    interrupt-names = "sig-tx", "sig-rx", "msg-tx", "msg-rx", "msg-tx-failed", "msg-tx-discarded", "msg-rx-discarded";
                    qcom,default-sink-caps = <0x00001388 0x00000bb8 0x00002328 0x00000bb8 0x00002ee0 0x000008ca>;
                    linux,phandle = <0x00000088>;
                    phandle = <0x00000088>;
                };
                bcl@4200 {
                    compatible = "qcom,msm-bcl-lmh";
                    reg = <0x00004200 0x000000ff 0x00004300 0x000000ff>;
                    reg-names = "fg_user_adc", "fg_lmh";
                    interrupts = <0x00000002 0x00000042 0x00000000 0x00000000 0x00000002 0x00000042 0x00000002 0x00000000>;
                    interrupt-names = "bcl-high-ibat-int", "bcl-low-vbat-int";
                    qcom,vbat-polling-delay-ms = <0x00000064>;
                    qcom,ibat-polling-delay-ms = <0x00000064>;
                };
                rradc@4500 {
                    compatible = "qcom,rradc";
                    reg = <0x00004500 0x00000100>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000000>;
                    #io-channel-cells = <0x00000001>;
                    qcom,pmic-revid = <0x0000002e>;
                    linux,phandle = <0x0000002f>;
                    phandle = <0x0000002f>;
                };
                qpnp,fg {
                    compatible = "qcom,fg-gen3";
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    qcom,pmic-revid = <0x0000002e>;
                    io-channels = <0x0000002f 0x00000000>;
                    io-channel-names = "rradc_batt_id";
                    qcom,rradc-base = <0x00004500>;
                    qcom,fg-esr-timer-awake = <0x00000060 0x00000060>;
                    qcom,fg-esr-timer-asleep = <0x00000100 0x00000100>;
                    qcom,fg-esr-timer-charging = <0x00000000 0x00000060>;
                    qcom,cycle-counter-en;
                    status = "okay";
                    qcom,fg-sys-term-current = <0x000000be>;
                    qcom,fg-chg-term-current = <0x000000b4>;
                    qcom,battery-data = <0x00000034>;
                    oem,use_external_fg;
                    qcom,fg-rsense-sel = <0x00000000>;
                    qcom,fg-batt-soc@4000 {
                        status = "okay";
                        reg = <0x00004000 0x00000100>;
                        interrupts = <0x00000002 0x00000040 0x00000000 0x00000003 0x00000002 0x00000040 0x00000001 0x00000003 0x00000002 0x00000040 0x00000002 0x00000001 0x00000002 0x00000040 0x00000003 0x00000001 0x00000002 0x00000040 0x00000004 0x00000003 0x00000002 0x00000040 0x00000005 0x00000001 0x00000002 0x00000040 0x00000006 0x00000003 0x00000002 0x00000040 0x00000007 0x00000003>;
                        interrupt-names = "soc-update", "soc-ready", "bsoc-delta", "msoc-delta", "msoc-low", "msoc-empty", "msoc-high", "msoc-full";
                    };
                    qcom,fg-batt-info@4100 {
                        status = "okay";
                        reg = <0x00004100 0x00000100>;
                        interrupts = <0x00000002 0x00000041 0x00000000 0x00000003 0x00000002 0x00000041 0x00000001 0x00000003 0x00000002 0x00000041 0x00000002 0x00000003 0x00000002 0x00000041 0x00000003 0x00000003 0x00000002 0x00000041 0x00000006 0x00000003>;
                        interrupt-names = "vbatt-pred-delta", "vbatt-low", "esr-delta", "batt-missing", "batt-temp-delta";
                    };
                    qcom,fg-memif@4400 {
                        status = "okay";
                        reg = <0x00004400 0x00000100>;
                        interrupts = <0x00000002 0x00000044 0x00000000 0x00000003 0x00000002 0x00000044 0x00000001 0x00000003 0x00000002 0x00000044 0x00000002 0x00000003>;
                        interrupt-names = "ima-rdy", "mem-xcp", "dma-grant";
                    };
                };
                gpio-leds {
                    compatible = "gpio-leds";
                    status = "okay";
                    vdd-supply = <0x00000035>;
                    keypad-led-vbob-min = <0x00328980>;
                    keypad-led-vbob-max = <0x0036ee80>;
                    keypad-backlight {
                        gpios = <0x00000036 0x00000005 0x00000000>;
                        label = "button-backlight";
                        linux,default-trigger = "none";
                        default-state = "off";
                    };
                };
            };
            qcom,pmi8998@3 {
                compatible = "qcom,spmi-pmic";
                reg = <0x00000003 0x00000000>;
                #address-cells = <0x00000002>;
                #size-cells = <0x00000000>;
                pwm@b100 {
                    compatible = "qcom,qpnp-pwm";
                    reg = <0x0000b100 0x00000100 0x0000b042 0x0000007e>;
                    reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
                    qcom,lpg-lut-size = <0x0000007e>;
                    qcom,channel-id = <0x00000001>;
                    qcom,supported-sizes = <0x00000006 0x00000009>;
                    qcom,ramp-index = <0x00000000>;
                    #pwm-cells = <0x00000002>;
                    status = "disabled";
                };
                pwm@b200 {
                    compatible = "qcom,qpnp-pwm";
                    reg = <0x0000b200 0x00000100 0x0000b042 0x0000007e>;
                    reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
                    qcom,lpg-lut-size = <0x0000007e>;
                    qcom,channel-id = <0x00000002>;
                    qcom,supported-sizes = <0x00000006 0x00000009>;
                    qcom,ramp-index = <0x00000001>;
                    #pwm-cells = <0x00000002>;
                    status = "disabled";
                };
                pwm@b300 {
                    compatible = "qcom,qpnp-pwm";
                    reg = <0x0000b300 0x00000100 0x0000b042 0x0000007e>;
                    reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
                    qcom,lpg-lut-size = <0x0000007e>;
                    qcom,channel-id = <0x00000003>;
                    qcom,supported-sizes = <0x00000006 0x00000009>;
                    qcom,ramp-index = <0x00000002>;
                    #pwm-cells = <0x00000002>;
                    linux,phandle = <0x00000039>;
                    phandle = <0x00000039>;
                };
                pwm@b400 {
                    compatible = "qcom,qpnp-pwm";
                    reg = <0x0000b400 0x00000100 0x0000b042 0x0000007e>;
                    reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
                    qcom,lpg-lut-size = <0x0000007e>;
                    qcom,channel-id = <0x00000004>;
                    qcom,supported-sizes = <0x00000006 0x00000009>;
                    qcom,ramp-index = <0x00000003>;
                    #pwm-cells = <0x00000002>;
                    linux,phandle = <0x00000038>;
                    phandle = <0x00000038>;
                };
                pwm@b500 {
                    compatible = "qcom,qpnp-pwm";
                    reg = <0x0000b500 0x00000100 0x0000b042 0x0000007e>;
                    reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
                    qcom,lpg-lut-size = <0x0000007e>;
                    qcom,channel-id = <0x00000005>;
                    qcom,supported-sizes = <0x00000006 0x00000009>;
                    qcom,ramp-index = <0x00000004>;
                    #pwm-cells = <0x00000002>;
                    linux,phandle = <0x00000037>;
                    phandle = <0x00000037>;
                };
                pwm@b600 {
                    compatible = "qcom,qpnp-pwm";
                    reg = <0x0000b600 0x00000100 0x0000b042 0x0000007e>;
                    reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
                    qcom,lpg-lut-size = <0x0000007e>;
                    qcom,channel-id = <0x00000006>;
                    qcom,supported-sizes = <0x00000006 0x00000009>;
                    qcom,ramp-index = <0x00000005>;
                    #pwm-cells = <0x00000002>;
                    status = "disabled";
                };
                qcom,leds@d000 {
                    compatible = "qcom,leds-qpnp";
                    reg = <0x0000d000 0x00000100>;
                    label = "rgb";
                    status = "okay";
                    qcom,rgb-sync;
                    qcom,rgb_0 {
                        label = "rgb";
                        qcom,id = <0x00000003>;
                        qcom,mode = "pwm";
                        pwms = <0x00000037 0x00000000 0x00000000>;
                        qcom,pwm-us = <0x000003e8>;
                        qcom,max-current = <0x0000000c>;
                        qcom,default-state = "off";
                        linux,name = "red";
                        qcom,start-idx = <0x00000001>;
                        qcom,idx-len = <0x0000000b>;
                        qcom,duty-pcts = [00 05 0a 0f 14 1d 28 32 3c 4b 64];
                        qcom,use-blink;
                        qcom,duty-ms = <0x00000014>;
                        qcom,lut-flags = <0x0000001f>;
                        qcom,ramp-step-ms = <0x00000064>;
                        qcom,pause-lo = <0x000007d0>;
                        qcom,pause-hi = <0x000003e8>;
                    };
                    qcom,rgb_1 {
                        label = "rgb";
                        qcom,id = <0x00000004>;
                        qcom,mode = "pwm";
                        pwms = <0x00000038 0x00000000 0x00000000>;
                        qcom,pwm-us = <0x000003e8>;
                        qcom,max-current = <0x0000000c>;
                        qcom,default-state = "off";
                        linux,name = "green";
                        qcom,use-blink;
                        qcom,duty-pcts = [00 05 0a 0f 14 1d 28 32 3c 4b 64];
                        qcom,duty-ms = <0x00000014>;
                        qcom,start-idx = <0x0000000d>;
                        qcom,idx-len = <0x0000000b>;
                        qcom,lut-flags = <0x0000001f>;
                        qcom,ramp-step-ms = <0x00000064>;
                        qcom,pause-lo = <0x000007d0>;
                        qcom,pause-hi = <0x000003e8>;
                    };
                    qcom,rgb_2 {
                        label = "rgb";
                        qcom,id = <0x00000005>;
                        qcom,mode = "pwm";
                        pwms = <0x00000039 0x00000000 0x00000000>;
                        qcom,pwm-us = <0x000003e8>;
                        qcom,max-current = <0x0000000c>;
                        qcom,default-state = "off";
                        linux,name = "blue";
                        qcom,use-blink;
                        qcom,duty-pcts = [00 05 0a 0f 14 1d 28 32 3c 4b 64];
                        qcom,duty-ms = <0x00000014>;
                        qcom,start-idx = <0x0000000d>;
                        qcom,idx-len = <0x0000000b>;
                        qcom,lut-flags = <0x0000001f>;
                        qcom,ramp-step-ms = <0x00000064>;
                        qcom,pause-lo = <0x000007d0>;
                        qcom,pause-hi = <0x000003e8>;
                    };
                };
                qpnp-labibb-regulator {
                    compatible = "qcom,qpnp-labibb-regulator";
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    qcom,pmic-revid = <0x0000002e>;
                    status = "disabled";
                    qcom,qpnp-labibb-mode = "lcd";
                    qcom,ibb@dc00 {
                        reg = <0x0000dc00 0x00000100>;
                        reg-names = "ibb_reg";
                        regulator-name = "ibb_reg";
                        regulator-min-microvolt = <0x004630c0>;
                        regulator-max-microvolt = <0x005b8d80>;
                        interrupts = <0x00000003 0x000000dc 0x00000002 0x00000001>;
                        interrupt-names = "ibb-sc-err";
                        qcom,qpnp-ibb-min-voltage = <0x00155cc0>;
                        qcom,qpnp-ibb-step-size = <0x000186a0>;
                        qcom,qpnp-ibb-slew-rate = <0x001e8480>;
                        qcom,qpnp-ibb-use-default-voltage;
                        qcom,qpnp-ibb-init-voltage = <0x0053ec60>;
                        qcom,qpnp-ibb-init-amoled-voltage = <0x003d0900>;
                        qcom,qpnp-ibb-init-lcd-voltage = <0x0053ec60>;
                        qcom,qpnp-ibb-soft-start = <0x000003e8>;
                        qcom,qpnp-ibb-lab-pwrup-delay = <0x00001f40>;
                        qcom,qpnp-ibb-lab-pwrdn-delay = <0x00001f40>;
                        qcom,qpnp-ibb-en-discharge;
                        qcom,qpnp-ibb-full-pull-down;
                        qcom,qpnp-ibb-pull-down-enable;
                        qcom,qpnp-ibb-switching-clock-frequency = <0x000005c8>;
                        qcom,qpnp-ibb-limit-maximum-current = <0x0000060e>;
                        qcom,qpnp-ibb-debounce-cycle = <0x00000010>;
                        qcom,qpnp-ibb-limit-max-current-enable;
                        qcom,qpnp-ibb-ps-enable;
                        linux,phandle = <0x000001d7>;
                        phandle = <0x000001d7>;
                    };
                    qcom,lab@de00 {
                        reg = <0x0000de00 0x00000100>;
                        reg-names = "lab";
                        regulator-name = "lab_reg";
                        regulator-min-microvolt = <0x004630c0>;
                        regulator-max-microvolt = <0x005b8d80>;
                        interrupts = <0x00000003 0x000000de 0x00000000 0x00000001 0x00000003 0x000000de 0x00000001 0x00000001>;
                        interrupt-names = "lab-vreg-ok", "lab-sc-err";
                        qcom,qpnp-lab-min-voltage = <0x004630c0>;
                        qcom,qpnp-lab-step-size = <0x000186a0>;
                        qcom,qpnp-lab-slew-rate = <0x00001388>;
                        qcom,qpnp-lab-use-default-voltage;
                        qcom,qpnp-lab-init-voltage = <0x0053ec60>;
                        qcom,qpnp-lab-init-amoled-voltage = <0x004630c0>;
                        qcom,qpnp-lab-init-lcd-voltage = <0x0053ec60>;
                        qcom,qpnp-lab-soft-start = <0x00000320>;
                        qcom,qpnp-lab-full-pull-down;
                        qcom,qpnp-lab-pull-down-enable;
                        qcom,qpnp-lab-switching-clock-frequency = <0x00000640>;
                        qcom,qpnp-lab-limit-maximum-current = <0x00000640>;
                        qcom,qpnp-lab-limit-max-current-enable;
                        qcom,qpnp-lab-ps-threshold = <0x00000046>;
                        qcom,qpnp-lab-ps-enable;
                        qcom,qpnp-lab-nfet-size = <0x00000064>;
                        qcom,qpnp-lab-pfet-size = <0x00000064>;
                        qcom,qpnp-lab-max-precharge-time = <0x000001f4>;
                        linux,phandle = <0x000001d6>;
                        phandle = <0x000001d6>;
                    };
                };
                qcom,leds@d800 {
                    compatible = "qcom,qpnp-wled";
                    reg = <0x0000d800 0x00000100 0x0000d900 0x00000100>;
                    reg-names = "qpnp-wled-ctrl-base", "qpnp-wled-sink-base";
                    interrupts = <0x00000003 0x000000d8 0x00000001 0x00000001 0x00000003 0x000000d8 0x00000002 0x00000001>;
                    interrupt-names = "ovp-irq", "sc-irq";
                    linux,name = "wled";
                    linux,default-trigger = "bkl-trigger";
                    qcom,fdbk-output = "auto";
                    qcom,vref-uv = <0x0001f20c>;
                    qcom,switch-freq-khz = <0x00000320>;
                    qcom,ovp-mv = <0x000073a0>;
                    qcom,ilim-ma = <0x000003ca>;
                    qcom,boost-duty-ns = <0x0000001a>;
                    qcom,mod-freq-khz = <0x00002580>;
                    qcom,dim-mode = "hybrid";
                    qcom,hyb-thres = <0x00000271>;
                    qcom,sync-dly-us = <0x00000320>;
                    qcom,fs-curr-ua = <0x000061a8>;
                    qcom,cons-sync-write-delay-us = <0x000003e8>;
                    qcom,led-strings-list = [00 01];
                    qcom,en-ext-pfet-sc-pro;
                    qcom,pmic-revid = <0x0000002e>;
                    qcom,loop-auto-gm-en;
                    qcom,auto-calibration-enable;
                    status = "okay";
                };
                qcom,haptic@c000 {
                    status = "okay";
                    compatible = "qcom,qpnp-haptic";
                    reg = <0x0000c000 0x00000100>;
                    interrupts = <0x00000003 0x000000c0 0x00000000 0x00000003 0x00000003 0x000000c0 0x00000001 0x00000003>;
                    interrupt-names = "sc-irq", "play-irq";
                    qcom,pmic-revid = <0x0000002e>;
                    qcom,pmic-misc = <0x0000003a>;
                    qcom,misc-clk-trim-error-reg = <0x000000f3>;
                    qcom,actuator-type = "lra";
                    qcom,play-mode = "buffer";
                    qcom,vmax-mv = <0x00000828>;
                    qcom,ilim-ma = <0x00000320>;
                    qcom,wave-shape = "sine";
                    qcom,wave-play-rate-us = <0x0000109f>;
                    qcom,int-pwm-freq-khz = <0x000001f9>;
                    qcom,sc-deb-cycles = <0x00000008>;
                    qcom,en-brake;
                    qcom,brake-pattern = <0x03030303>;
                    qcom,lra-high-z = "opt1";
                    qcom,lra-auto-res-mode = "zxd-eop";
                    qcom,lra-res-cal-period = <0x00000020>;
                    qcom,correct-lra-drive-freq;
                    qcom,wave-samples = <0x28282828 0x28282828>;
                    qcom,wave-samples-overdrive = <0x7e7e7e7e 0x7e282828>;
                    qcom,wave-rep-cnt = <0x00000001>;
                    qcom,wave-samp-rep-cnt = <0x00000001>;
                    qcom,use-play-irq;
                };
                qcom,leds@d300 {
                    compatible = "qcom,qpnp-flash-led-v2";
                    status = "okay";
                    reg = <0x0000d300 0x00000100>;
                    label = "flash";
                    interrupts = <0x00000003 0x000000d3 0x00000000 0x00000001 0x00000003 0x000000d3 0x00000003 0x00000001 0x00000003 0x000000d3 0x00000004 0x00000001>;
                    interrupt-names = "led-fault-irq", "all-ramp-down-done-irq", "all-ramp-up-done-irq";
                    qcom,hdrm-auto-mode;
                    qcom,short-circuit-det;
                    qcom,open-circuit-det;
                    qcom,vph-droop-det;
                    qcom,thermal-derate-en;
                    qcom,thermal-derate-current = <0x000000c8 0x000001f4 0x000003e8>;
                    qcom,isc-delay = <0x000000c0>;
                    qcom,pmic-revid = <0x0000002e>;
                    qcom,flash_0 {
                        label = "flash";
                        qcom,led-name = "led:flash_0";
                        qcom,max-current = <0x000005dc>;
                        qcom,default-led-trigger = "flash0_trigger";
                        qcom,id = <0x00000000>;
                        qcom,current-ma = <0x000003e8>;
                        qcom,duration-ms = <0x00000500>;
                        qcom,ires-ua = <0x000030d4>;
                        qcom,hdrm-voltage-mv = <0x00000145>;
                        qcom,hdrm-vol-hi-lo-win-mv = <0x00000064>;
                        linux,phandle = <0x000002be>;
                        phandle = <0x000002be>;
                    };
                    qcom,flash_1 {
                        label = "flash";
                        qcom,led-name = "led:flash_1";
                        qcom,max-current = <0x000005dc>;
                        qcom,default-led-trigger = "flash1_trigger";
                        qcom,id = <0x00000001>;
                        qcom,current-ma = <0x000003e8>;
                        qcom,duration-ms = <0x00000500>;
                        qcom,ires-ua = <0x000030d4>;
                        qcom,hdrm-voltage-mv = <0x00000145>;
                        qcom,hdrm-vol-hi-lo-win-mv = <0x00000064>;
                        linux,phandle = <0x000002bf>;
                        phandle = <0x000002bf>;
                    };
                    qcom,flash_2 {
                        label = "flash";
                        qcom,led-name = "led:flash_2";
                        qcom,max-current = <0x000002ee>;
                        qcom,default-led-trigger = "flash2_trigger";
                        qcom,id = <0x00000002>;
                        qcom,current-ma = <0x000001f4>;
                        qcom,duration-ms = <0x00000500>;
                        qcom,ires-ua = <0x000030d4>;
                        qcom,hdrm-voltage-mv = <0x00000145>;
                        qcom,hdrm-vol-hi-lo-win-mv = <0x00000064>;
                        linux,phandle = <0x000002c3>;
                        phandle = <0x000002c3>;
                    };
                    qcom,torch_0 {
                        label = "torch";
                        qcom,led-name = "led:torch_0";
                        qcom,max-current = <0x000001f4>;
                        qcom,default-led-trigger = "torch0_trigger";
                        qcom,id = <0x00000000>;
                        qcom,current-ma = <0x0000012c>;
                        qcom,ires-ua = <0x000030d4>;
                        qcom,hdrm-voltage-mv = <0x00000145>;
                        qcom,hdrm-vol-hi-lo-win-mv = <0x00000064>;
                        linux,phandle = <0x000002c0>;
                        phandle = <0x000002c0>;
                    };
                    qcom,torch_1 {
                        label = "torch";
                        qcom,led-name = "led:torch_1";
                        qcom,max-current = <0x000001f4>;
                        qcom,default-led-trigger = "torch1_trigger";
                        qcom,id = <0x00000001>;
                        qcom,current-ma = <0x0000012c>;
                        qcom,ires-ua = <0x000030d4>;
                        qcom,hdrm-voltage-mv = <0x00000145>;
                        qcom,hdrm-vol-hi-lo-win-mv = <0x00000064>;
                        linux,phandle = <0x000002c1>;
                        phandle = <0x000002c1>;
                    };
                    qcom,torch_2 {
                        label = "torch";
                        qcom,led-name = "led:torch_2";
                        qcom,max-current = <0x000001f4>;
                        qcom,default-led-trigger = "torch2_trigger";
                        qcom,id = <0x00000002>;
                        qcom,current-ma = <0x0000012c>;
                        qcom,ires-ua = <0x000030d4>;
                        qcom,hdrm-voltage-mv = <0x00000145>;
                        qcom,hdrm-vol-hi-lo-win-mv = <0x00000064>;
                        linux,phandle = <0x000002c4>;
                        phandle = <0x000002c4>;
                    };
                    qcom,led_switch_0 {
                        label = "switch";
                        qcom,led-name = "led:switch_0";
                        qcom,led-mask = <0x00000003>;
                        qcom,default-led-trigger = "switch0_trigger";
                        linux,phandle = <0x000002c2>;
                        phandle = <0x000002c2>;
                    };
                    qcom,led_switch_1 {
                        label = "switch";
                        qcom,led-name = "led:switch_1";
                        qcom,led-mask = <0x00000004>;
                        qcom,default-led-trigger = "switch1_trigger";
                        linux,phandle = <0x000002c5>;
                        phandle = <0x000002c5>;
                    };
                };
            };
            qcom,pm8005@4 {
                compatible = "qcom,spmi-pmic";
                reg = <0x00000004 0x00000000>;
                #address-cells = <0x00000002>;
                #size-cells = <0x00000000>;
                qcom,revid@100 {
                    compatible = "qcom,qpnp-revid";
                    reg = <0x00000100 0x00000100>;
                };
                qcom,temp-alarm@2400 {
                    compatible = "qcom,qpnp-temp-alarm";
                    reg = <0x00002400 0x00000100>;
                    interrupts = <0x00000004 0x00000024 0x00000000 0x00000001>;
                    label = "pm8005_tz";
                };
                gpios {
                    compatible = "qcom,qpnp-pin";
                    gpio-controller;
                    #gpio-cells = <0x00000002>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    label = "pm8005-gpio";
                    gpio@c000 {
                        reg = <0x0000c000 0x00000100>;
                        qcom,pin-num = <0x00000001>;
                        status = "disabled";
                    };
                    gpio@c100 {
                        reg = <0x0000c100 0x00000100>;
                        qcom,pin-num = <0x00000002>;
                        status = "disabled";
                    };
                    gpio@c200 {
                        reg = <0x0000c200 0x00000100>;
                        qcom,pin-num = <0x00000003>;
                        status = "disabled";
                    };
                    gpio@c300 {
                        reg = <0x0000c300 0x00000100>;
                        qcom,pin-num = <0x00000004>;
                        status = "disabled";
                    };
                };
            };
            qcom,pm8005@5 {
                compatible = "qcom,spmi-pmic";
                reg = <0x00000005 0x00000000>;
                #address-cells = <0x00000002>;
                #size-cells = <0x00000000>;
                regulator@1400 {
                    compatible = "qcom,qpnp-regulator";
                    reg = <0x00001400 0x00000100>;
                    regulator-name = "pm8005_s1";
                    status = "okay";
                    regulator-min-microvolt = <0x0007dfa0>;
                    regulator-max-microvolt = <0x00109a00>;
                    qcom,enable-time = <0x000001f4>;
                    linux,phandle = <0x000000d0>;
                    phandle = <0x000000d0>;
                };
                regulator@1700 {
                    compatible = "qcom,qpnp-regulator";
                    reg = <0x00001700 0x00000100>;
                    regulator-name = "pm8005_s2";
                    status = "disabled";
                };
                regulator@1a00 {
                    compatible = "qcom,qpnp-regulator";
                    reg = <0x00001a00 0x00000100>;
                    regulator-name = "pm8005_s3";
                    status = "disabled";
                };
                regulator@1d00 {
                    compatible = "qcom,qpnp-regulator";
                    reg = <0x00001d00 0x00000100>;
                    regulator-name = "pm8005_s4";
                    status = "disabled";
                };
            };
        };
        qcom,sps {
            compatible = "qcom,msm_sps_4k";
            qcom,device-type = <0x00000003>;
            qcom,pipe-attr-ee;
        };
        serial@0c170000 {
            compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
            reg = <0x0c170000 0x00001000>;
            interrupts = <0x00000000 0x0000006c 0x00000000>;
            status = "disabled";
            clocks = <0x0000003b 0xf8a61c96 0x0000003b 0x8caa5b4f>;
            clock-names = "core", "iface";
        };
        serial@0c1b0000 {
            compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
            reg = <0x0c1b0000 0x00001000>;
            interrupts = <0x00000000 0x00000072 0x00000000>;
            status = "ok";
            clocks = <0x0000003b 0x1e1965a3 0x0000003b 0x8f283c1d>;
            clock-names = "core", "iface";
            pinctrl-names = "uart_active", "uart_deactive";
            pinctrl-0 = <0x0000003c>;
            pinctrl-1 = <0x0000003d>;
        };
        slim@171c0000 {
            cell-index = <0x00000001>;
            compatible = "qcom,slim-ngd";
            reg = <0x171c0000 0x0002c000 0x17184000 0x00032000>;
            reg-names = "slimbus_physical", "slimbus_bam_physical";
            interrupts = <0x00000000 0x000000a3 0x00000000 0x00000000 0x000000a4 0x00000000>;
            interrupt-names = "slimbus_irq", "slimbus_bam_irq";
            qcom,apps-ch-pipes = <0x00001f80>;
            qcom,ea-pc = <0x00000210>;
            tasha_codec {
                compatible = "qcom,tasha-slim-pgd";
                elemental-addr = [00 01 a0 01 17 02];
                interrupt-parent = <0x0000003e>;
                interrupts = <0x00000000 0x00000001 0x00000002 0x00000003 0x00000004 0x00000005 0x00000006 0x00000007 0x00000008 0x00000009 0x0000000a 0x0000000b 0x0000000c 0x0000000d 0x0000000e 0x0000000f 0x00000010 0x00000011 0x00000012 0x00000013 0x00000014 0x00000015 0x00000016 0x00000017 0x00000018 0x00000019 0x0000001a 0x0000001b 0x0000001c 0x0000001d 0x0000001e>;
                qcom,wcd-rst-gpio-node = <0x0000003f>;
                clock-names = "wcd_clk", "wcd_native_clk";
                clocks = <0x00000040 0xcbfe416d 0x00000040 0x454d1e91>;
                cdc-vdd-buck-supply = <0x00000041>;
                qcom,cdc-vdd-buck-voltage = <0x001b7740 0x001b7740>;
                qcom,cdc-vdd-buck-current = <0x0009eb10>;
                cdc-buck-sido-supply = <0x00000041>;
                qcom,cdc-buck-sido-voltage = <0x001b7740 0x001b7740>;
                qcom,cdc-buck-sido-current = <0x0003d090>;
                cdc-vdd-tx-h-supply = <0x00000041>;
                qcom,cdc-vdd-tx-h-voltage = <0x001b7740 0x001b7740>;
                qcom,cdc-vdd-tx-h-current = <0x000061a8>;
                cdc-vdd-rx-h-supply = <0x00000041>;
                qcom,cdc-vdd-rx-h-voltage = <0x001b7740 0x001b7740>;
                qcom,cdc-vdd-rx-h-current = <0x000061a8>;
                cdc-vddpx-1-supply = <0x00000041>;
                qcom,cdc-vddpx-1-voltage = <0x001b7740 0x001b7740>;
                qcom,cdc-vddpx-1-current = <0x00002710>;
                qcom,cdc-static-supplies = "cdc-vdd-buck", "cdc-buck-sido", "cdc-vdd-tx-h", "cdc-vdd-rx-h", "cdc-vddpx-1";
                qcom,cdc-micbias1-mv = <0x00000708>;
                qcom,cdc-micbias2-mv = <0x00000a8c>;
                qcom,cdc-micbias3-mv = <0x00000708>;
                qcom,cdc-micbias4-mv = <0x00000708>;
                qcom,cdc-mclk-clk-rate = <0x00927c00>;
                qcom,cdc-slim-ifd = "tasha-slim-ifd";
                qcom,cdc-slim-ifd-elemental-addr = [00 00 a0 01 17 02];
                qcom,cdc-dmic-sample-rate = <0x00493e00>;
                qcom,cdc-mad-dmic-rate = <0x000927c0>;
                qcom,cdc-ecpp-dmic-rate = <0x00124f80>;
                msm_cdc_pinctrll {
                    compatible = "qcom,msm-cdc-pinctrl";
                    pinctrl-names = "aud_active", "aud_sleep";
                    pinctrl-0 = <0x00000042>;
                    pinctrl-1 = <0x00000043>;
                    linux,phandle = <0x00000044>;
                    phandle = <0x00000044>;
                };
                msm_cdc_pinctrlr {
                    compatible = "qcom,msm-cdc-pinctrl";
                    pinctrl-names = "aud_active", "aud_sleep";
                    pinctrl-0;
                    pinctrl-1;
                    linux,phandle = <0x00000045>;
                    phandle = <0x00000045>;
                };
                swr_master {
                    compatible = "qcom,swr-wcd";
                    #address-cells = <0x00000002>;
                    #size-cells = <0x00000000>;
                    wsa881x@20170211 {
                        compatible = "qcom,wsa881x";
                        reg = <0x00000000 0x20170211>;
                        qcom,spkr-sd-n-node = <0x00000044>;
                    };
                    wsa881x@20170212 {
                        compatible = "qcom,wsa881x";
                        reg = <0x00000000 0x20170212>;
                        qcom,spkr-sd-n-node = <0x00000045>;
                    };
                    wsa881x@21170213 {
                        compatible = "qcom,wsa881x";
                        reg = <0x00000000 0x21170213>;
                        qcom,spkr-sd-n-node = <0x00000044>;
                    };
                    wsa881x@21170214 {
                        compatible = "qcom,wsa881x";
                        reg = <0x00000000 0x21170214>;
                        qcom,spkr-sd-n-node = <0x00000045>;
                    };
                };
            };
            tavil_codec {
                compatible = "qcom,tavil-slim-pgd";
                elemental-addr = [00 01 50 02 17 02];
                interrupt-parent = <0x0000003e>;
                interrupts = <0x00000000 0x00000001 0x00000002 0x00000003 0x00000004 0x00000005 0x00000006 0x00000007 0x00000008 0x00000009 0x0000000a 0x0000000b 0x0000000c 0x0000000d 0x0000000e 0x0000000f 0x00000010 0x00000011 0x00000012 0x00000013 0x00000014 0x00000015 0x00000016 0x00000017 0x00000018 0x00000019 0x0000001a 0x0000001b 0x0000001c 0x0000001d 0x0000001e 0x0000001f>;
                qcom,wcd-rst-gpio-node = <0x0000003f>;
                clock-names = "wcd_clk";
                clocks = <0x00000046 0x57312343>;
                cdc-vdd-buck-supply = <0x00000041>;
                qcom,cdc-vdd-buck-voltage = <0x001b7740 0x001b7740>;
                qcom,cdc-vdd-buck-current = <0x0009eb10>;
                cdc-buck-sido-supply = <0x00000041>;
                qcom,cdc-buck-sido-voltage = <0x001b7740 0x001b7740>;
                qcom,cdc-buck-sido-current = <0x0003d090>;
                cdc-vdd-tx-h-supply = <0x00000041>;
                qcom,cdc-vdd-tx-h-voltage = <0x001b7740 0x001b7740>;
                qcom,cdc-vdd-tx-h-current = <0x000061a8>;
                cdc-vdd-rx-h-supply = <0x00000041>;
                qcom,cdc-vdd-rx-h-voltage = <0x001b7740 0x001b7740>;
                qcom,cdc-vdd-rx-h-current = <0x000061a8>;
                cdc-vddpx-1-supply = <0x00000041>;
                qcom,cdc-vddpx-1-voltage = <0x001b7740 0x001b7740>;
                qcom,cdc-vddpx-1-current = <0x00002710>;
                qcom,cdc-static-supplies = "cdc-vdd-buck", "cdc-buck-sido", "cdc-vdd-tx-h", "cdc-vdd-rx-h", "cdc-vddpx-1";
                qcom,cdc-micbias1-mv = <0x00000708>;
                qcom,cdc-micbias2-mv = <0x00000708>;
                qcom,cdc-micbias3-mv = <0x00000708>;
                qcom,cdc-micbias4-mv = <0x00000708>;
                qcom,cdc-mclk-clk-rate = <0x00927c00>;
                qcom,cdc-slim-ifd = "tavil-slim-ifd";
                qcom,cdc-slim-ifd-elemental-addr = [00 00 50 02 17 02];
                qcom,cdc-dmic-sample-rate = <0x00493e00>;
                qcom,cdc-mad-dmic-rate = <0x000927c0>;
                qcom,wdsp-cmpnt-dev-name = "tavil_codec";
                linux,phandle = <0x000002a3>;
                phandle = <0x000002a3>;
                wcd_pinctrl@5 {
                    compatible = "qcom,wcd-pinctrl";
                    qcom,num-gpios = <0x00000005>;
                    gpio-controller;
                    #gpio-cells = <0x00000002>;
                    us_euro_sw_wcd_active {
                        linux,phandle = <0x0000004b>;
                        phandle = <0x0000004b>;
                        mux {
                            pins = "gpio1";
                        };
                        config {
                            pins = "gpio1";
                            output-high;
                        };
                    };
                    us_euro_sw_wcd_sleep {
                        linux,phandle = <0x0000004c>;
                        phandle = <0x0000004c>;
                        mux {
                            pins = "gpio1";
                        };
                        config {
                            pins = "gpio1";
                            output-low;
                        };
                    };
                    spkr_1_wcd_en_active {
                        linux,phandle = <0x00000047>;
                        phandle = <0x00000047>;
                        mux {
                            pins = "gpio2";
                        };
                        config {
                            pins = "gpio2";
                            output-high;
                        };
                    };
                    spkr_1_wcd_en_sleep {
                        linux,phandle = <0x00000048>;
                        phandle = <0x00000048>;
                        mux {
                            pins = "gpio2";
                        };
                        config {
                            pins = "gpio2";
                            input-enable;
                        };
                    };
                    spkr_2_sd_n_active {
                        linux,phandle = <0x00000049>;
                        phandle = <0x00000049>;
                        mux {
                            pins = "gpio3";
                        };
                        config {
                            pins = "gpio3";
                            output-high;
                        };
                    };
                    spkr_2_sd_n_sleep {
                        linux,phandle = <0x0000004a>;
                        phandle = <0x0000004a>;
                        mux {
                            pins = "gpio3";
                        };
                        config {
                            pins = "gpio3";
                            input-enable;
                        };
                    };
                    hph_en0_wcd_active {
                        linux,phandle = <0x0000004d>;
                        phandle = <0x0000004d>;
                        mux {
                            pins = "gpio4";
                        };
                        config {
                            pins = "gpio4";
                            output-high;
                        };
                    };
                    hph_en0_wcd_sleep {
                        linux,phandle = <0x0000004e>;
                        phandle = <0x0000004e>;
                        mux {
                            pins = "gpio4";
                        };
                        config {
                            pins = "gpio4";
                            output-low;
                        };
                    };
                    hph_en1_wcd_active {
                        linux,phandle = <0x0000004f>;
                        phandle = <0x0000004f>;
                        mux {
                            pins = "gpio5";
                        };
                        config {
                            pins = "gpio5";
                            output-high;
                        };
                    };
                    hph_en1_wcd_sleep {
                        linux,phandle = <0x00000050>;
                        phandle = <0x00000050>;
                        mux {
                            pins = "gpio5";
                        };
                        config {
                            pins = "gpio5";
                            output-low;
                        };
                    };
                };
                msm_cdc_pinctrll {
                    compatible = "qcom,msm-cdc-pinctrl";
                    pinctrl-names = "aud_active", "aud_sleep";
                    pinctrl-0 = <0x00000047>;
                    pinctrl-1 = <0x00000048>;
                    linux,phandle = <0x00000051>;
                    phandle = <0x00000051>;
                };
                msm_cdc_pinctrlr {
                    compatible = "qcom,msm-cdc-pinctrl";
                    pinctrl-names = "aud_active", "aud_sleep";
                    pinctrl-0 = <0x00000049>;
                    pinctrl-1 = <0x0000004a>;
                    linux,phandle = <0x00000052>;
                    phandle = <0x00000052>;
                };
                msm_cdc_pinctrl_us_euro_sw {
                    compatible = "qcom,msm-cdc-pinctrl";
                    pinctrl-names = "aud_active", "aud_sleep";
                    pinctrl-0 = <0x0000004b>;
                    pinctrl-1 = <0x0000004c>;
                    linux,phandle = <0x0000029c>;
                    phandle = <0x0000029c>;
                };
                msm_cdc_pinctrl_hph_en0 {
                    compatible = "qcom,msm-cdc-pinctrl";
                    pinctrl-names = "aud_active", "aud_sleep";
                    pinctrl-0 = <0x0000004d>;
                    pinctrl-1 = <0x0000004e>;
                    linux,phandle = <0x0000029d>;
                    phandle = <0x0000029d>;
                };
                msm_cdc_pinctrl_hph_en1 {
                    compatible = "qcom,msm-cdc-pinctrl";
                    pinctrl-names = "aud_active", "aud_sleep";
                    pinctrl-0 = <0x0000004f>;
                    pinctrl-1 = <0x00000050>;
                    linux,phandle = <0x0000029e>;
                    phandle = <0x0000029e>;
                };
                swr_master {
                    compatible = "qcom,swr-wcd";
                    #address-cells = <0x00000002>;
                    #size-cells = <0x00000000>;
                    wsa881x@20170211 {
                        compatible = "qcom,wsa881x";
                        reg = <0x00000000 0x20170211>;
                        qcom,spkr-sd-n-node = <0x00000051>;
                        linux,phandle = <0x0000029f>;
                        phandle = <0x0000029f>;
                    };
                    wsa881x@20170212 {
                        compatible = "qcom,wsa881x";
                        reg = <0x00000000 0x20170212>;
                        qcom,spkr-sd-n-node = <0x00000052>;
                        linux,phandle = <0x000002a0>;
                        phandle = <0x000002a0>;
                    };
                    wsa881x@21170213 {
                        compatible = "qcom,wsa881x";
                        reg = <0x00000000 0x21170213>;
                        qcom,spkr-sd-n-node = <0x00000051>;
                        linux,phandle = <0x000002a1>;
                        phandle = <0x000002a1>;
                    };
                    wsa881x@21170214 {
                        compatible = "qcom,wsa881x";
                        reg = <0x00000000 0x21170214>;
                        qcom,spkr-sd-n-node = <0x00000052>;
                        linux,phandle = <0x000002a2>;
                        phandle = <0x000002a2>;
                    };
                };
                wcd_spi {
                    compatible = "qcom,wcd-spi-v2";
                    qcom,master-bus-num = <0x0000000a>;
                    qcom,chip-select = <0x00000000>;
                    qcom,max-frequency = <0x016e3600>;
                    qcom,mem-base-addr = <0x00100000>;
                    linux,phandle = <0x000002a4>;
                    phandle = <0x000002a4>;
                };
            };
            msm_dai_slim {
                compatible = "qcom,msm-dai-slim";
                elemental-addr = [ff ff ff fe 17 02];
            };
        };
        slim@17240000 {
            status = "ok";
            cell-index = <0x00000003>;
            compatible = "qcom,slim-ngd";
            reg = <0x17240000 0x0002c000 0x17204000 0x00026000>;
            reg-names = "slimbus_physical", "slimbus_bam_physical";
            interrupts = <0x00000000 0x00000123 0x00000000 0x00000000 0x00000124 0x00000000>;
            interrupt-names = "slimbus_irq", "slimbus_bam_irq";
            wcn3990 {
                compatible = "qcom,btfmslim_slave";
                elemental-addr = [00 01 20 02 17 02];
                qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
                qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
            };
        };
        timer@17920000 {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            ranges;
            compatible = "arm,armv7-timer-mem";
            reg = <0x17920000 0x00001000>;
            clock-frequency = <0x0124f800>;
            frame@17921000 {
                frame-number = <0x00000000>;
                interrupts = <0x00000000 0x00000008 0x00000004 0x00000000 0x00000007 0x00000004>;
                reg = <0x17921000 0x00001000 0x17922000 0x00001000>;
            };
            frame@17923000 {
                frame-number = <0x00000001>;
                interrupts = <0x00000000 0x00000009 0x00000004>;
                reg = <0x17923000 0x00001000>;
                status = "disabled";
            };
            frame@17924000 {
                frame-number = <0x00000002>;
                interrupts = <0x00000000 0x0000000a 0x00000004>;
                reg = <0x17924000 0x00001000>;
                status = "disabled";
            };
            frame@17925000 {
                frame-number = <0x00000003>;
                interrupts = <0x00000000 0x0000000b 0x00000004>;
                reg = <0x17925000 0x00001000>;
                status = "disabled";
            };
            frame@17926000 {
                frame-number = <0x00000004>;
                interrupts = <0x00000000 0x0000000c 0x00000004>;
                reg = <0x17926000 0x00001000>;
                status = "disabled";
            };
            frame@17927000 {
                frame-number = <0x00000005>;
                interrupts = <0x00000000 0x0000000d 0x00000004>;
                reg = <0x17927000 0x00001000>;
                status = "disabled";
            };
            frame@17928000 {
                frame-number = <0x00000006>;
                interrupts = <0x00000000 0x0000000e 0x00000004>;
                reg = <0x17928000 0x00001000>;
                status = "disabled";
            };
        };
        qcom,cpubw {
            compatible = "qcom,devbw";
            governor = "performance";
            qcom,src-dst-ports = <0x00000001 0x00000200>;
            qcom,active-only;
            qcom,bw-tbl = <0x000002fa 0x00000478 0x000005f5 0x000008f0 0x00000c47 0x0000104d 0x0000144b 0x000016e3 0x00001e4f 0x0000269f 0x00002e57 0x000035c3>;
            linux,phandle = <0x00000053>;
            phandle = <0x00000053>;
        };
        qcom,cpu-bwmon {
            compatible = "qcom,bimc-bwmon4";
            reg = <0x01008000 0x00000300 0x01001000 0x00000200>;
            reg-names = "base", "global_base";
            interrupts = <0x00000000 0x000000b7 0x00000004>;
            qcom,mport = <0x00000000>;
            qcom,target-dev = <0x00000053>;
            qcom,hw-timer-hz = <0x0124f800>;
        };
        qcom,mincpubw {
            compatible = "qcom,devbw";
            governor = "powersave";
            qcom,src-dst-ports = <0x00000001 0x00000200>;
            qcom,active-only;
            qcom,bw-tbl = <0x000002fa 0x00000478 0x000005f5 0x000008f0 0x00000c47 0x0000104d 0x0000144b 0x000016e3 0x00001e4f 0x0000269f 0x00002e57 0x000035c3>;
            linux,phandle = <0x00000056>;
            phandle = <0x00000056>;
        };
        qcom,memlat-cpu0 {
            compatible = "qcom,devbw";
            governor = "powersave";
            qcom,src-dst-ports = <0x00000001 0x00000200>;
            qcom,active-only;
            qcom,bw-tbl = <0x000002fa 0x00000478 0x000005f5 0x000008f0 0x00000c47 0x0000104d 0x0000144b 0x000016e3 0x00001e4f 0x0000269f 0x00002e57 0x000035c3>;
            linux,phandle = <0x00000054>;
            phandle = <0x00000054>;
        };
        qcom,memlat-cpu4 {
            compatible = "qcom,devbw";
            governor = "powersave";
            qcom,src-dst-ports = <0x00000001 0x00000200>;
            qcom,active-only;
            status = "ok";
            qcom,bw-tbl = <0x000002fa 0x00000478 0x000005f5 0x000008f0 0x00000c47 0x0000104d 0x0000144b 0x000016e3 0x00001e4f 0x0000269f 0x00002e57 0x000035c3>;
            linux,phandle = <0x00000055>;
            phandle = <0x00000055>;
        };
        qcom,arm-memlat-mon-0 {
            compatible = "qcom,arm-memlat-mon";
            qcom,cpulist = <0x00000016 0x00000017 0x00000018 0x00000019>;
            qcom,target-dev = <0x00000054>;
            qcom,core-dev-table = <0x000493e0 0x000005f5 0x00091500 0x00000c47 0x00143700 0x0000104d 0x0017bb00 0x000016e3 0x001aa900 0x000016e3 0x001d0100 0x00001e4f>;
        };
        qcom,arm-memlat-mon-4 {
            compatible = "qcom,arm-memlat-mon";
            qcom,cpulist = <0x0000001a 0x0000001b 0x0000001c 0x0000001d>;
            qcom,target-dev = <0x00000055>;
            qcom,core-dev-table = <0x0008ca00 0x00000c47 0x00114900 0x0000104d 0x00148200 0x000016e3 0x001a5e00 0x00001e4f 0x001de200 0x00002e57 0x0021b100 0x000035c3>;
        };
        devfreq-cpufreq {
            mincpubw-cpufreq {
                target-dev = <0x00000056>;
                cpu-to-dev-map-0 = <0x001d0100 0x000005f5>;
                cpu-to-dev-map-4 = <0x00203a00 0x000005f5 0x0023be00 0x0000144b 0x00261600 0x000035c3>;
            };
        };
        qcom,msm-cpufreq {
            compatible = "qcom,msm-cpufreq";
            clock-names = "cpu0_clk", "cpu1_clk", "cpu2_clk", "cpu3_clk", "cpu4_clk", "cpu5_clk", "cpu6_clk", "cpu7_clk";
            clocks = <0x00000057 0xc554130e 0x00000057 0xc554130e 0x00000057 0xc554130e 0x00000057 0xc554130e 0x00000057 0x58869997 0x00000057 0x58869997 0x00000057 0x58869997 0x00000057 0x58869997>;
            qcom,governor-per-policy;
            qcom,cpufreq-table-0 = <0x000493e0 0x00059100 0x0006bd00 0x0007e900 0x00091500 0x000a4100 0x000b6d00 0x000c9900 0x000d7a00 0x000ea600 0x000fd200 0x0010b300 0x0011df00 0x00130b00 0x00143700 0x00156300 0x00168f00 0x0017bb00 0x00197d00 0x001aa900 0x001bd500 0x001d0100>;
            qcom,cpufreq-table-4 = <0x000493e0 0x00054600 0x00067200 0x00079e00 0x0008ca00 0x0009f600 0x000b2200 0x000c4e00 0x000dc500 0x000ef100 0x00101d00 0x00114900 0x00122a00 0x00135600 0x00148200 0x0015ae00 0x0016da00 0x00180600 0x00193200 0x001a5e00 0x001b8a00 0x001cb600 0x001de200 0x001f0e00 0x00203a00 0x0021b100 0x00229200 0x00232800 0x00237300 0x0023be00 0x00240900 0x0024ea00 0x00258000 0x0025cb00 0x00261600 0x00278d00>;
        };
        arm64-cpu-erp {
            compatible = "arm,arm64-cpu-erp";
            interrupts = <0x00000000 0x0000002b 0x00000004 0x00000000 0x0000002c 0x00000004 0x00000000 0x00000029 0x00000004 0x00000000 0x0000002a 0x00000004>;
            interrupt-names = "pri-dbe-irq", "sec-dbe-irq", "pri-ext-irq", "sec-ext-irq";
            poll-delay-ms = <0x00001388>;
        };
        qcom,gcc@100000 {
            compatible = "qcom,gcc-8998-v2";
            reg = <0x00100000 0x000b0000>;
            reg-names = "cc_base";
            vdd_dig-supply = <0x00000058>;
            vdd_dig_ao-supply = <0x00000059>;
            #clock-cells = <0x00000001>;
            #reset-cells = <0x00000001>;
            linux,phandle = <0x0000003b>;
            phandle = <0x0000003b>;
        };
        qcom,mmsscc@c8c0000 {
            compatible = "qcom,mmsscc-8998-v2";
            reg = <0x0c8c0000 0x00040000>;
            reg-names = "cc_base";
            vdd_dig-supply = <0x00000058>;
            vdd_mmsscc_mx-supply = <0x0000005a>;
            clock-names = "xo", "gpll0", "gpll0_div", "pclk0_src", "pclk1_src", "byte0_src", "byte1_src", "dp_link_src", "dp_vco_div", "extpclk_src";
            clocks = <0x0000003b 0x79e95308 0x0000003b 0x8050f008 0x0000003b 0xdd06848d 0x0000005b 0x6c9da335 0x0000005c 0x4c0518b5 0x0000005b 0xecf2c434 0x0000005c 0x14e2f38f 0x0000005d 0xcfe3f5dd 0x0000005d 0x3f8197c2 0x0000005e 0xbb7dc20d>;
            #clock-cells = <0x00000001>;
            #reset-cells = <0x00000001>;
            linux,phandle = <0x00000027>;
            phandle = <0x00000027>;
        };
        qcom,gpucc@5065000 {
            compatible = "qcom,gpucc-8998-v2";
            reg = <0x05065000 0x00009000>;
            reg-names = "cc_base";
            vdd_dig-supply = <0x00000058>;
            clock-names = "xo_ao", "gpll0";
            clocks = <0x0000003b 0x64eb6004 0x0000003b 0xdad7a7a4>;
            #clock-cells = <0x00000001>;
            linux,phandle = <0x00000062>;
            phandle = <0x00000062>;
        };
        qcom,gfxcc@5065000 {
            compatible = "qcom,gfxcc-8998-v2";
            reg = <0x05065000 0x00009000>;
            reg-names = "cc_base";
            vdd_gpucc-supply = <0x0000002c>;
            vdd_mx-supply = <0x0000005a>;
            vdd_gpu_mx-supply = <0x0000005a>;
            qcom,gfx3d_clk_src-opp-handle = <0x0000005f>;
            qcom,gfxfreq-speedbin0 = <0x00000000 0x00000000 0x00000000 0x0aba9500 0x00000001 0x00000080 0x0f518240 0x00000002 0x00000080 0x14628180 0x00000003 0x00000080 0x18ad2380 0x00000004 0x00000080 0x1eb246c0 0x00000005 0x00000100 0x23863d00 0x00000006 0x00000100 0x27ef6380 0x00000007 0x00000180 0x2a51bd80 0x00000008 0x00000180>;
            qcom,gfxfreq-mx-speedbin0 = <0x00000000 0x00000000 0x0aba9500 0x00000080 0x0f518240 0x00000080 0x14628180 0x00000080 0x18ad2380 0x00000080 0x1eb246c0 0x00000100 0x23863d00 0x00000100 0x27ef6380 0x00000180 0x2a51bd80 0x00000180>;
            #clock-cells = <0x00000001>;
            linux,phandle = <0x0000002b>;
            phandle = <0x0000002b>;
        };
        qcom,cpu-clock-8998@179c0000 {
            compatible = "qcom,cpu-clock-osm-msm8998-v2";
            reg = <0x179c0000 0x00004000 0x17916000 0x00001000 0x17816000 0x00001000 0x179d1000 0x00001000 0x17914800 0x00000800 0x17814800 0x00000800 0x00784130 0x00000008 0x1791101c 0x00000008>;
            reg-names = "osm", "pwrcl_pll", "perfcl_pll", "apcs_common", "pwrcl_acd", "perfcl_acd", "perfcl_efuse", "debug";
            vdd-pwrcl-supply = <0x00000060>;
            vdd-perfcl-supply = <0x00000061>;
            interrupts = <0x00000000 0x00000023 0x00000001 0x00000000 0x00000024 0x00000001>;
            interrupt-names = "pwrcl-irq", "perfcl-irq";
            qcom,pwrcl-speedbin0-v0 = <0x11e1a300 0x0004000f 0x01200020 0x00000001 0x00000001 0x15be6800 0x05040013 0x01200020 0x00000001 0x00000002 0x1a524800 0x05040017 0x02200020 0x00000001 0x00000003 0x1ee62800 0x0504001b 0x02200020 0x00000001 0x00000004 0x237a0800 0x0504001f 0x02200020 0x00000001 0x00000005 0x280de800 0x05040023 0x03200020 0x00000001 0x00000006 0x2ca1c800 0x05040027 0x03200020 0x00000001 0x00000007 0x3135a800 0x0404002b 0x03220022 0x00000001 0x00000008 0x34a49000 0x0404002e 0x04250025 0x00000001 0x00000009 0x39387000 0x04040032 0x04280028 0x00000001 0x0000000a 0x3dcc5000 0x04040036 0x042b002b 0x00000001 0x0000000b 0x413b3800 0x04040039 0x052e002e 0x00000002 0x0000000c 0x45cf1800 0x0404003d 0x05310031 0x00000002 0x0000000d 0x4a62f800 0x04040041 0x05340034 0x00000002 0x0000000e 0x4ef6d800 0x04040045 0x06370037 0x00000002 0x0000000f 0x538ab800 0x04040049 0x063a003a 0x00000002 0x00000010 0x581e9800 0x0404004d 0x073e003e 0x00000002 0x00000011 0x5cb27800 0x04040051 0x07410041 0x00000002 0x00000012 0x63904800 0x04040057 0x08460046 0x00000002 0x00000013 0x68242800 0x0404005b 0x08490049 0x00000002 0x00000014 0x6cb80800 0x0404005f 0x084c004c 0x00000003 0x00000015 0x714be800 0x04040063 0x094f004f 0x00000003 0x00000016>;
            qcom,perfcl-speedbin0-v0 = <0x11e1a300 0x0004000f 0x01200020 0x00000001 0x00000001 0x14997000 0x05040012 0x01200020 0x00000001 0x00000002 0x192d5000 0x05040016 0x02200020 0x00000001 0x00000003 0x1dc13000 0x0504001a 0x02200020 0x00000001 0x00000004 0x22551000 0x0504001e 0x02200020 0x00000001 0x00000005 0x26e8f000 0x05040022 0x03200020 0x00000001 0x00000006 0x2b7cd000 0x05040026 0x03200020 0x00000001 0x00000007 0x3010b000 0x0504002a 0x03220022 0x00000001 0x00000008 0x35c98800 0x0404002f 0x04260026 0x00000001 0x00000009 0x3a5d6800 0x04040033 0x04290029 0x00000001 0x0000000a 0x3ef14800 0x04040037 0x052c002c 0x00000001 0x0000000b 0x43852800 0x0404003b 0x052f002f 0x00000001 0x0000000c 0x46f41000 0x0404003e 0x05320032 0x00000002 0x0000000d 0x4b87f000 0x04040042 0x06350035 0x00000002 0x0000000e 0x501bd000 0x04040046 0x06380038 0x00000002 0x0000000f 0x54afb000 0x0404004a 0x063b003b 0x00000002 0x00000010 0x59439000 0x0404004e 0x073e003e 0x00000002 0x00000011 0x5dd77000 0x04040052 0x07420042 0x00000002 0x00000012 0x626b5000 0x04040056 0x07450045 0x00000002 0x00000013 0x66ff3000 0x0404005a 0x08480048 0x00000002 0x00000014 0x6b931000 0x0404005e 0x084b004b 0x00000002 0x00000015 0x7026f000 0x04040062 0x094e004e 0x00000002 0x00000016 0x74bad000 0x04040066 0x09520052 0x00000002 0x00000017 0x794eb000 0x0404006a 0x09550055 0x00000003 0x00000018 0x7de29000 0x0404006e 0x0a580058 0x00000003 0x00000019 0x839b6800 0x04040073 0x0a5c005c 0x00000003 0x0000001a 0x870a5000 0x04010076 0x0a5e005e 0x00000003 0x0000001a 0x870a5000 0x04040076 0x0a5e005e 0x00000003 0x0000001b 0x8b9e3000 0x0401007a 0x0a620062 0x00000003 0x0000001b 0x8b9e3000 0x0404007a 0x0a620062 0x00000003 0x0000001c 0x90321000 0x0401007e 0x0a650065 0x00000003 0x0000001c 0x90321000 0x0404007e 0x0a650065 0x00000003 0x0000001d 0x94c5f000 0x04010082 0x0a680068 0x00000003 0x0000001d 0x927c0000 0x04040080 0x0a660066 0x00000003 0x0000001e 0x9834d800 0x04010085 0x0a6a006a 0x00000003 0x0000001e 0x93a0f800 0x04040081 0x0a670067 0x00000003 0x0000001f 0x9959d000 0x04010086 0x0a6b006b 0x00000003 0x0000001f 0x94c5f000 0x04040082 0x0a680068 0x00000003 0x00000020 0x9a7ec800 0x04010087 0x0a6c006c 0x00000003 0x00000020>;
            qcom,up-timer = <0x000003e8 0x000003e8>;
            qcom,down-timer = <0x000003e8 0x000003e8>;
            qcom,pc-override-index = <0x00000000 0x00000000>;
            qcom,set-ret-inactive;
            qcom,enable-llm-freq-vote;
            qcom,llm-freq-up-timer = <0x0004fffb 0x0004fffb>;
            qcom,llm-freq-down-timer = <0x0004fffb 0x0004fffb>;
            qcom,enable-llm-volt-vote;
            qcom,llm-volt-up-timer = <0x0004fffb 0x0004fffb>;
            qcom,llm-volt-down-timer = <0x0004fffb 0x0004fffb>;
            qcom,cc-reads = <0x0000000a>;
            qcom,cc-delay = <0x00000005>;
            qcom,cc-factor = <0x00000064>;
            qcom,osm-clk-rate = <0x0bebc200>;
            qcom,xo-clk-rate = <0x0124f800>;
            qcom,l-val-base = <0x17916004 0x17816004>;
            qcom,apcs-itm-present = <0x179d143c 0x179d143c>;
            qcom,apcs-pll-user-ctl = <0x1791600c 0x1781600c>;
            qcom,apcs-cfg-rcgr = <0x17911054 0x17811054>;
            qcom,apcs-cmd-rcgr = <0x17911050 0x17811050>;
            qcom,apm-mode-ctl = <0x179d0004 0x179d0010>;
            qcom,apm-ctrl-status = <0x179d000c 0x179d0018>;
            qcom,apm-threshold-voltage = <0x000c3500>;
            qcom,boost-fsm-en;
            qcom,safe-fsm-en;
            qcom,ps-fsm-en;
            qcom,droop-fsm-en;
            qcom,wfx-fsm-en;
            qcom,pc-fsm-en;
            qcom,pwrcl-apcs-mem-acc-cfg = <0x179d1360 0x179d1364 0x179d1364>;
            qcom,perfcl-apcs-mem-acc-cfg = <0x179d1368 0x179d136c 0x179d1370>;
            qcom,pwrcl-apcs-mem-acc-val = <0x00000000 0x80000000 0x80000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000001 0x00000001>;
            qcom,perfcl-apcs-mem-acc-val = <0x00000000 0x00000000 0x80000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000001>;
            clock-names = "aux_clk", "xo_ao";
            clocks = <0x0000003b 0x17eb05d0 0x0000003b 0x64eb6004>;
            #clock-cells = <0x00000001>;
            qcom,acdtd-val = <0x00009611 0x00009611>;
            qcom,acdcr-val = <0x002b5ffd 0x002b5ffd>;
            qcom,acdsscr-val = <0x00000501 0x00000501>;
            qcom,acdextint0-val = <0x02cf9ae8 0x02cf9ae8>;
            qcom,acdextint1-val = <0x02cf9afe 0x02cf9afe>;
            qcom,acdautoxfer-val = <0x00000015 0x00000015>;
            qcom,pwrcl-apcs-mem-acc-threshold-voltage = <0x000d0020>;
            qcom,perfcl-apcs-mem-acc-threshold-voltage = <0x000d0020>;
            qcom,perfcl-speedbin1-v0 = <0x11e1a300 0x0004000f 0x01200020 0x00000001 0x00000001 0x14997000 0x05040012 0x01200020 0x00000001 0x00000002 0x192d5000 0x05040016 0x02200020 0x00000001 0x00000003 0x1dc13000 0x0504001a 0x02200020 0x00000001 0x00000004 0x22551000 0x0504001e 0x02200020 0x00000001 0x00000005 0x26e8f000 0x05040022 0x03200020 0x00000001 0x00000006 0x2b7cd000 0x05040026 0x03200020 0x00000001 0x00000007 0x3010b000 0x0504002a 0x03220022 0x00000001 0x00000008 0x35c98800 0x0404002f 0x04260026 0x00000001 0x00000009 0x3a5d6800 0x04040033 0x04290029 0x00000001 0x0000000a 0x3ef14800 0x04040037 0x052c002c 0x00000001 0x0000000b 0x43852800 0x0404003b 0x052f002f 0x00000001 0x0000000c 0x46f41000 0x0404003e 0x05320032 0x00000002 0x0000000d 0x4b87f000 0x04040042 0x06350035 0x00000002 0x0000000e 0x501bd000 0x04040046 0x06380038 0x00000002 0x0000000f 0x54afb000 0x0404004a 0x063b003b 0x00000002 0x00000010 0x59439000 0x0404004e 0x073e003e 0x00000002 0x00000011 0x5dd77000 0x04040052 0x07420042 0x00000002 0x00000012 0x626b5000 0x04040056 0x07450045 0x00000002 0x00000013 0x66ff3000 0x0404005a 0x08480048 0x00000002 0x00000014 0x6b931000 0x0404005e 0x084b004b 0x00000002 0x00000015 0x7026f000 0x04040062 0x094e004e 0x00000002 0x00000016 0x74bad000 0x04040066 0x09520052 0x00000002 0x00000017 0x794eb000 0x0404006a 0x09550055 0x00000003 0x00000018 0x7de29000 0x0404006e 0x0a580058 0x00000003 0x00000019 0x839b6800 0x04040073 0x0a5c005c 0x00000003 0x0000001a 0x89544000 0x04010078 0x0a600060 0x00000003 0x0000001a>;
            qcom,perfcl-speedbin2-v0 = <0x11e1a300 0x0004000f 0x01200020 0x00000001 0x00000001 0x14997000 0x05040012 0x01200020 0x00000001 0x00000002 0x192d5000 0x05040016 0x02200020 0x00000001 0x00000003 0x1dc13000 0x0504001a 0x02200020 0x00000001 0x00000004 0x22551000 0x0504001e 0x02200020 0x00000001 0x00000005 0x26e8f000 0x05040022 0x03200020 0x00000001 0x00000006 0x2b7cd000 0x05040026 0x03200020 0x00000001 0x00000007 0x3010b000 0x0504002a 0x03220022 0x00000001 0x00000008 0x35c98800 0x0404002f 0x04260026 0x00000001 0x00000009 0x3a5d6800 0x04040033 0x04290029 0x00000001 0x0000000a 0x3ef14800 0x04040037 0x052c002c 0x00000001 0x0000000b 0x43852800 0x0404003b 0x052f002f 0x00000001 0x0000000c 0x46f41000 0x0404003e 0x05320032 0x00000002 0x0000000d 0x4b87f000 0x04040042 0x06350035 0x00000002 0x0000000e 0x501bd000 0x04040046 0x06380038 0x00000002 0x0000000f 0x54afb000 0x0404004a 0x063b003b 0x00000002 0x00000010 0x59439000 0x0404004e 0x073e003e 0x00000002 0x00000011 0x5dd77000 0x04040052 0x07420042 0x00000002 0x00000012 0x626b5000 0x04040056 0x07450045 0x00000002 0x00000013 0x66ff3000 0x0404005a 0x08480048 0x00000002 0x00000014 0x6b931000 0x0404005e 0x084b004b 0x00000002 0x00000015 0x7026f000 0x04040062 0x094e004e 0x00000002 0x00000016 0x74bad000 0x04040066 0x09520052 0x00000002 0x00000017 0x794eb000 0x0404006a 0x09550055 0x00000003 0x00000018 0x7de29000 0x0404006e 0x0a580058 0x00000003 0x00000019 0x839b6800 0x04040073 0x0a5c005c 0x00000003 0x0000001a 0x870a5000 0x04010076 0x0a5e005e 0x00000003 0x0000001a 0x870a5000 0x04040076 0x0a5e005e 0x00000003 0x0000001b 0x8b9e3000 0x0401007a 0x0a620062 0x00000003 0x0000001b 0x8a793800 0x04040079 0x0a610061 0x00000003 0x0000001c 0x90321000 0x0401007e 0x0a650065 0x00000003 0x0000001c 0x8b9e3000 0x0404007a 0x0a620062 0x00000003 0x0000001d 0x91570800 0x0401007f 0x0a660066 0x00000003 0x0000001d 0x8cc32800 0x0404007b 0x0a620062 0x00000003 0x0000001e 0x927c0000 0x04010080 0x0a660066 0x00000003 0x0000001e>;
            qcom,perfcl-speedbin3-v0 = <0x11e1a300 0x0004000f 0x01200020 0x00000001 0x00000001 0x14997000 0x05040012 0x01200020 0x00000001 0x00000002 0x192d5000 0x05040016 0x02200020 0x00000001 0x00000003 0x1dc13000 0x0504001a 0x02200020 0x00000001 0x00000004 0x22551000 0x0504001e 0x02200020 0x00000001 0x00000005 0x26e8f000 0x05040022 0x03200020 0x00000001 0x00000006 0x2b7cd000 0x05040026 0x03200020 0x00000001 0x00000007 0x3010b000 0x0504002a 0x03220022 0x00000001 0x00000008 0x35c98800 0x0404002f 0x04260026 0x00000001 0x00000009 0x3a5d6800 0x04040033 0x04290029 0x00000001 0x0000000a 0x3ef14800 0x04040037 0x052c002c 0x00000001 0x0000000b 0x43852800 0x0404003b 0x052f002f 0x00000001 0x0000000c 0x46f41000 0x0404003e 0x05320032 0x00000002 0x0000000d 0x4b87f000 0x04040042 0x06350035 0x00000002 0x0000000e 0x501bd000 0x04040046 0x06380038 0x00000002 0x0000000f 0x54afb000 0x0404004a 0x063b003b 0x00000002 0x00000010 0x59439000 0x0404004e 0x073e003e 0x00000002 0x00000011 0x5dd77000 0x04040052 0x07420042 0x00000002 0x00000012 0x626b5000 0x04040056 0x07450045 0x00000002 0x00000013 0x66ff3000 0x0404005a 0x08480048 0x00000002 0x00000014 0x6b931000 0x0404005e 0x084b004b 0x00000002 0x00000015 0x7026f000 0x04040062 0x094e004e 0x00000002 0x00000016 0x74bad000 0x04040066 0x09520052 0x00000002 0x00000017 0x794eb000 0x0404006a 0x09550055 0x00000003 0x00000018 0x7de29000 0x0404006e 0x0a580058 0x00000003 0x00000019 0x839b6800 0x04040073 0x0a5c005c 0x00000003 0x0000001a 0x870a5000 0x04010076 0x0a5e005e 0x00000003 0x0000001a 0x870a5000 0x04040076 0x0a5e005e 0x00000003 0x0000001b 0x8b9e3000 0x0401007a 0x0a620062 0x00000003 0x0000001b 0x8a793800 0x04040079 0x0a610061 0x00000003 0x0000001c 0x90321000 0x0401007e 0x0a650065 0x00000003 0x0000001c 0x8b9e3000 0x0404007a 0x0a620062 0x00000003 0x0000001d 0x91570800 0x0401007f 0x0a660066 0x00000003 0x0000001d 0x8cc32800 0x0404007b 0x0a620062 0x00000003 0x0000001e 0x927c0000 0x04010080 0x0a660066 0x00000003 0x0000001e>;
            linux,phandle = <0x00000057>;
            phandle = <0x00000057>;
            qcom,limits-dcvs@0 {
                compatible = "qcom,msm-hw-limits";
                interrupts = <0x00000000 0x00000025 0x00000004>;
                linux,phandle = <0x00000003>;
                phandle = <0x00000003>;
            };
            qcom,limits-dcvs@1 {
                compatible = "qcom,msm-hw-limits";
                interrupts = <0x00000000 0x00000026 0x00000004>;
                linux,phandle = <0x0000000d>;
                phandle = <0x0000000d>;
            };
        };
        qcom,debugcc@162000 {
            compatible = "qcom,cc-debug-8998";
            reg = <0x00162000 0x00000004>;
            reg-names = "cc_base";
            clock-names = "debug_gpu_clk", "debug_gfx_clk", "debug_mmss_clk", "debug_cpu_clk";
            clocks = <0x00000062 0x9ae8cd3c 0x0000002b 0x3ed47625 0x00000027 0xe646ffda 0x00000057 0x3ae8bcb2>;
            #clock-cells = <0x00000001>;
        };
        qcom,rmtfs_sharedmem@0 {
            compatible = "qcom,sharedmem-uio";
            reg = <0x00000000 0x00200000>;
            reg-names = "rmtfs";
            qcom,client-id = <0x00000001>;
        };
        qcom,msm_gsi {
            compatible = "qcom,msm_gsi";
        };
        qcom,rmnet-ipa {
            compatible = "qcom,rmnet-ipa3";
            qcom,rmnet-ipa-ssr;
            qcom,ipa-loaduC;
            qcom,ipa-advertise-sg-support;
        };
        qcom,ipa@01e00000 {
            compatible = "qcom,ipa";
            reg = <0x01e00000 0x00034000 0x01e84000 0x00031fff 0x01e04000 0x0002c000>;
            reg-names = "ipa-base", "bam-base", "gsi-base";
            interrupts = <0x00000000 0x0000014d 0x00000000 0x00000000 0x000001b0 0x00000000 0x00000000 0x000001b0 0x00000000>;
            interrupt-names = "ipa-irq", "bam-irq", "gsi-irq";
            qcom,ipa-hw-ver = <0x0000000b>;
            qcom,ipa-hw-mode = <0x00000000>;
            qcom,ee = <0x00000000>;
            qcom,use-gsi;
            qcom,use-ipa-tethering-bridge;
            qcom,modem-cfg-emb-pipe-flt;
            qcom,do-not-use-ch-gsi-20;
            qcom,ipa-wdi2;
            qcom,use-64-bit-dma-mask;
            clocks = <0x0000003b 0xfa685cda>;
            clock-names = "core_clk";
            qcom,arm-smmu;
            qcom,smmu-disable-htw;
            qcom,smmu-s1-bypass;
            qcom,msm-bus,name = "ipa";
            qcom,msm-bus,num-cases = <0x00000004>;
            qcom,msm-bus,num-paths = <0x00000004>;
            qcom,msm-bus,vectors-KBps = <0x0000005a 0x00000200 0x00000000 0x00000000 0x0000005a 0x00000249 0x00000000 0x00000000 0x00000001 0x000002a4 0x00000000 0x00000000 0x00000051 0x00002751 0x00000000 0x00000000 0x0000005a 0x00000200 0x00013880 0x0009c400 0x0000005a 0x00000249 0x00013880 0x0009c400 0x00000001 0x000002a4 0x00013880 0x00013880 0x00000051 0x00002751 0x00000000 0x00003e80 0x0000005a 0x00000200 0x000324b0 0x000ea600 0x0000005a 0x00000249 0x000324b0 0x000ea600 0x00000001 0x000002a4 0x000324b0 0x00027100 0x00000051 0x00002751 0x00000000 0x00003e80 0x0000005a 0x00000200 0x000324b0 0x0036ee80 0x0000005a 0x00000249 0x000324b0 0x0036ee80 0x00000001 0x000002a4 0x000324b0 0x000493e0 0x00000051 0x00002751 0x00000000 0x00003e80>;
            qcom,bus-vector-names = "MIN", "SVS", "NOMINAL", "TURBO";
            qcom,ipa-ram-mmap = <0x00000280 0x00000000 0x00000000 0x00000288 0x00000078 0x00004000 0x00000308 0x00000078 0x00004000 0x00000388 0x00000078 0x00004000 0x00000408 0x00000078 0x00004000 0x0000000f 0x00000000 0x00000007 0x00000008 0x0000000e 0x00000488 0x00000078 0x00004000 0x00000508 0x00000078 0x00004000 0x0000000f 0x00000000 0x00000007 0x00000008 0x0000000e 0x00000588 0x00000078 0x00004000 0x00000608 0x00000078 0x00004000 0x00000688 0x00000140 0x000007c8 0x00000000 0x00000800 0x000007d0 0x00000200 0x000009d0 0x00000200 0x00000000 0x00000000 0x00000000 0x00000bd8 0x00001424 0x00001ffc 0x00000000 0x00001ffc 0x00000000 0x00001ffc 0x00000000 0x00001ffc 0x00000000 0x00000080 0x00000200 0x00002000 0x00001ffc 0x00000000 0x00001ffc 0x00000000 0x00001ffc 0x00000000 0x00001ffc 0x00000000>;
            qcom,smp2pgpio_map_ipa_1_out {
                compatible = "qcom,smp2pgpio-map-ipa-1-out";
                gpios = <0x00000063 0x00000000 0x00000000>;
            };
            qcom,smp2pgpio_map_ipa_1_in {
                compatible = "qcom,smp2pgpio-map-ipa-1-in";
                gpios = <0x00000064 0x00000000 0x00000000>;
            };
            ipa_smmu_ap {
                compatible = "qcom,ipa-smmu-ap-cb";
                iommus = <0x00000065 0x000018e0>;
                qcom,iova-mapping = <0x10000000 0x40000000>;
            };
            ipa_smmu_wlan {
                compatible = "qcom,ipa-smmu-wlan-cb";
                iommus = <0x00000065 0x000018e1>;
            };
            ipa_smmu_uc {
                compatible = "qcom,ipa-smmu-uc-cb";
                iommus = <0x00000065 0x000018e2>;
                qcom,iova-mapping = <0x40000000 0x20000000>;
            };
        };
        qcom,ipa_fws@1e08000 {
            compatible = "qcom,pil-tz-generic";
            qcom,pas-id = <0x0000000f>;
            qcom,firmware-name = "ipa_fws";
        };
        qcom,chd_silver {
            compatible = "qcom,core-hang-detect";
            label = "silver";
            qcom,threshold-arr = <0x179880b0 0x179980b0 0x179a80b0 0x179b80b0>;
            qcom,config-arr = <0x179880b8 0x179980b8 0x179a80b8 0x179b80b8>;
        };
        qcom,chd_gold {
            compatible = "qcom,core-hang-detect";
            label = "gold";
            qcom,threshold-arr = <0x178880b0 0x178980b0 0x178a80b0 0x178b80b0>;
            qcom,config-arr = <0x178880b8 0x178980b8 0x178a80b8 0x178b80b8>;
        };
        qcom,ipc-spinlock@1f40000 {
            compatible = "qcom,ipc-spinlock-sfpb";
            reg = <0x01f40000 0x00008000>;
            qcom,num-locks = <0x00000008>;
        };
        qcom,ghd {
            compatible = "qcom,gladiator-hang-detect";
            qcom,threshold-arr = <0x179d141c 0x179d1420 0x179d1424 0x179d1428 0x179d142c 0x179d1430>;
            qcom,config-reg = <0x179d1434>;
        };
        qcom,msm-gladiator-v2@17900000 {
            compatible = "qcom,msm-gladiator-v2";
            reg = <0x17900000 0x0000e000>;
            reg-names = "gladiator_base";
            interrupts = <0x00000000 0x00000016 0x00000000>;
            clock-names = "atb_clk";
            clocks = <0x0000003b 0x1492202a>;
        };
        qcom,smem@86000000 {
            compatible = "qcom,smem";
            reg = <0x86000000 0x00200000 0x17911008 0x00000004 0x00778000 0x00007000 0x01fd4000 0x00000008>;
            reg-names = "smem", "irq-reg-base", "aux-mem1", "smem_targ_info_reg";
            qcom,mpu-enabled;
        };
        qcom,msm-adsprpc-mem {
            compatible = "qcom,msm-adsprpc-mem-region";
            memory-region = <0x00000066>;
        };
        qcom,msm_fastrpc {
            compatible = "qcom,msm-fastrpc-adsp";
            qcom,fastrpc-glink;
            qcom,msm_fastrpc_cpz_cb1 {
                compatible = "qcom,msm-fastrpc-compute-cb";
                label = "adsprpc-smd";
                iommus = <0x00000067 0x00000002>;
                qcom,secure-context-bank;
                dma-coherent;
            };
            qcom,msm_fastrpc_compute_cb1 {
                compatible = "qcom,msm-fastrpc-compute-cb";
                label = "adsprpc-smd";
                iommus = <0x00000067 0x00000008>;
                dma-coherent;
            };
            qcom,msm_fastrpc_compute_cb2 {
                compatible = "qcom,msm-fastrpc-compute-cb";
                label = "adsprpc-smd";
                iommus = <0x00000067 0x00000009>;
                dma-coherent;
            };
            qcom,msm_fastrpc_compute_cb3 {
                compatible = "qcom,msm-fastrpc-compute-cb";
                label = "adsprpc-smd";
                iommus = <0x00000067 0x0000000a>;
                dma-coherent;
            };
            qcom,msm_fastrpc_compute_cb4 {
                compatible = "qcom,msm-fastrpc-compute-cb";
                label = "adsprpc-smd";
                iommus = <0x00000067 0x0000000b>;
                dma-coherent;
            };
            qcom,msm_fastrpc_compute_cb6 {
                compatible = "qcom,msm-fastrpc-compute-cb";
                label = "adsprpc-smd";
                iommus = <0x00000067 0x00000005>;
                dma-coherent;
            };
            qcom,msm_fastrpc_compute_cb7 {
                compatible = "qcom,msm-fastrpc-compute-cb";
                label = "adsprpc-smd";
                iommus = <0x00000067 0x00000006>;
                dma-coherent;
            };
            qcom,msm_fastrpc_compute_cb8 {
                compatible = "qcom,msm-fastrpc-compute-cb";
                label = "adsprpc-smd";
                iommus = <0x00000067 0x00000007>;
                dma-coherent;
            };
        };
        qcom,rpm-smd {
            compatible = "qcom,rpm-glink";
            qcom,glink-edge = "rpm";
            rpm-channel-name = "rpm_requests";
            rpm-regulator-smpa1 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "rwcx";
                qcom,resource-id = <0x00000000>;
                qcom,regulator-type = <0x00000001>;
                status = "okay";
                regulator-s1 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_s1";
                    qcom,set = <0x00000003>;
                    status = "disabled";
                };
                regulator-s1-level {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_s1_level";
                    qcom,set = <0x00000003>;
                    regulator-min-microvolt = <0x00000010>;
                    regulator-max-microvolt = <0x00000180>;
                    qcom,use-voltage-level;
                    linux,phandle = <0x00000058>;
                    phandle = <0x00000058>;
                };
                regulator-s1-floor-level {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_s1_floor_level";
                    qcom,set = <0x00000003>;
                    regulator-min-microvolt = <0x00000010>;
                    regulator-max-microvolt = <0x00000180>;
                    qcom,use-voltage-floor-level;
                    qcom,always-send-voltage;
                    linux,phandle = <0x0000009a>;
                    phandle = <0x0000009a>;
                };
                regulator-s1-level-ao {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_s1_level_ao";
                    qcom,set = <0x00000001>;
                    regulator-min-microvolt = <0x00000010>;
                    regulator-max-microvolt = <0x00000180>;
                    qcom,use-voltage-level;
                    linux,phandle = <0x00000059>;
                    phandle = <0x00000059>;
                };
            };
            rpm-regulator-smpa2 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "smpa";
                qcom,resource-id = <0x00000002>;
                qcom,regulator-type = <0x00000001>;
                status = "okay";
                regulator-s2 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_s2";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x00113640>;
                    regulator-max-microvolt = <0x00113640>;
                };
            };
            rpm-regulator-smpa3 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "smpa";
                qcom,resource-id = <0x00000003>;
                qcom,regulator-type = <0x00000001>;
                status = "okay";
                regulator-s3 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_s3";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x0014a140>;
                    regulator-max-microvolt = <0x0014a140>;
                    linux,phandle = <0x000000e7>;
                    phandle = <0x000000e7>;
                };
            };
            rpm-regulator-smpa4 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "smpa";
                qcom,resource-id = <0x00000004>;
                qcom,regulator-type = <0x00000001>;
                status = "okay";
                regulator-s4 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_s4";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    linux,phandle = <0x00000041>;
                    phandle = <0x00000041>;
                };
            };
            rpm-regulator-smpa5 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "smpa";
                qcom,resource-id = <0x00000005>;
                qcom,regulator-type = <0x00000001>;
                status = "okay";
                regulator-s5 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_s5";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x001d0d80>;
                    regulator-max-microvolt = <0x001f20c0>;
                    qcom,init-pin-ctrl-mode = <0x00000008>;
                    qcom,send-defaults;
                    linux,phandle = <0x000000cd>;
                    phandle = <0x000000cd>;
                };
            };
            rpm-regulator-smpa7 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "smpa";
                qcom,resource-id = <0x00000007>;
                qcom,regulator-type = <0x00000001>;
                status = "okay";
                regulator-s7 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_s7";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x000dbba0>;
                    regulator-max-microvolt = <0x000fafa0>;
                    qcom,init-pin-ctrl-mode = <0x00000008>;
                    qcom,send-defaults;
                    linux,phandle = <0x000000cc>;
                    phandle = <0x000000cc>;
                };
            };
            rpm-regulator-smpa8 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "smpa";
                qcom,resource-id = <0x00000008>;
                qcom,regulator-type = <0x00000001>;
                status = "okay";
                regulator-s8 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_s8";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x000c3500>;
                    regulator-max-microvolt = <0x000c3500>;
                };
            };
            rpm-regulator-smpa9 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "rwmx";
                qcom,resource-id = <0x00000000>;
                qcom,regulator-type = <0x00000001>;
                status = "okay";
                regulator-s9 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_s9";
                    qcom,set = <0x00000003>;
                    status = "disabled";
                };
                regulator-s9-level {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_s9_level";
                    qcom,set = <0x00000003>;
                    regulator-min-microvolt = <0x00000010>;
                    regulator-max-microvolt = <0x00000180>;
                    qcom,use-voltage-level;
                    linux,phandle = <0x0000005a>;
                    phandle = <0x0000005a>;
                };
                regulator-s9-floor-level {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_s9_floor_level";
                    qcom,set = <0x00000003>;
                    regulator-min-microvolt = <0x00000010>;
                    regulator-max-microvolt = <0x00000180>;
                    qcom,use-voltage-floor-level;
                    qcom,always-send-voltage;
                };
                regulator-s9-level-ao {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_s9_level_ao";
                    qcom,set = <0x00000001>;
                    regulator-min-microvolt = <0x00000010>;
                    regulator-max-microvolt = <0x00000180>;
                    qcom,use-voltage-level;
                };
            };
            rpm-regulator-ldoa1 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000001>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l1 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l1";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x000d6d80>;
                    regulator-max-microvolt = <0x000d6d80>;
                    proxy-supply = <0x00000068>;
                    qcom,proxy-consumer-enable;
                    qcom,proxy-consumer-current = <0x00011eb8>;
                    linux,phandle = <0x00000068>;
                    phandle = <0x00000068>;
                };
            };
            rpm-regulator-ldoa2 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000002>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l2 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l2";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x00124f80>;
                    proxy-supply = <0x00000069>;
                    qcom,proxy-consumer-enable;
                    qcom,proxy-consumer-current = <0x00003110>;
                    linux,phandle = <0x00000069>;
                    phandle = <0x00000069>;
                };
            };
            rpm-regulator-ldoa3 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000003>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l3 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l3";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x000f4240>;
                    regulator-max-microvolt = <0x000f4240>;
                };
            };
            rpm-regulator-ldoa4 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "rwsm";
                qcom,resource-id = <0x00000000>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l4 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l4";
                    qcom,set = <0x00000003>;
                    status = "disabled";
                };
                regulator-l4-level {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l4_level";
                    qcom,set = <0x00000003>;
                    regulator-min-microvolt = <0x00000010>;
                    regulator-max-microvolt = <0x00000180>;
                    qcom,use-voltage-level;
                };
                regulator-l4-floor-level {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l4_floor_level";
                    qcom,set = <0x00000003>;
                    regulator-min-microvolt = <0x00000010>;
                    regulator-max-microvolt = <0x00000180>;
                    qcom,use-voltage-floor-level;
                    qcom,always-send-voltage;
                };
            };
            rpm-regulator-ldoa5 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000005>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l5 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l5";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x000c3500>;
                    regulator-max-microvolt = <0x000c3500>;
                    qcom,init-pin-ctrl-mode = <0x00000001>;
                    linux,phandle = <0x000000c3>;
                    phandle = <0x000000c3>;
                };
            };
            rpm-regulator-ldoa6 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000006>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l6 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l6";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x001b9680>;
                    regulator-max-microvolt = <0x001b9680>;
                    linux,phandle = <0x000001ff>;
                    phandle = <0x000001ff>;
                };
            };
            rpm-regulator-ldoa7 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000007>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l7 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l7";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    linux,phandle = <0x000002c6>;
                    phandle = <0x000002c6>;
                };
                regulator-l7-pin-ctrl {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l7_pin_ctrl";
                    qcom,set = <0x00000003>;
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    qcom,init-pin-ctrl-mode = <0x00000004>;
                    qcom,enable-with-pin-ctrl = <0x00000000 0x00000004>;
                    linux,phandle = <0x000000c4>;
                    phandle = <0x000000c4>;
                };
            };
            rpm-regulator-ldoa8 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000008>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l8 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l8";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x00124f80>;
                };
            };
            rpm-regulator-ldoa9 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000009>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l9 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l9";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x001b9680>;
                    regulator-max-microvolt = <0x002d2a80>;
                };
            };
            rpm-regulator-ldoa10 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x0000000a>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l10 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l10";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x001b9680>;
                    regulator-max-microvolt = <0x002d2a80>;
                };
            };
            rpm-regulator-ldoa11 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x0000000b>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l11 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l11";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x000f4240>;
                    regulator-max-microvolt = <0x000f4240>;
                };
            };
            rpm-regulator-ldoa12 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x0000000c>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l12 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l12";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                    linux,phandle = <0x0000006b>;
                    phandle = <0x0000006b>;
                };
            };
            rpm-regulator-ldoa13 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x0000000d>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l13 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l13";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x001b9680>;
                    regulator-max-microvolt = <0x002d2a80>;
                    linux,phandle = <0x00000075>;
                    phandle = <0x00000075>;
                };
            };
            rpm-regulator-ldoa14 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x0000000e>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l14 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l14";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x001cafc0>;
                    regulator-max-microvolt = <0x001cafc0>;
                    proxy-supply = <0x0000006a>;
                    qcom,proxy-consumer-enable;
                    qcom,proxy-consumer-current = <0x00007d00>;
                    linux,phandle = <0x0000006a>;
                    phandle = <0x0000006a>;
                };
            };
            rpm-regulator-ldoa15 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x0000000f>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l15 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l15";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x001b7740>;
                    regulator-max-microvolt = <0x001b7740>;
                };
            };
            rpm-regulator-ldoa16 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000010>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l16 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l16";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x00294280>;
                    regulator-max-microvolt = <0x00294280>;
                };
            };
            rpm-regulator-ldoa17 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000011>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l17 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l17";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x0013e5c0>;
                    regulator-max-microvolt = <0x0013e5c0>;
                    linux,phandle = <0x000002c7>;
                    phandle = <0x000002c7>;
                };
                regulator-l17-pin-ctrl {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l17_pin_ctrl";
                    qcom,set = <0x00000003>;
                    regulator-min-microvolt = <0x0013e5c0>;
                    regulator-max-microvolt = <0x0013e5c0>;
                    qcom,init-pin-ctrl-mode = <0x00000004>;
                    qcom,enable-with-pin-ctrl = <0x00000000 0x00000004>;
                    linux,phandle = <0x000000c5>;
                    phandle = <0x000000c5>;
                };
            };
            rpm-regulator-ldoa18 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000012>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l18 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l18";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x00294280>;
                    regulator-max-microvolt = <0x00294280>;
                };
            };
            rpm-regulator-ldoa19 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000013>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l19 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l19";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x002de600>;
                    regulator-max-microvolt = <0x002de600>;
                };
            };
            rpm-regulator-ldoa20 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000014>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l20 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l20";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x002d2a80>;
                    regulator-max-microvolt = <0x002d2a80>;
                    linux,phandle = <0x00000085>;
                    phandle = <0x00000085>;
                };
            };
            rpm-regulator-ldoa21 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000015>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l21 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l21";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x002d2a80>;
                    regulator-max-microvolt = <0x002d2a80>;
                    linux,phandle = <0x00000074>;
                    phandle = <0x00000074>;
                };
            };
            rpm-regulator-ldoa22 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000016>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l22 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l22";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x002bb380>;
                    regulator-max-microvolt = <0x002bb380>;
                    linux,phandle = <0x000000f6>;
                    phandle = <0x000000f6>;
                };
            };
            rpm-regulator-ldoa23 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000017>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l23 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l23";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x00328980>;
                    regulator-max-microvolt = <0x00328980>;
                };
            };
            rpm-regulator-ldoa24 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000018>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l24 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l24";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x001c32c0>;
                    regulator-max-microvolt = <0x002f1e80>;
                    parent-supply = <0x0000006b>;
                    linux,phandle = <0x00000031>;
                    phandle = <0x00000031>;
                };
            };
            rpm-regulator-ldoa25 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x00000019>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l25 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l25";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x002f5d00>;
                    regulator-max-microvolt = <0x00328980>;
                    linux,phandle = <0x000002c8>;
                    phandle = <0x000002c8>;
                };
                regulator-l25-pin-ctrl {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l25_pin_ctrl";
                    qcom,set = <0x00000003>;
                    regulator-min-microvolt = <0x002f5d00>;
                    regulator-max-microvolt = <0x00328980>;
                    qcom,init-pin-ctrl-mode = <0x00000004>;
                    qcom,enable-with-pin-ctrl = <0x00000000 0x00000004>;
                    linux,phandle = <0x000000c6>;
                    phandle = <0x000000c6>;
                };
            };
            rpm-regulator-ldoa26 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x0000001a>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l26 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l26";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x00124f80>;
                    regulator-max-microvolt = <0x00124f80>;
                    linux,phandle = <0x0000007f>;
                    phandle = <0x0000007f>;
                };
            };
            rpm-regulator-ldoa27 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "rwsc";
                qcom,resource-id = <0x00000000>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l27 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l27";
                    qcom,set = <0x00000003>;
                    status = "disabled";
                };
                regulator-l27-level {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l27_level";
                    qcom,set = <0x00000003>;
                    regulator-min-microvolt = <0x00000010>;
                    regulator-max-microvolt = <0x00000180>;
                    qcom,use-voltage-level;
                    linux,phandle = <0x000000a3>;
                    phandle = <0x000000a3>;
                };
                regulator-l27-floor-level {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l27_floor_level";
                    qcom,set = <0x00000003>;
                    regulator-min-microvolt = <0x00000010>;
                    regulator-max-microvolt = <0x00000180>;
                    qcom,use-voltage-floor-level;
                    qcom,always-send-voltage;
                };
            };
            rpm-regulator-ldoa28 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "ldoa";
                qcom,resource-id = <0x0000001c>;
                qcom,regulator-type = <0x00000000>;
                status = "okay";
                regulator-l28 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_l28";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x002de600>;
                    regulator-max-microvolt = <0x002de600>;
                    linux,phandle = <0x00000200>;
                    phandle = <0x00000200>;
                };
            };
            rpm-regulator-vsa1 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "vsa";
                qcom,resource-id = <0x00000001>;
                qcom,regulator-type = <0x00000002>;
                status = "okay";
                regulator-lvs1 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_lvs1";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    linux,phandle = <0x000000e1>;
                    phandle = <0x000000e1>;
                };
            };
            rpm-regulator-vsa2 {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "vsa";
                qcom,resource-id = <0x00000002>;
                qcom,regulator-type = <0x00000002>;
                status = "okay";
                regulator-lvs2 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_lvs2";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    linux,phandle = <0x000000a4>;
                    phandle = <0x000000a4>;
                };
            };
            rpm-regulator-bobb {
                compatible = "qcom,rpm-smd-regulator-resource";
                qcom,resource-name = "bobb";
                qcom,resource-id = <0x00000001>;
                qcom,regulator-type = <0x00000004>;
                status = "okay";
                regulator-bob {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_bob";
                    qcom,set = <0x00000003>;
                    status = "okay";
                    regulator-min-microvolt = <0x00328980>;
                    regulator-max-microvolt = <0x0036ee80>;
                    qcom,pwm-threshold-current = <0x001e8480>;
                    qcom,init-bob-mode = <0x00000002>;
                    linux,phandle = <0x00000035>;
                    phandle = <0x00000035>;
                };
                regulator-bob-pin1 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_bob_pin1";
                    qcom,set = <0x00000003>;
                    regulator-min-microvolt = <0x00328980>;
                    regulator-max-microvolt = <0x0036ee80>;
                    qcom,pwm-threshold-current = <0x001e8480>;
                    qcom,init-bob-mode = <0x00000002>;
                    qcom,use-pin-ctrl-voltage1;
                    linux,phandle = <0x000002c9>;
                    phandle = <0x000002c9>;
                };
                regulator-bob-pin2 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_bob_pin2";
                    qcom,set = <0x00000003>;
                    regulator-min-microvolt = <0x00328980>;
                    regulator-max-microvolt = <0x0036ee80>;
                    qcom,pwm-threshold-current = <0x001e8480>;
                    qcom,init-bob-mode = <0x00000002>;
                    qcom,use-pin-ctrl-voltage2;
                };
                regulator-bob-pin3 {
                    compatible = "qcom,rpm-smd-regulator";
                    regulator-name = "pm8998_bob_pin3";
                    qcom,set = <0x00000003>;
                    regulator-min-microvolt = <0x00328980>;
                    regulator-max-microvolt = <0x0036ee80>;
                    qcom,pwm-threshold-current = <0x001e8480>;
                    qcom,init-bob-mode = <0x00000002>;
                    qcom,use-pin-ctrl-voltage3;
                };
            };
        };
        qcom,glink-ssr-modem {
            compatible = "qcom,glink_ssr";
            label = "modem";
            qcom,edge = "mpss";
            qcom,notify-edges = <0x0000006c 0x0000006d 0x0000006e>;
            qcom,xprt = "smem";
            linux,phandle = <0x0000006f>;
            phandle = <0x0000006f>;
        };
        qcom,glink-ssr-adsp {
            compatible = "qcom,glink_ssr";
            label = "adsp";
            qcom,edge = "lpass";
            qcom,notify-edges = <0x0000006f 0x0000006d 0x0000006e>;
            qcom,xprt = "smem";
            linux,phandle = <0x0000006c>;
            phandle = <0x0000006c>;
        };
        qcom,glink-ssr-dsps {
            compatible = "qcom,glink_ssr";
            label = "slpi";
            qcom,edge = "dsps";
            qcom,notify-edges = <0x0000006f 0x0000006c 0x0000006e>;
            qcom,xprt = "smem";
            linux,phandle = <0x0000006d>;
            phandle = <0x0000006d>;
        };
        qcom,glink-ssr-rpm {
            compatible = "qcom,glink_ssr";
            label = "rpm";
            qcom,edge = "rpm";
            qcom,notify-edges = <0x0000006c 0x0000006f 0x0000006d 0x00000070>;
            qcom,xprt = "smem";
            linux,phandle = <0x0000006e>;
            phandle = <0x0000006e>;
        };
        qcom,glink-ssr-spss {
            compatible = "qcom,glink_ssr";
            label = "spss";
            qcom,edge = "spss";
            qcom,notify-edges = <0x0000006f 0x0000006c 0x0000006d 0x0000006e>;
            qcom,xprt = "mailbox";
            linux,phandle = <0x00000070>;
            phandle = <0x00000070>;
        };
        qcom,glink-smem-native-xprt-modem@86000000 {
            compatible = "qcom,glink-smem-native-xprt";
            reg = <0x86000000 0x00200000 0x17911008 0x00000004>;
            reg-names = "smem", "irq-reg-base";
            qcom,irq-mask = <0x00008000>;
            interrupts = <0x00000000 0x000001c4 0x00000001>;
            label = "mpss";
        };
        qcom,glink-smem-native-xprt-adsp@86000000 {
            compatible = "qcom,glink-smem-native-xprt";
            reg = <0x86000000 0x00200000 0x17911008 0x00000004>;
            reg-names = "smem", "irq-reg-base";
            qcom,irq-mask = <0x00000200>;
            interrupts = <0x00000000 0x0000009d 0x00000001>;
            label = "lpass";
            qcom,qos-config = <0x00000071>;
            qcom,ramp-time = <0x000000af>;
        };
        qcom,glink-qos-config-adsp {
            compatible = "qcom,glink-qos-config";
            qcom,flow-info = <0x0000003c 0x00000000 0x0000003c 0x00000000 0x0000003c 0x00000000 0x0000003c 0x00000000>;
            qcom,mtu-size = <0x00000800>;
            qcom,tput-stats-cycle = <0x0000000a>;
            linux,phandle = <0x00000071>;
            phandle = <0x00000071>;
        };
        qcom,glink-smem-native-xprt-dsps@86000000 {
            compatible = "qcom,glink-smem-native-xprt";
            reg = <0x86000000 0x00200000 0x17911008 0x00000004>;
            reg-names = "smem", "irq-reg-base";
            qcom,irq-mask = <0x08000000>;
            interrupts = <0x00000000 0x000000b3 0x00000001>;
            label = "dsps";
        };
        qcom,glink-smem-native-xprt-rpm@778000 {
            compatible = "qcom,glink-rpm-native-xprt";
            reg = <0x00778000 0x00007000 0x17911008 0x00000004>;
            reg-names = "msgram", "irq-reg-base";
            qcom,irq-mask = <0x00000001>;
            interrupts = <0x00000000 0x000000a8 0x00000001>;
            label = "rpm";
        };
        qcom,glink-mailbox-xprt-spss@1d05008 {
            compatible = "qcom,glink-mailbox-xprt";
            reg = <0x01d05008 0x00000008 0x01d05010 0x00000004 0x01d0501c 0x00000004 0x01d06008 0x00000004>;
            reg-names = "mbox-loc-addr", "mbox-loc-size", "irq-reg-base", "irq-rx-reset";
            qcom,irq-mask = <0x00000001>;
            interrupts = <0x00000000 0x0000015c 0x00000004>;
            label = "spss";
            qcom,tx-ring-size = <0x00000800>;
            qcom,rx-ring-size = <0x00000800>;
        };
        qcom,glink-spi-xprt-wdsp {
            compatible = "qcom,glink-spi-xprt";
            label = "wdsp";
            qcom,remote-fifo-config = <0x00000072>;
            qcom,qos-config = <0x00000073>;
            qcom,ramp-time = <0x00000010 0x00000020 0x00000030 0x00000040>;
            linux,phandle = <0x000002a5>;
            phandle = <0x000002a5>;
        };
        qcom,glink-fifo-config-wdsp {
            compatible = "qcom,glink-fifo-config";
            qcom,out-read-idx-reg = <0x00012000>;
            qcom,out-write-idx-reg = <0x00012004>;
            qcom,in-read-idx-reg = <0x0001200c>;
            qcom,in-write-idx-reg = <0x00012010>;
            linux,phandle = <0x00000072>;
            phandle = <0x00000072>;
        };
        qcom,glink-qos-config-wdsp {
            compatible = "qcom,glink-qos-config";
            qcom,flow-info = <0x00000080 0x00000000 0x00000070 0x00000001 0x00000060 0x00000002 0x00000050 0x00000003>;
            qcom,mtu-size = <0x00000800>;
            qcom,tput-stats-cycle = <0x0000000a>;
            linux,phandle = <0x00000073>;
            phandle = <0x00000073>;
        };
        qcom,glink_pkt {
            compatible = "qcom,glinkpkt";
            qcom,glinkpkt-at-mdm0 {
                qcom,glinkpkt-transport = "smem";
                qcom,glinkpkt-edge = "mpss";
                qcom,glinkpkt-ch-name = "DS";
                qcom,glinkpkt-dev-name = "at_mdm0";
            };
            qcom,glinkpkt-loopback_cntl {
                qcom,glinkpkt-transport = "lloop";
                qcom,glinkpkt-edge = "local";
                qcom,glinkpkt-ch-name = "LOCAL_LOOPBACK_CLNT";
                qcom,glinkpkt-dev-name = "glink_pkt_loopback_ctrl";
            };
            qcom,glinkpkt-loopback_data {
                qcom,glinkpkt-transport = "lloop";
                qcom,glinkpkt-edge = "local";
                qcom,glinkpkt-ch-name = "glink_pkt_lloop_CLNT";
                qcom,glinkpkt-dev-name = "glink_pkt_loopback";
            };
            qcom,glinkpkt-apr-apps2 {
                qcom,glinkpkt-transport = "smem";
                qcom,glinkpkt-edge = "adsp";
                qcom,glinkpkt-ch-name = "apr_apps2";
                qcom,glinkpkt-dev-name = "apr_apps2";
            };
            qcom,glinkpkt-data40-cntl {
                qcom,glinkpkt-transport = "smem";
                qcom,glinkpkt-edge = "mpss";
                qcom,glinkpkt-ch-name = "DATA40_CNTL";
                qcom,glinkpkt-dev-name = "smdcntl8";
            };
            qcom,glinkpkt-data1 {
                qcom,glinkpkt-transport = "smem";
                qcom,glinkpkt-edge = "mpss";
                qcom,glinkpkt-ch-name = "DATA1";
                qcom,glinkpkt-dev-name = "smd7";
            };
            qcom,glinkpkt-data4 {
                qcom,glinkpkt-transport = "smem";
                qcom,glinkpkt-edge = "mpss";
                qcom,glinkpkt-ch-name = "DATA4";
                qcom,glinkpkt-dev-name = "smd8";
            };
            qcom,glinkpkt-data11 {
                qcom,glinkpkt-transport = "smem";
                qcom,glinkpkt-edge = "mpss";
                qcom,glinkpkt-ch-name = "DATA11";
                qcom,glinkpkt-dev-name = "smd11";
            };
        };
        qcom,ipc_router {
            compatible = "qcom,ipc_router";
            qcom,node-id = <0x00000001>;
        };
        qcom,ipc_router_modem_xprt {
            compatible = "qcom,ipc_router_glink_xprt";
            qcom,ch-name = "IPCRTR";
            qcom,xprt-remote = "mpss";
            qcom,glink-xprt = "smem";
            qcom,xprt-linkid = <0x00000001>;
            qcom,xprt-version = <0x00000001>;
            qcom,fragmented-data;
        };
        qcom,ipc_router_q6_xprt {
            compatible = "qcom,ipc_router_glink_xprt";
            qcom,ch-name = "IPCRTR";
            qcom,xprt-remote = "lpass";
            qcom,glink-xprt = "smem";
            qcom,xprt-linkid = <0x00000001>;
            qcom,xprt-version = <0x00000001>;
            qcom,fragmented-data;
        };
        qcom,ipc_router_dsps_xprt {
            compatible = "qcom,ipc_router_glink_xprt";
            qcom,ch-name = "IPCRTR";
            qcom,xprt-remote = "dsps";
            qcom,glink-xprt = "smem";
            qcom,xprt-linkid = <0x00000001>;
            qcom,xprt-version = <0x00000001>;
            qcom,fragmented-data;
            qcom,dynamic-wakeup-source;
        };
        qcom,spcom {
            compatible = "qcom,spcom";
            qcom,spcom-ch-names = "sp_kernel", "sp_ssr";
            status = "ok";
        };
        qcom,spss_utils {
            compatible = "qcom,spss-utils";
            qcom,spss-fuse1-addr = <0x007841c4>;
            qcom,spss-fuse1-bit = <0x0000001b>;
            qcom,spss-fuse2-addr = <0x0078413c>;
            qcom,spss-fuse2-bit = <0x0000001f>;
            qcom,spss-test-firmware-name = "spss2t";
            qcom,spss-prod-firmware-name = "spss2p";
            qcom,spss-hybr-firmware-name = "spss2h";
            qcom,spss-debug-reg-addr = <0x01d06020>;
            status = "ok";
        };
        sdhci@c0a4900 {
            compatible = "qcom,sdhci-msm";
            reg = <0x0c0a4900 0x00000314 0x0c0a4000 0x00000800>;
            reg-names = "hc_mem", "core_mem";
            interrupts = <0x00000000 0x0000007d 0x00000000 0x00000000 0x000000dd 0x00000000>;
            interrupt-names = "hc_irq", "pwr_irq";
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x23d5727f 0x0000003b 0x861b20ac>;
            qcom,large-address-bus;
            qcom,bus-width = <0x00000004>;
            qcom,cpu-dma-latency-us = <0x000002bd>;
            qcom,devfreq,freq-table = <0x03197500 0x0bebc200>;
            qcom,msm-bus,name = "sdhc2";
            qcom,msm-bus,num-cases = <0x00000008>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000051 0x00000200 0x00000000 0x00000000 0x00000051 0x00000200 0x00000640 0x00000c80 0x00000051 0x00000200 0x00013880 0x00027100 0x00000051 0x00000200 0x000186a0 0x00030d40 0x00000051 0x00000200 0x00030d40 0x00061a80 0x00000051 0x00000200 0x00061a80 0x000c3500 0x00000051 0x00000200 0x000c3500 0x000c3500 0x00000051 0x00000200 0x001f4000 0x003e8000>;
            qcom,bus-bw-vectors-bps = <0x00000000 0x00061a80 0x01312d00 0x017d7840 0x02faf080 0x05f5e100 0x0bebc200 0xffffffff>;
            qcom,sdr104-wa;
            status = "disabled";
            vdd-supply = <0x00000074>;
            qcom,vdd-voltage-level = <0x002d0370 0x002d2a80>;
            qcom,vdd-current-level = <0x000000c8 0x000c3500>;
            vdd-io-supply = <0x00000075>;
            qcom,vdd-io-voltage-level = <0x001b9680 0x002d2a80>;
            qcom,vdd-io-current-level = <0x000000c8 0x000055f0>;
            pinctrl-names = "active", "sleep";
            pinctrl-0 = <0x00000076 0x00000077 0x00000078 0x00000079>;
            pinctrl-1 = <0x0000007a 0x0000007b 0x0000007c 0x0000007d>;
            qcom,clk-rates = <0x00061a80 0x01312d00 0x017d7840 0x02faf080 0x05f5e100 0x0bebc200>;
            qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
            cd-gpios = <0x0000007e 0x0000005f 0x00000001>;
        };
        ufsphy@1da7000 {
            compatible = "qcom,ufs-phy-qmp-v3";
            reg = <0x01da7000 0x00000da8>;
            reg-names = "phy_mem";
            #phy-cells = <0x00000000>;
            clock-names = "ref_clk_src", "ref_clk", "ref_aux_clk";
            clocks = <0x0000003b 0xb867b147 0x0000003b 0x92aa126f 0x0000003b 0x7dbdb2e2>;
            status = "ok";
            vdda-phy-supply = <0x00000068>;
            vdda-pll-supply = <0x00000069>;
            vddp-ref-clk-supply = <0x0000007f>;
            vdda-phy-max-microamp = <0x0000c8c8>;
            vdda-pll-max-microamp = <0x00003908>;
            vddp-ref-clk-max-microamp = <0x00000064>;
            vddp-ref-clk-always-on;
            linux,phandle = <0x00000081>;
            phandle = <0x00000081>;
        };
        ufsice@1db0000 {
            compatible = "qcom,ice";
            reg = <0x01db0000 0x00008000>;
            qcom,enable-ice-clk;
            clock-names = "ufs_core_clk", "bus_clk", "iface_clk", "ice_core_clk";
            clocks = <0x0000003b 0x47c743a7 0x0000003b 0x873459d8 0x0000003b 0x1914bb84 0x0000003b 0x310b0710>;
            qcom,op-freq-hz = <0x00000000 0x00000000 0x00000000 0x11e1a300>;
            vdd-hba-supply = <0x00000080>;
            qcom,msm-bus,name = "ufs_ice_noc";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000001 0x0000028a 0x00000000 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000>;
            qcom,bus-vector-names = "MIN", "MAX";
            qcom,instance-type = "ufs";
            status = "ok";
            linux,phandle = <0x00000082>;
            phandle = <0x00000082>;
        };
        ufshc@1da4000 {
            compatible = "qcom,ufshc";
            reg = <0x01da4000 0x00002500>;
            interrupts = <0x00000000 0x00000109 0x00000000>;
            phys = <0x00000081>;
            phy-names = "ufsphy";
            ufs-qcom-crypto = <0x00000082>;
            clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
            clocks = <0x0000003b 0x69385b45 0x0000003b 0x873459d8 0x0000003b 0x1914bb84 0x0000003b 0x4a4e0f3d 0x0000003b 0x84e15a5b 0x0000003b 0xb867b147 0x0000003b 0x6a9f747a 0x0000003b 0x7f43251c 0x0000003b 0x03182fde>;
            freq-table-hz = <0x02faf080 0x0bebc200 0x00000000 0x00000000 0x00000000 0x00000000 0x023c3460 0x08f0d180 0x047868c0 0x11e1a300 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            lanes-per-direction = <0x00000002>;
            qcom,msm-bus,name = "ufs1";
            qcom,msm-bus,num-cases = <0x00000016>;
            qcom,msm-bus,num-paths = <0x00000002>;
            qcom,msm-bus,vectors-KBps = <0x0000005f 0x00000200 0x00000000 0x00000000 0x00000001 0x0000028a 0x00000000 0x00000000 0x0000005f 0x00000200 0x0000039a 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000 0x0000005f 0x00000200 0x00000734 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000 0x0000005f 0x00000200 0x00000e68 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000 0x0000005f 0x00000200 0x00001cd0 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000 0x0000005f 0x00000200 0x00000734 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000 0x0000005f 0x00000200 0x00000e68 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000 0x0000005f 0x00000200 0x00001cd0 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000 0x0000005f 0x00000200 0x000039a0 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000 0x0000005f 0x00000200 0x0001f334 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000 0x0000005f 0x00000200 0x0003e667 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000 0x0000005f 0x00000200 0x00200000 0x00000000 0x00000001 0x0000028a 0x00019000 0x00000000 0x0000005f 0x00000200 0x0003e667 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000 0x0000005f 0x00000200 0x0007cccd 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000 0x0000005f 0x00000200 0x00400000 0x00000000 0x00000001 0x0000028a 0x00032000 0x00000000 0x0000005f 0x00000200 0x000247ae 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000 0x0000005f 0x00000200 0x00048ccd 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000 0x0000005f 0x00000200 0x00200000 0x00000000 0x00000001 0x0000028a 0x00019000 0x00000000 0x0000005f 0x00000200 0x00048ccd 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000 0x0000005f 0x00000200 0x0009199a 0x00000000 0x00000001 0x0000028a 0x000003e8 0x00000000 0x0000005f 0x00000200 0x00400000 0x00000000 0x00000001 0x0000028a 0x00032000 0x00000000 0x0000005f 0x00000200 0x0074a000 0x00000000 0x00000001 0x0000028a 0x0004b000 0x00000000>;
            qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "MAX";
            qcom,pm-qos-cpu-groups = <0x0000000f 0x000000f0>;
            qcom,pm-qos-cpu-group-latency-us = <0x00000046 0x00000046>;
            qcom,pm-qos-default-cpu = <0x00000000>;
            pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
            pinctrl-0 = <0x00000083>;
            pinctrl-1 = <0x00000084>;
            resets = <0x0000003b 0x00000006>;
            reset-names = "core_reset";
            status = "ok";
            vdd-hba-supply = <0x00000080>;
            vdd-hba-fixed-regulator;
            vcc-supply = <0x00000085>;
            vccq-supply = <0x0000007f>;
            vccq2-supply = <0x00000041>;
            vcc-max-microamp = <0x000b71b0>;
            vccq-max-microamp = <0x00088b80>;
            vccq2-max-microamp = <0x000b71b0>;
        };
        ssusb@a800000 {
            compatible = "qcom,dwc-usb3-msm";
            reg = <0x0a800000 0x000f8c00 0x0c016000 0x00000400>;
            reg-names = "core_base", "ahb2phy_base";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            ranges;
            interrupts = <0x00000000 0x0000015b 0x00000000 0x00000000 0x000000f3 0x00000000 0x00000000 0x000000b4 0x00000000>;
            interrupt-names = "hs_phy_irq", "ss_phy_irq", "pwr_event_irq";
            USB3_GDSC-supply = <0x00000086>;
            qcom,usb-dbm = <0x00000087>;
            qcom,msm-bus,name = "usb3";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x0000003d 0x00000200 0x00000000 0x00000000 0x0000003d 0x00000200 0x0003a980 0x000c3500>;
            qcom,dwc-usb3-msm-tx-fifo-size = <0x00005328>;
            extcon = <0x00000088>;
            clocks = <0x0000003b 0xb3b4e2cb 0x0000003b 0x9ea4c2d9 0x0000003b 0xc5c3fbe8 0x0000003b 0xa800b65a 0x0000003b 0xd0b65c92 0x0000003b 0xf79c19f6>;
            clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "xo";
            qcom,core-clk-rate = <0x07270e00>;
            qcom,core-clk-rate-hs = <0x03938700>;
            resets = <0x0000003b 0x00000007>;
            reset-names = "core_reset";
            dwc3@a800000 {
                compatible = "snps,dwc3";
                reg = <0x0a800000 0x0000cd00>;
                interrupt-parent = <0x00000001>;
                interrupts = <0x00000000 0x00000083 0x00000000>;
                usb-phy = <0x00000030 0x00000089>;
                tx-fifo-resize;
                snps,nominal-elastic-buffer;
                snps,disable-clk-gating;
                snps,has-lpm-erratum;
                snps,hird-threshold = [10];
                snps,num-gsi-evt-buffs = <0x00000003>;
            };
            qcom,usbbam@a904000 {
                compatible = "qcom,usb-bam-msm";
                reg = <0x0a904000 0x00017000>;
                interrupt-parent = <0x00000001>;
                interrupts = <0x00000000 0x00000084 0x00000000>;
                qcom,bam-type = <0x00000000>;
                qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
                qcom,usb-bam-num-pipes = <0x00000008>;
                qcom,ignore-core-reset-ack;
                qcom,disable-clk-gating;
                qcom,usb-bam-override-threshold = <0x00004001>;
                qcom,usb-bam-max-mbps-highspeed = <0x00000190>;
                qcom,usb-bam-max-mbps-superspeed = <0x00000e10>;
                qcom,reset-bam-on-connect;
                qcom,pipe0 {
                    label = "ssusb-qdss-in-0";
                    qcom,usb-bam-mem-type = <0x00000002>;
                    qcom,dir = <0x00000001>;
                    qcom,pipe-num = <0x00000000>;
                    qcom,peer-bam = <0x00000000>;
                    qcom,peer-bam-physical-address = <0x06064000>;
                    qcom,src-bam-pipe-index = <0x00000000>;
                    qcom,dst-bam-pipe-index = <0x00000000>;
                    qcom,data-fifo-offset = <0x00000000>;
                    qcom,data-fifo-size = <0x00001800>;
                    qcom,descriptor-fifo-offset = <0x00001800>;
                    qcom,descriptor-fifo-size = <0x00000800>;
                };
            };
        };
        qusb@c012000 {
            compatible = "qcom,qusb2phy-v2";
            reg = <0x0c012000 0x000002a8 0x01fcb24c 0x00000004 0x00784238 0x00000004>;
            reg-names = "qusb_phy_base", "tcsr_clamp_dig_n_1p8";
            vdd-supply = <0x00000068>;
            vdda12-supply = <0x00000069>;
            vdda18-supply = <0x0000006b>;
            vdda33-supply = <0x00000031>;
            qcom,vdd-voltage-level = <0x00000000 0x000d6d80 0x000d6d80>;
            qcom,vdda33-voltage-level = <0x00249f00 0x002f1e80 0x002f1e80>;
            qcom,qusb-phy-init-seq = <0x00000080 0x00000000 0x00000013 0x00000004 0x0000007c 0x0000018c 0x00000080 0x0000002c 0x0000000a 0x00000184 0x0000009c 0x0000021c 0x000000f0 0x0000023c 0x0000000f 0x00000240>;
            phy_type = "utmi";
            clocks = <0x0000003b 0xb867b147 0x0000003b 0x53351d25>;
            clock-names = "ref_clk_src", "ref_clk";
            resets = <0x0000003b 0x00000000>;
            reset-names = "phy_reset";
            linux,phandle = <0x00000030>;
            phandle = <0x00000030>;
        };
        ssphy@c010000 {
            compatible = "qcom,usb-ssphy-qmp-v2";
            reg = <0x0c010000 0x00000e0c 0x01fcb244 0x00000004 0x01fcb248 0x00000004>;
            reg-names = "qmp_phy_base", "vls_clamp_reg", "tcsr_usb3_dp_phymode";
            vdd-supply = <0x00000068>;
            core-supply = <0x00000069>;
            qcom,vdd-voltage-level = <0x00000000 0x000d6d80 0x000d6d80>;
            qcom,vbus-valid-override;
            qcom,qmp-phy-init-seq = <0x00000138 0x00000030 0x00000000 0x00000034 0x00000004 0x00000001 0x00000080 0x00000014 0x00000000 0x0000003c 0x00000006 0x00000000 0x0000008c 0x00000008 0x00000000 0x0000015c 0x00000006 0x00000000 0x00000164 0x00000001 0x00000000 0x0000013c 0x00000080 0x00000000 0x000000b0 0x00000082 0x00000000 0x000000b8 0x000000ab 0x00000000 0x000000bc 0x000000ea 0x00000000 0x000000c0 0x00000002 0x00000000 0x00000060 0x00000006 0x00000000 0x00000068 0x00000016 0x00000000 0x00000070 0x00000036 0x00000000 0x000000dc 0x00000000 0x00000000 0x000000d8 0x0000003f 0x00000000 0x000000f8 0x00000001 0x00000000 0x000000f4 0x000000c9 0x00000000 0x00000148 0x0000000a 0x00000000 0x000000a0 0x00000000 0x00000000 0x0000009c 0x00000034 0x00000000 0x00000098 0x00000015 0x00000000 0x00000090 0x00000004 0x00000000 0x00000154 0x00000000 0x00000000 0x00000094 0x00000000 0x00000000 0x000000f0 0x00000000 0x00000000 0x0000000c 0x0000000a 0x00000000 0x00000048 0x00000007 0x00000000 0x000000d0 0x00000080 0x00000000 0x00000184 0x00000001 0x00000000 0x00000010 0x00000001 0x00000000 0x0000001c 0x00000031 0x00000000 0x00000020 0x00000001 0x00000000 0x00000014 0x00000000 0x00000000 0x00000018 0x00000000 0x00000000 0x00000024 0x00000085 0x00000000 0x00000028 0x00000007 0x00000000 0x00000430 0x0000000b 0x00000000 0x000004d4 0x0000000f 0x00000000 0x000004d8 0x0000004e 0x00000000 0x000004dc 0x00000018 0x00000000 0x000004f8 0x00000007 0x00000000 0x000004fc 0x00000080 0x00000000 0x00000504 0x00000043 0x00000000 0x0000050c 0x0000001c 0x00000000 0x00000434 0x00000075 0x00000000 0x0000043c 0x00000000 0x00000000 0x00000440 0x00000000 0x00000000 0x00000444 0x00000080 0x00000000 0x00000408 0x0000000a 0x00000000 0x00000414 0x00000006 0x00000000 0x00000500 0x00000000 0x00000000 0x000004c0 0x00000003 0x00000000 0x00000564 0x00000005 0x00000000 0x00000830 0x0000000b 0x00000000 0x000008d4 0x0000000f 0x00000000 0x000008d8 0x0000004e 0x00000000 0x000008dc 0x00000018 0x00000000 0x000008f8 0x00000007 0x00000000 0x000008fc 0x00000080 0x00000000 0x00000904 0x00000043 0x00000000 0x0000090c 0x0000001c 0x00000000 0x00000834 0x00000075 0x00000000 0x0000083c 0x00000000 0x00000000 0x00000840 0x00000000 0x00000000 0x00000844 0x00000080 0x00000000 0x00000808 0x0000000a 0x00000000 0x00000814 0x00000006 0x00000000 0x00000900 0x00000000 0x00000000 0x000008c0 0x00000003 0x00000000 0x00000964 0x00000005 0x00000000 0x00000260 0x00000010 0x00000000 0x000002a4 0x00000012 0x00000000 0x0000028c 0x00000016 0x00000000 0x00000244 0x00000000 0x00000000 0x00000660 0x00000010 0x00000000 0x000006a4 0x00000012 0x00000000 0x0000068c 0x00000016 0x00000000 0x00000644 0x00000000 0x00000000 0x00000cc8 0x00000083 0x00000000 0x00000ccc 0x00000009 0x00000000 0x00000cd0 0x000000a2 0x00000000 0x00000cd4 0x00000040 0x00000000 0x00000cc4 0x00000002 0x00000000 0x00000c80 0x000000d1 0x00000000 0x00000c84 0x0000001f 0x00000000 0x00000c88 0x00000047 0x00000000 0x00000c64 0x0000001b 0x00000000 0x00000c0c 0x0000009f 0x00000000 0x00000c10 0x0000009f 0x00000000 0x00000c14 0x000000b7 0x00000000 0x00000c18 0x0000004e 0x00000000 0x00000c1c 0x00000065 0x00000000 0x00000c20 0x0000006b 0x00000000 0x00000c24 0x00000015 0x00000000 0x00000c28 0x0000000d 0x00000000 0x00000c2c 0x00000015 0x00000000 0x00000c30 0x0000000d 0x00000000 0x00000c34 0x00000015 0x00000000 0x00000c38 0x0000000d 0x00000000 0x00000c3c 0x00000015 0x00000000 0x00000c40 0x0000000d 0x00000000 0x00000c44 0x00000015 0x00000000 0x00000c48 0x0000000d 0x00000000 0x00000c4c 0x00000015 0x00000000 0x00000c50 0x0000000d 0x00000000 0x00000c5c 0x00000002 0x00000000 0x00000ca0 0x00000004 0x00000000 0x00000c8c 0x00000044 0x00000000 0x00000c70 0x000000e7 0x00000000 0x00000c74 0x00000003 0x00000000 0x00000c78 0x00000040 0x00000000 0x00000c7c 0x00000000 0x00000000 0x00000dd8 0x0000008a 0x00000000 0x00000cb8 0x00000075 0x00000000 0x00000cb0 0x00000086 0x00000000 0x00000cbc 0x00000013 0x00000000 0xffffffff 0xffffffff 0x00000000>;
            qcom,qmp-phy-reg-offset = <0x00000d74 0x00000cd8 0x00000cdc 0x00000c04 0x00000c00 0x00000c08 0x00000a00>;
            clocks = <0x0000003b 0x0d9a36e0 0x0000003b 0xf279aff2 0x0000003b 0xb867b147 0x0000003b 0xb6cc8f00>;
            clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk";
            resets = <0x0000003b 0x00000008 0x0000003b 0x00000009>;
            reset-names = "phy_reset", "phy_phy_reset";
            linux,phandle = <0x00000089>;
            phandle = <0x00000089>;
        };
        usb_audio_qmi_dev {
            compatible = "qcom,usb-audio-qmi-dev";
            iommus = <0x00000067 0x0000000c>;
            qcom,usb-audio-stream-id = <0x0000000c>;
            qcom,usb-audio-intr-num = <0x00000002>;
        };
        dbm@a8f8000 {
            compatible = "qcom,usb-dbm-1p5";
            reg = <0x0a8f8000 0x00000300>;
            qcom,reset-ep-after-lpm-resume;
            linux,phandle = <0x00000087>;
            phandle = <0x00000087>;
        };
        usb_nop_phy {
            compatible = "usb-nop-xceiv";
        };
        qcom,lpass@17300000 {
            compatible = "qcom,pil-tz-generic";
            reg = <0x17300000 0x00000100>;
            interrupts = <0x00000000 0x000000a2 0x00000001>;
            vdd_cx-supply = <0x00000058>;
            qcom,proxy-reg-names = "vdd_cx";
            qcom,vdd_cx-uV-uA = <0x00000180 0x000186a0>;
            clocks = <0x0000003b 0xe17f0ff6>;
            clock-names = "xo";
            qcom,proxy-clock-names = "xo";
            qcom,pas-id = <0x00000001>;
            qcom,proxy-timeout-ms = <0x00002710>;
            qcom,smem-id = <0x000001a7>;
            qcom,sysmon-id = <0x00000001>;
            status = "ok";
            qcom,ssctl-instance-id = <0x00000014>;
            qcom,firmware-name = "adsp";
            memory-region = <0x0000008a>;
            qcom,gpio-err-fatal = <0x0000008b 0x00000000 0x00000000>;
            qcom,gpio-proxy-unvote = <0x0000008b 0x00000002 0x00000000>;
            qcom,gpio-err-ready = <0x0000008b 0x00000001 0x00000000>;
            qcom,gpio-stop-ack = <0x0000008b 0x00000003 0x00000000>;
            qcom,gpio-force-stop = <0x0000008c 0x00000000 0x00000000>;
        };
        qcom,memshare {
            compatible = "qcom,memshare";
            qcom,client_1 {
                compatible = "qcom,memshare-peripheral";
                qcom,peripheral-size = <0x00200000>;
                qcom,client-id = <0x00000000>;
                qcom,allocate-boot-time;
                label = "modem";
            };
            qcom,client_2 {
                compatible = "qcom,memshare-peripheral";
                qcom,peripheral-size = <0x00300000>;
                qcom,client-id = <0x00000002>;
                label = "modem";
            };
            qcom,client_3 {
                compatible = "qcom,memshare-peripheral";
                qcom,peripheral-size = <0x00500000>;
                qcom,client-id = <0x00000001>;
                qcom,allocate-boot-time;
                label = "modem";
            };
        };
        qcom,mss@4080000 {
            compatible = "qcom,pil-q6v55-mss";
            reg = <0x04080000 0x00000100 0x01f63000 0x00000008 0x01f65000 0x00000008 0x01f64000 0x00000008 0x04180000 0x00000020 0x00179000 0x00000004>;
            reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc", "rmb_base", "restart_reg";
            clocks = <0x0000003b 0x79e95308 0x0000003b 0x111cde81 0x0000003b 0x7437988f 0x0000003b 0xde2adeb1 0x0000003b 0x7d794829 0x0000003b 0x0e71de85 0x0000003b 0xf665d03f 0x0000003b 0x1492202a>;
            clock-names = "xo", "iface_clk", "bus_clk", "mem_clk", "gpll0_mss_clk", "snoc_axi_clk", "mnoc_axi_clk", "qdss_clk";
            qcom,proxy-clock-names = "xo", "qdss_clk", "mem_clk";
            qcom,active-clock-names = "iface_clk", "bus_clk", "gpll0_mss_clk", "snoc_axi_clk", "mnoc_axi_clk";
            interrupts = <0x00000000 0x000001c0 0x00000001>;
            vdd_cx-supply = <0x00000058>;
            vdd_cx-voltage = <0x00000180>;
            vdd_mx-supply = <0x0000005a>;
            vdd_mx-uV = <0x00000180>;
            qcom,firmware-name = "modem";
            qcom,pil-self-auth;
            qcom,sysmon-id = <0x00000000>;
            qcom,ssctl-instance-id = <0x00000012>;
            qcom,qdsp6v62-1-2;
            status = "ok";
            memory-region = <0x0000008d>;
            qcom,mem-protect-id = <0x0000000f>;
            qcom,gpio-err-fatal = <0x0000008e 0x00000000 0x00000000>;
            qcom,gpio-err-ready = <0x0000008e 0x00000001 0x00000000>;
            qcom,gpio-proxy-unvote = <0x0000008e 0x00000002 0x00000000>;
            qcom,gpio-stop-ack = <0x0000008e 0x00000003 0x00000000>;
            qcom,gpio-shutdown-ack = <0x0000008e 0x00000007 0x00000000>;
            qcom,gpio-force-stop = <0x0000008f 0x00000000 0x00000000>;
            qcom,mba-mem@0 {
                compatible = "qcom,pil-mba-mem";
                memory-region = <0x00000090>;
            };
        };
        tsens@10aa000 {
            compatible = "qcom,msm8998-tsens";
            reg = <0x010aa000 0x00002000>;
            reg-names = "tsens_physical";
            interrupts = <0x00000000 0x000001ca 0x00000000 0x00000000 0x000001bd 0x00000000>;
            interrupt-names = "tsens-upper-lower", "tsens-critical";
            qcom,client-id = <0x00000000 0x00000001 0x00000002 0x00000003 0x00000004 0x00000007 0x00000008 0x00000009 0x0000000a 0x0000000b 0x0000000c 0x0000000d>;
            qcom,sensor-id = <0x00000000 0x00000001 0x00000002 0x00000003 0x00000004 0x00000007 0x00000008 0x00000009 0x0000000a 0x0000000b 0x0000000c 0x0000000d>;
            qcom,sensors = <0x0000000c>;
        };
        tsens@10ad000 {
            compatible = "qcom,msm8998-tsens";
            reg = <0x010ad000 0x00002000>;
            reg-names = "tsens_physical";
            interrupts = <0x00000000 0x000000b8 0x00000000 0x00000000 0x000001ae 0x00000000>;
            interrupt-names = "tsens-upper-lower", "tsens-critical";
            qcom,client-id = <0x0000000e 0x0000000f 0x00000010 0x00000011 0x00000012 0x00000013 0x00000014 0x00000015>;
            qcom,sensor-id = <0x00000000 0x00000001 0x00000003 0x00000004 0x00000005 0x00000006 0x00000007 0x00000002>;
            qcom,sensors = <0x00000008>;
        };
        qcom,qbt1000 {
            compatible = "qcom,qbt1000";
            clock-names = "core", "iface";
            clocks = <0x0000003b 0xfe1bd34a 0x0000003b 0x8f283c1d>;
            clock-frequency = <0x00e4e1c0>;
            qcom,ipc-gpio = <0x0000007e 0x00000079 0x00000000>;
            qcom,finger-detect-gpio = <0x00000091 0x00000002 0x00000000>;
            status = "disabled";
        };
        qcom,sensor-information {
            compatible = "qcom,sensor-information";
            qcom,sensor-information-0 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor0";
                qcom,scaling-factor = <0x0000000a>;
            };
            qcom,sensor-information-1 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor1";
                qcom,scaling-factor = <0x0000000a>;
                linux,phandle = <0x00000092>;
                phandle = <0x00000092>;
            };
            qcom,sensor-information-2 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor2";
                qcom,scaling-factor = <0x0000000a>;
                linux,phandle = <0x00000093>;
                phandle = <0x00000093>;
            };
            qcom,sensor-information-3 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor3";
                qcom,scaling-factor = <0x0000000a>;
                linux,phandle = <0x00000094>;
                phandle = <0x00000094>;
            };
            qcom,sensor-information-4 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor4";
                qcom,scaling-factor = <0x0000000a>;
                linux,phandle = <0x00000095>;
                phandle = <0x00000095>;
            };
            qcom,sensor-information-7 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor7";
                qcom,scaling-factor = <0x0000000a>;
                linux,phandle = <0x00000096>;
                phandle = <0x00000096>;
            };
            qcom,sensor-information-8 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor8";
                qcom,scaling-factor = <0x0000000a>;
                linux,phandle = <0x00000097>;
                phandle = <0x00000097>;
            };
            qcom,sensor-information-9 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor9";
                qcom,scaling-factor = <0x0000000a>;
                linux,phandle = <0x00000098>;
                phandle = <0x00000098>;
            };
            qcom,sensor-information-10 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor10";
                qcom,scaling-factor = <0x0000000a>;
                linux,phandle = <0x00000099>;
                phandle = <0x00000099>;
            };
            qcom,sensor-information-11 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor11";
                qcom,scaling-factor = <0x0000000a>;
            };
            qcom,sensor-information-12 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor12";
                qcom,scaling-factor = <0x0000000a>;
                qcom,alias-name = "gpu_1";
            };
            qcom,sensor-information-13 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor13";
                qcom,scaling-factor = <0x0000000a>;
                qcom,alias-name = "gpu";
            };
            qcom,sensor-information-14 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor14";
                qcom,scaling-factor = <0x0000000a>;
            };
            qcom,sensor-information-15 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor15";
                qcom,scaling-factor = <0x0000000a>;
                qcom,alias-name = "modem_dsp";
            };
            qcom,sensor-information-16 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor16";
                qcom,scaling-factor = <0x0000000a>;
            };
            qcom,sensor-information-17 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor17";
                qcom,scaling-factor = <0x0000000a>;
                qcom,alias-name = "hvx";
            };
            qcom,sensor-information-18 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor18";
                qcom,scaling-factor = <0x0000000a>;
                qcom,alias-name = "camera";
            };
            qcom,sensor-information-19 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor19";
                qcom,scaling-factor = <0x0000000a>;
                qcom,alias-name = "multi_media_ss";
            };
            qcom,sensor-information-20 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor20";
                qcom,scaling-factor = <0x0000000a>;
                qcom,alias-name = "modem";
            };
            qcom,sensor-information-21 {
                qcom,sensor-type = "tsens";
                qcom,sensor-name = "tsens_tz_sensor21";
                qcom,scaling-factor = <0x0000000a>;
                qcom,alias-name = "pop_mem";
            };
            qcom,sensor-information-22 {
                qcom,sensor-type = "alarm";
                qcom,sensor-name = "pm8998_tz";
                qcom,scaling-factor = <0x000003e8>;
            };
            qcom,sensor-information-23 {
                qcom,sensor-type = "adc";
                qcom,sensor-name = "msm_therm";
            };
            qcom,sensor-information-24 {
                qcom,sensor-type = "adc";
                qcom,sensor-name = "emmc_therm";
            };
            qcom,sensor-information-25 {
                qcom,sensor-type = "adc";
                qcom,sensor-name = "pa_therm0";
            };
            qcom,sensor-information-26 {
                qcom,sensor-type = "adc";
                qcom,sensor-name = "pa_therm1";
            };
            qcom,sensor-information-27 {
                qcom,sensor-type = "adc";
                qcom,sensor-name = "quiet_therm";
            };
            qcom,sensor-information-28 {
                qcom,sensor-type = "llm";
                qcom,sensor-name = "limits_sensor-01";
            };
            qcom,sensor-information-29 {
                qcom,sensor-type = "llm";
                qcom,sensor-name = "limits_sensor-02";
            };
        };
        qseecom@86600000 {
            compatible = "qcom,qseecom";
            reg = <0x86600000 0x02200000>;
            reg-names = "secapp-region";
            qcom,hlos-num-ce-hw-instances = <0x00000001>;
            qcom,hlos-ce-hw-instance = <0x00000000>;
            qcom,qsee-ce-hw-instance = <0x00000000>;
            qcom,disk-encrypt-pipe-pair = <0x00000002>;
            qcom,support-fde;
            qcom,no-clock-support;
            qcom,appsbl-qseecom-support;
            qcom,fde-key-size;
            qcom,commonlib64-loaded-by-uefi;
            qcom,msm-bus,name = "qseecom-noc";
            qcom,msm-bus,num-cases = <0x00000004>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000037 0x00000200 0x00000000 0x00000000 0x00000037 0x00000200 0x00000000 0x00000000 0x00000037 0x00000200 0x0001d4c0 0x00124f80 0x00000037 0x00000200 0x00060180 0x003c0f00>;
            clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
            clocks = <0x0000003b 0x42229c55 0x0000003b 0xaa858373 0x0000003b 0x2eb28c01 0x0000003b 0xc174dfba>;
            qcom,ce-opp-freq = <0x0a37d070>;
            qcom,qsee-reentrancy-support = <0x00000002>;
        };
        tz-log@146BF720 {
            compatible = "qcom,tz-log";
            reg = <0x146bf720 0x00003000>;
            qcom,hyplog-enabled;
            hyplog-address-offset = <0x00000410>;
            hyplog-size-offset = <0x00000414>;
        };
        qcom,msm_hdcp {
            compatible = "qcom,msm-hdcp";
        };
        qcrypto@1DE0000 {
            compatible = "qcom,qcrypto";
            reg = <0x01de0000 0x00020000 0x01dc4000 0x00024000>;
            reg-names = "crypto-base", "crypto-bam-base";
            interrupts = <0x00000000 0x000000ce 0x00000000>;
            qcom,bam-pipe-pair = <0x00000002>;
            qcom,ce-hw-instance = <0x00000000>;
            qcom,ce-device = <0x00000000>;
            qcom,bam-ee = <0x00000000>;
            qcom,ce-hw-shared;
            qcom,clk-mgmt-sus-res;
            qcom,msm-bus,name = "qcrypto-noc";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000037 0x00000200 0x00000000 0x00000000 0x00000037 0x00000200 0x003c0f00 0x00060180>;
            clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
            clocks = <0x0000003b 0xa6ac14df 0x0000003b 0xa6ac14df 0x0000003b 0x2eb28c01 0x0000003b 0xc174dfba>;
            qcom,ce-opp-freq = <0x0a37d070>;
            qcom,use-sw-aes-cbc-ecb-ctr-algo;
            qcom,use-sw-aes-xts-algo;
            qcom,use-sw-aes-ccm-algo;
            qcom,use-sw-ahash-algo;
            qcom,use-sw-aead-algo;
            qcom,use-sw-hmac-algo;
        };
        qcedev@1DE0000 {
            compatible = "qcom,qcedev";
            reg = <0x01de0000 0x00020000 0x01dc4000 0x00024000>;
            reg-names = "crypto-base", "crypto-bam-base";
            interrupts = <0x00000000 0x000000ce 0x00000000>;
            qcom,bam-pipe-pair = <0x00000001>;
            qcom,ce-hw-instance = <0x00000000>;
            qcom,ce-device = <0x00000000>;
            qcom,ce-hw-shared;
            qcom,bam-ee = <0x00000000>;
            qcom,msm-bus,name = "qcedev-noc";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000037 0x00000200 0x00000000 0x00000000 0x00000037 0x00000200 0x003c0f00 0x00060180>;
            clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
            clocks = <0x0000003b 0x293f97b0 0x0000003b 0x293f97b0 0x0000003b 0x2eb28c01 0x0000003b 0xc174dfba>;
            qcom,ce-opp-freq = <0x0a37d070>;
        };
        qrng@793000 {
            compatible = "qcom,msm-rng";
            reg = <0x00793000 0x00001000>;
            qcom,msm-rng-iface-clk;
            qcom,no-qrng-config;
            qcom,msm-bus,name = "msm-rng-noc";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000001 0x0000026a 0x00000000 0x00000000 0x00000001 0x0000026a 0x00000000 0x00000320>;
            clocks = <0x0000003b 0x397e7eaa>;
            clock-names = "iface_clk";
        };
        qcom,limit_info-0 {
            qcom,temperature-sensor = <0x00000092>;
            qcom,hotplug-mitigation-enable;
            linux,phandle = <0x00000002>;
            phandle = <0x00000002>;
        };
        qcom,limit_info-1 {
            qcom,temperature-sensor = <0x00000093>;
            qcom,hotplug-mitigation-enable;
            linux,phandle = <0x00000006>;
            phandle = <0x00000006>;
        };
        qcom,limit_info-2 {
            qcom,temperature-sensor = <0x00000094>;
            qcom,hotplug-mitigation-enable;
            linux,phandle = <0x00000008>;
            phandle = <0x00000008>;
        };
        qcom,limit_info-3 {
            qcom,temperature-sensor = <0x00000095>;
            qcom,hotplug-mitigation-enable;
            linux,phandle = <0x0000000a>;
            phandle = <0x0000000a>;
        };
        qcom,limit_info-4 {
            qcom,temperature-sensor = <0x00000096>;
            qcom,hotplug-mitigation-enable;
            linux,phandle = <0x0000000c>;
            phandle = <0x0000000c>;
        };
        qcom,limit_info-5 {
            qcom,temperature-sensor = <0x00000097>;
            qcom,hotplug-mitigation-enable;
            linux,phandle = <0x00000010>;
            phandle = <0x00000010>;
        };
        qcom,limit_info-6 {
            qcom,temperature-sensor = <0x00000098>;
            qcom,hotplug-mitigation-enable;
            linux,phandle = <0x00000012>;
            phandle = <0x00000012>;
        };
        qcom,limit_info-7 {
            qcom,temperature-sensor = <0x00000099>;
            qcom,hotplug-mitigation-enable;
            linux,phandle = <0x00000014>;
            phandle = <0x00000014>;
        };
        qcom,lmh {
            compatible = "qcom,lmh_v1";
            interrupts = <0x00000000 0x00000086 0x00000004>;
        };
        qcom,msm-thermal {
            compatible = "qcom,msm-thermal";
            qcom,sensor-id = <0x00000001>;
            qcom,poll-ms = <0x00000064>;
            qcom,therm-reset-temp = <0x00000073>;
            qcom,core-limit-temp = <0x00000046>;
            qcom,core-temp-hysteresis = <0x0000000a>;
            qcom,hotplug-temp = <0x00000069>;
            qcom,hotplug-temp-hysteresis = <0x00000014>;
            qcom,online-hotplug-core;
            qcom,synchronous-cluster-id = <0x00000000 0x00000001>;
            qcom,synchronous-cluster-map = <0x00000000 0x00000004 0x00000016 0x00000017 0x00000018 0x00000019 0x00000001 0x00000004 0x0000001a 0x0000001b 0x0000001c 0x0000001d>;
            clock-names = "osm";
            clocks = <0x00000057 0xc554130e>;
            qcom,vdd-restriction-temp = <0x00000005>;
            qcom,vdd-restriction-temp-hysteresis = <0x0000000a>;
            vdd-dig-supply = <0x0000009a>;
            vdd-gfx-supply = <0x0000002c>;
            qcom,vdd-dig-rstr {
                qcom,vdd-rstr-reg = "vdd-dig";
                qcom,levels = <0x00000100 0x00000180 0x00000180>;
                qcom,min-level = <0x00000000>;
            };
            qcom,vdd-gfx-rstr {
                qcom,vdd-rstr-reg = "vdd-gfx";
                qcom,levels = <0x00000005 0x00000006 0x00000006>;
                qcom,min-level = <0x00000001>;
            };
            qcom,vdd-apps-rstr {
                qcom,vdd-rstr-reg = "vdd-apps";
                qcom,levels = <0x00130b00>;
                qcom,freq-req;
                linux,phandle = <0x000000a2>;
                phandle = <0x000000a2>;
            };
        };
        qcom,pcie@01c00000 {
            compatible = "qcom,pci-msm";
            cell-index = <0x00000000>;
            reg = <0x01c00000 0x00002000 0x01c06000 0x00001000 0x1b000000 0x00000f1d 0x1b000f20 0x000000a8 0x1b100000 0x00100000 0x1b200000 0x00100000 0x1b300000 0x00d00000>;
            reg-names = "parf", "phy", "dm_core", "elbi", "conf", "io", "bars";
            #address-cells = <0x00000003>;
            #size-cells = <0x00000002>;
            ranges = <0x01000000 0x00000000 0x1b200000 0x1b200000 0x00000000 0x00100000 0x02000000 0x00000000 0x1b300000 0x1b300000 0x00000000 0x00d00000>;
            interrupt-parent = <0x0000009b>;
            interrupts = <0x00000000 0x00000001 0x00000002 0x00000003 0x00000004 0x00000005 0x00000006 0x00000007 0x00000008 0x00000009 0x0000000a 0x0000000b 0x0000000c 0x0000000d 0x0000000e 0x0000000f 0x00000010 0x00000011 0x00000012 0x00000013 0x00000014 0x00000015 0x00000016 0x00000017 0x00000018 0x00000019 0x0000001a 0x0000001b 0x0000001c 0x0000001d 0x0000001e 0x0000001f 0x00000020 0x00000021 0x00000022 0x00000023 0x00000024 0x00000025>;
            #interrupt-cells = <0x00000001>;
            interrupt-map-mask = <0x00000000 0x00000000 0x00000000 0xffffffff>;
            interrupt-map = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000 0x00000000 0x00000195 0x00000000 0x00000000 0x00000000 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x00000087 0x00000000 0x00000000 0x00000000 0x00000000 0x00000002 0x00000001 0x00000000 0x00000000 0x00000088 0x00000000 0x00000000 0x00000000 0x00000000 0x00000003 0x00000001 0x00000000 0x00000000 0x0000008a 0x00000000 0x00000000 0x00000000 0x00000000 0x00000004 0x00000001 0x00000000 0x00000000 0x0000008b 0x00000000 0x00000000 0x00000000 0x00000000 0x00000005 0x00000001 0x00000000 0x00000000 0x00000116 0x00000000 0x00000000 0x00000000 0x00000000 0x00000006 0x00000001 0x00000000 0x00000000 0x00000240 0x00000000 0x00000000 0x00000000 0x00000000 0x00000007 0x00000001 0x00000000 0x00000000 0x00000241 0x00000000 0x00000000 0x00000000 0x00000000 0x00000008 0x00000001 0x00000000 0x00000000 0x00000242 0x00000000 0x00000000 0x00000000 0x00000000 0x00000009 0x00000001 0x00000000 0x00000000 0x00000243 0x00000000 0x00000000 0x00000000 0x00000000 0x0000000a 0x00000001 0x00000000 0x00000000 0x00000244 0x00000000 0x00000000 0x00000000 0x00000000 0x0000000b 0x00000001 0x00000000 0x00000000 0x00000245 0x00000000 0x00000000 0x00000000 0x00000000 0x0000000c 0x00000001 0x00000000 0x00000000 0x00000246 0x00000000 0x00000000 0x00000000 0x00000000 0x0000000d 0x00000001 0x00000000 0x00000000 0x00000247 0x00000000 0x00000000 0x00000000 0x00000000 0x0000000e 0x00000001 0x00000000 0x00000000 0x00000248 0x00000000 0x00000000 0x00000000 0x00000000 0x0000000f 0x00000001 0x00000000 0x00000000 0x00000249 0x00000000 0x00000000 0x00000000 0x00000000 0x00000010 0x00000001 0x00000000 0x00000000 0x0000024a 0x00000000 0x00000000 0x00000000 0x00000000 0x00000011 0x00000001 0x00000000 0x00000000 0x0000024b 0x00000000 0x00000000 0x00000000 0x00000000 0x00000012 0x00000001 0x00000000 0x00000000 0x0000024c 0x00000000 0x00000000 0x00000000 0x00000000 0x00000013 0x00000001 0x00000000 0x00000000 0x0000024d 0x00000000 0x00000000 0x00000000 0x00000000 0x00000014 0x00000001 0x00000000 0x00000000 0x0000024e 0x00000000 0x00000000 0x00000000 0x00000000 0x00000015 0x00000001 0x00000000 0x00000000 0x0000024f 0x00000000 0x00000000 0x00000000 0x00000000 0x00000016 0x00000001 0x00000000 0x00000000 0x00000250 0x00000000 0x00000000 0x00000000 0x00000000 0x00000017 0x00000001 0x00000000 0x00000000 0x00000251 0x00000000 0x00000000 0x00000000 0x00000000 0x00000018 0x00000001 0x00000000 0x00000000 0x00000252 0x00000000 0x00000000 0x00000000 0x00000000 0x00000019 0x00000001 0x00000000 0x00000000 0x00000253 0x00000000 0x00000000 0x00000000 0x00000000 0x0000001a 0x00000001 0x00000000 0x00000000 0x00000254 0x00000000 0x00000000 0x00000000 0x00000000 0x0000001b 0x00000001 0x00000000 0x00000000 0x00000255 0x00000000 0x00000000 0x00000000 0x00000000 0x0000001c 0x00000001 0x00000000 0x00000000 0x00000256 0x00000000 0x00000000 0x00000000 0x00000000 0x0000001d 0x00000001 0x00000000 0x00000000 0x00000257 0x00000000 0x00000000 0x00000000 0x00000000 0x0000001e 0x00000001 0x00000000 0x00000000 0x00000258 0x00000000 0x00000000 0x00000000 0x00000000 0x0000001f 0x00000001 0x00000000 0x00000000 0x00000259 0x00000000 0x00000000 0x00000000 0x00000000 0x00000020 0x00000001 0x00000000 0x00000000 0x0000025a 0x00000000 0x00000000 0x00000000 0x00000000 0x00000021 0x00000001 0x00000000 0x00000000 0x0000025b 0x00000000 0x00000000 0x00000000 0x00000000 0x00000022 0x00000001 0x00000000 0x00000000 0x0000025c 0x00000000 0x00000000 0x00000000 0x00000000 0x00000023 0x00000001 0x00000000 0x00000000 0x0000025d 0x00000000 0x00000000 0x00000000 0x00000000 0x00000024 0x00000001 0x00000000 0x00000000 0x0000025e 0x00000000 0x00000000 0x00000000 0x00000000 0x00000025 0x00000001 0x00000000 0x00000000 0x0000025f 0x00000000>;
            interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d", "int_global_int", "msi_0", "msi_1", "msi_2", "msi_3", "msi_4", "msi_5", "msi_6", "msi_7", "msi_8", "msi_9", "msi_10", "msi_11", "msi_12", "msi_13", "msi_14", "msi_15", "msi_16", "msi_17", "msi_18", "msi_19", "msi_20", "msi_21", "msi_22", "msi_23", "msi_24", "msi_25", "msi_26", "msi_27", "msi_28", "msi_29", "msi_30", "msi_31";
            qcom,phy-sequence = <0x00000804 0x00000001 0x00000000 0x00000034 0x00000014 0x00000000 0x00000138 0x00000030 0x00000000 0x00000048 0x0000000f 0x00000000 0x0000015c 0x00000006 0x00000000 0x00000090 0x00000001 0x00000000 0x00000088 0x00000020 0x00000000 0x000000f0 0x00000000 0x00000000 0x000000f8 0x00000001 0x00000000 0x000000f4 0x000000c9 0x00000000 0x0000011c 0x000000ff 0x00000000 0x00000120 0x0000003f 0x00000000 0x00000164 0x00000001 0x00000000 0x00000154 0x00000000 0x00000000 0x00000148 0x0000000a 0x00000000 0x0000005c 0x00000019 0x00000000 0x00000038 0x00000090 0x00000000 0x000000b0 0x00000082 0x00000000 0x000000c0 0x00000003 0x00000000 0x000000bc 0x00000055 0x00000000 0x000000b8 0x00000055 0x00000000 0x000000a0 0x00000000 0x00000000 0x0000009c 0x0000000d 0x00000000 0x00000098 0x00000004 0x00000000 0x0000013c 0x00000000 0x00000000 0x00000060 0x00000008 0x00000000 0x00000068 0x00000016 0x00000000 0x00000070 0x00000034 0x00000000 0x0000015c 0x00000006 0x00000000 0x00000138 0x00000033 0x00000000 0x0000003c 0x00000002 0x00000000 0x00000040 0x00000007 0x00000000 0x00000080 0x00000004 0x00000000 0x000000dc 0x00000000 0x00000000 0x000000d8 0x0000003f 0x00000000 0x0000000c 0x00000009 0x00000000 0x00000010 0x00000001 0x00000000 0x0000001c 0x00000040 0x00000000 0x00000020 0x00000001 0x00000000 0x00000014 0x00000002 0x00000000 0x00000018 0x00000000 0x00000000 0x00000024 0x0000007e 0x00000000 0x00000028 0x00000015 0x00000000 0x00000244 0x00000002 0x00000000 0x000002a4 0x00000012 0x00000000 0x00000260 0x00000010 0x00000000 0x0000028c 0x00000006 0x00000000 0x00000504 0x00000003 0x00000000 0x00000500 0x0000001c 0x00000000 0x0000050c 0x00000014 0x00000000 0x000004d4 0x0000000a 0x00000000 0x000004d8 0x00000004 0x00000000 0x000004dc 0x0000001a 0x00000000 0x00000434 0x0000004b 0x00000000 0x00000414 0x00000004 0x00000000 0x0000040c 0x00000004 0x00000000 0x000004f8 0x00000000 0x00000000 0x000004fc 0x00000080 0x00000000 0x0000051c 0x00000040 0x00000000 0x00000444 0x00000071 0x00000000 0x0000043c 0x00000040 0x00000000 0x00000854 0x00000004 0x00000000 0x0000062c 0x00000052 0x00000000 0x000009ac 0x00000000 0x00000000 0x000008a0 0x00000001 0x00000000 0x000009e0 0x00000000 0x00000000 0x000009dc 0x00000020 0x00000000 0x000009a8 0x00000000 0x00000000 0x000008a4 0x00000001 0x00000000 0x000008a8 0x00000073 0x00000000 0x000009d8 0x00000099 0x00000000 0x000009b0 0x00000003 0x00000000 0x00000804 0x00000003 0x00000000 0x00000800 0x00000000 0x00000000 0x00000808 0x00000003 0x00000000>;
            pinctrl-names = "default", "sleep";
            pinctrl-0 = <0x0000009c 0x0000009d 0x0000009e>;
            pinctrl-1 = <0x0000009c 0x0000009d 0x0000009f>;
            perst-gpio = <0x0000007e 0x00000023 0x00000000>;
            wake-gpio = <0x0000007e 0x00000025 0x00000000>;
            gdsc-vdd-supply = <0x000000a0>;
            vreg-1.8-supply = <0x00000069>;
            vreg-0.9-supply = <0x00000068>;
            vreg-cx-supply = <0x00000058>;
            qcom,vreg-1.8-voltage-level = <0x00124f80 0x00124f80 0x00005dc0>;
            qcom,vreg-0.9-voltage-level = <0x000d6d80 0x000d6d80 0x00005dc0>;
            qcom,vreg-cx-voltage-level = <0x00000200 0x00000080 0x00000000>;
            qcom,l1-supported;
            qcom,l1ss-supported;
            qcom,aux-clk-sync;
            qcom,ep-latency = <0x0000000a>;
            qcom,boot-option = <0x00000001>;
            linux,pci-domain = <0x00000000>;
            qcom,msi-gicm-addr = <0x17a00040>;
            qcom,msi-gicm-base = <0x00000260>;
            qcom,pcie-phy-ver = <0x00000020>;
            qcom,use-19p2mhz-aux-clk;
            iommus = <0x000000a1>;
            qcom,smmu-exist;
            qcom,smmu-sid-base = <0x00001480>;
            qcom,msm-bus,name = "pcie0";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x0000002d 0x00000200 0x00000000 0x00000000 0x0000002d 0x00000200 0x000001f4 0x00000320>;
            clocks = <0x0000003b 0x4f37621e 0x0000003b 0xb867b147 0x0000003b 0x3d2e3ece 0x0000003b 0x4dd325c3 0x0000003b 0x3f85285b 0x0000003b 0xd69638a1 0x0000003b 0xa2e247fa>;
            clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk", "pcie_0_ldo";
            max-clock-frequency-hz = <0x00000000 0x00000000 0x0124f800 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            resets = <0x0000003b 0x0000000b 0x0000003b 0x0000000a 0x0000003b 0x0000000a>;
            reset-names = "pcie_phy_reset", "pcie_0_phy_reset", "pcie_0_phy_pipe_reset";
            status = "disabled";
            linux,phandle = <0x0000009b>;
            phandle = <0x0000009b>;
        };
        qcom,bcl {
            compatible = "qcom,bcl";
            qcom,bcl-enable;
            qcom,bcl-framework-interface;
            qcom,bcl-freq-control-list = <0x0000001a 0x0000001b 0x0000001c 0x0000001d>;
            qcom,bcl-hotplug-list = <0x0000001a 0x0000001b 0x0000001c 0x0000001d>;
            qcom,bcl-soc-hotplug-list = <0x0000001c 0x0000001d>;
            qcom,ibat-monitor {
                qcom,low-threshold-uamp = <0x0033e140>;
                qcom,high-threshold-uamp = <0x00401640>;
                qcom,mitigation-freq-khz = <0x0008ca00>;
                qcom,vph-high-threshold-uv = <0x003567e0>;
                qcom,vph-low-threshold-uv = <0x00325aa0>;
                qcom,soc-low-threshold = <0x00000005>;
                qcom,thermal-handle = <0x000000a2>;
            };
        };
        qcom,ssc@5c00000 {
            compatible = "qcom,pil-tz-generic";
            reg = <0x05c00000 0x00004000>;
            interrupts = <0x00000000 0x00000186 0x00000001>;
            vdd_cx-supply = <0x000000a3>;
            vdd_px-supply = <0x000000a4>;
            qcom,vdd_cx-uV-uA = <0x00000180 0x00000000>;
            qcom,proxy-reg-names = "vdd_cx", "vdd_px";
            qcom,keep-proxy-regs-on;
            clocks = <0x0000003b 0x81832015 0x0000003b 0xaa681404>;
            clock-names = "xo", "aggre2";
            qcom,proxy-clock-names = "xo", "aggre2";
            qcom,pas-id = <0x0000000c>;
            qcom,proxy-timeout-ms = <0x00002710>;
            qcom,smem-id = <0x000001a8>;
            qcom,sysmon-id = <0x00000003>;
            qcom,ssctl-instance-id = <0x00000016>;
            qcom,firmware-name = "slpi";
            status = "ok";
            memory-region = <0x000000a5>;
            qcom,gpio-err-fatal = <0x000000a6 0x00000000 0x00000000>;
            qcom,gpio-proxy-unvote = <0x000000a6 0x00000002 0x00000000>;
            qcom,gpio-err-ready = <0x000000a6 0x00000001 0x00000000>;
            qcom,gpio-stop-ack = <0x000000a6 0x00000003 0x00000000>;
            qcom,gpio-force-stop = <0x000000a7 0x00000000 0x00000000>;
        };
        qcom,venus@cce0000 {
            compatible = "qcom,pil-tz-generic";
            reg = <0x0cce0000 0x00004000>;
            vdd-supply = <0x000000a8>;
            qcom,proxy-reg-names = "vdd";
            clocks = <0x00000027 0x78f14c85 0x00000027 0x49a394f4 0x00000027 0x94334ae9 0x0000003b 0xdb4b31e6 0x00000027 0xf3178ba5 0x00000027 0x1785ef88>;
            clock-names = "core_clk", "mnoc_ahb_clk", "iface_clk", "noc_axi_clk", "bus_clk", "maxi_clk";
            qcom,proxy-clock-names = "core_clk", "mnoc_ahb_clk", "iface_clk", "noc_axi_clk", "bus_clk", "maxi_clk";
            qcom,pas-id = <0x00000009>;
            qcom,msm-bus,name = "pil-venus";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x0000003f 0x00000200 0x00000000 0x00000000 0x0000003f 0x00000200 0x00000000 0x0004a380>;
            qcom,proxy-timeout-ms = <0x00000064>;
            qcom,firmware-name = "venus";
            memory-region = <0x000000a9>;
            status = "ok";
        };
        qcom,wdt@17817000 {
            compatible = "qcom,msm-watchdog";
            reg = <0x17817000 0x00001000>;
            reg-names = "wdt-base";
            interrupts = <0x00000000 0x00000003 0x00000000 0x00000000 0x00000004 0x00000000>;
            qcom,bark-time = <0x00002af8>;
            qcom,pet-time = <0x00002710>;
            qcom,ipi-ping;
            qcom,wakeup-enable;
            qcom,scandump-size = <0x00040000>;
        };
        qcom,spss@1d00000 {
            compatible = "qcom,pil-tz-generic";
            reg = <0x01d0101c 0x00000004 0x01d01024 0x00000004 0x01d01028 0x00000004 0x01d0103c 0x00000004 0x01d02030 0x00000004>;
            reg-names = "sp2soc_irq_status", "sp2soc_irq_clr", "sp2soc_irq_mask", "rmb_err", "rmb_err_spare2";
            interrupts = <0x00000000 0x00000160 0x00000001>;
            vdd_cx-supply = <0x00000058>;
            qcom,proxy-reg-names = "vdd_cx";
            qcom,vdd_cx-uV-uA = <0x00000180 0x000186a0>;
            clocks = <0x0000003b 0x5cd71a61>;
            clock-names = "xo";
            qcom,proxy-clock-names = "xo";
            qcom,pil-generic-irq-handler;
            status = "ok";
            qcom,pas-id = <0x0000000e>;
            qcom,proxy-timeout-ms = <0x00002710>;
            qcom,firmware-name = "spss";
            memory-region = <0x000000aa>;
            qcom,spss-scsr-bits = <0x00000018 0x00000019>;
        };
        qcom,msm-rtb {
            compatible = "qcom,msm-rtb";
            qcom,rtb-size = <0x00100000>;
        };
        qcom,mpm2-sleep-counter@10a3000 {
            compatible = "qcom,mpm2-sleep-counter";
            reg = <0x010a3000 0x00001000>;
            clock-frequency = <0x00008000>;
        };
        qcom,msm-imem@146bf000 {
            compatible = "qcom,msm-imem";
            reg = <0x146bf000 0x00001000>;
            ranges = <0x00000000 0x146bf000 0x00001000>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            mem_dump_table@10 {
                compatible = "qcom,msm-imem-mem_dump_table";
                reg = <0x00000010 0x00000008>;
            };
            dload_type@1c {
                compatible = "qcom,msm-imem-dload-type";
                reg = <0x0000001c 0x00000004>;
            };
            restart_reason@65c {
                compatible = "qcom,msm-imem-restart_reason";
                reg = <0x0000065c 0x00000004>;
            };
            boot_stats@6b0 {
                compatible = "qcom,msm-imem-boot_stats";
                reg = <0x000006b0 0x00000020>;
            };
            kaslr_offset@6d0 {
                compatible = "qcom,msm-imem-kaslr_offset";
                reg = <0x000006d0 0x0000000c>;
            };
            pil@94c {
                compatible = "qcom,msm-imem-pil";
                reg = <0x0000094c 0x000000c8>;
            };
            diag_dload@c8 {
                compatible = "qcom,msm-imem-diag-dload";
                reg = <0x000000c8 0x000000c8>;
            };
        };
        cpu-pmu {
            compatible = "arm,armv8-pmuv3";
            qcom,irq-is-percpu;
            interrupts = <0x00000001 0x00000006 0x00000004>;
        };
        cpuss_dump {
            compatible = "qcom,cpuss-dump";
            qcom,l1_i_cache0 {
                qcom,dump-node = <0x000000ab>;
                qcom,dump-id = <0x00000060>;
            };
            qcom,l1_i_cache1 {
                qcom,dump-node = <0x000000ac>;
                qcom,dump-id = <0x00000061>;
            };
            qcom,l1_i_cache2 {
                qcom,dump-node = <0x000000ad>;
                qcom,dump-id = <0x00000062>;
            };
            qcom,l1_i_cache3 {
                qcom,dump-node = <0x000000ae>;
                qcom,dump-id = <0x00000063>;
            };
            qcom,l1_i_cache100 {
                qcom,dump-node = <0x000000af>;
                qcom,dump-id = <0x00000064>;
            };
            qcom,l1_i_cache101 {
                qcom,dump-node = <0x000000b0>;
                qcom,dump-id = <0x00000065>;
            };
            qcom,l1_i_cache102 {
                qcom,dump-node = <0x000000b1>;
                qcom,dump-id = <0x00000066>;
            };
            qcom,l1_i_cache103 {
                qcom,dump-node = <0x000000b2>;
                qcom,dump-id = <0x00000067>;
            };
            qcom,l1_d_cache0 {
                qcom,dump-node = <0x000000b3>;
                qcom,dump-id = <0x00000080>;
            };
            qcom,l1_d_cache1 {
                qcom,dump-node = <0x000000b4>;
                qcom,dump-id = <0x00000081>;
            };
            qcom,l1_d_cache2 {
                qcom,dump-node = <0x000000b5>;
                qcom,dump-id = <0x00000082>;
            };
            qcom,l1_d_cache3 {
                qcom,dump-node = <0x000000b6>;
                qcom,dump-id = <0x00000083>;
            };
            qcom,l1_d_cache100 {
                qcom,dump-node = <0x000000b7>;
                qcom,dump-id = <0x00000084>;
            };
            qcom,l1_d_cache101 {
                qcom,dump-node = <0x000000b8>;
                qcom,dump-id = <0x00000085>;
            };
            qcom,l1_d_cache102 {
                qcom,dump-node = <0x000000b9>;
                qcom,dump-id = <0x00000086>;
            };
            qcom,l1_d_cache103 {
                qcom,dump-node = <0x000000ba>;
                qcom,dump-id = <0x00000087>;
            };
            qcom,l1_tlb_dump0 {
                qcom,dump-node = <0x000000bb>;
                qcom,dump-id = <0x00000020>;
            };
            qcom,l1_tlb_dump1 {
                qcom,dump-node = <0x000000bc>;
                qcom,dump-id = <0x00000021>;
            };
            qcom,l1_tlb_dump2 {
                qcom,dump-node = <0x000000bd>;
                qcom,dump-id = <0x00000022>;
            };
            qcom,l1_tlb_dump3 {
                qcom,dump-node = <0x000000be>;
                qcom,dump-id = <0x00000023>;
            };
            qcom,l1_tlb_dump100 {
                qcom,dump-node = <0x000000bf>;
                qcom,dump-id = <0x00000024>;
            };
            qcom,l1_tlb_dump101 {
                qcom,dump-node = <0x000000c0>;
                qcom,dump-id = <0x00000025>;
            };
            qcom,l1_tlb_dump102 {
                qcom,dump-node = <0x000000c1>;
                qcom,dump-id = <0x00000026>;
            };
            qcom,l1_tlb_dump103 {
                qcom,dump-node = <0x000000c2>;
                qcom,dump-id = <0x00000027>;
            };
        };
        qcom,msm-ssc-sensors {
            compatible = "qcom,msm-ssc-sensors";
            status = "ok";
            qcom,firmware-name = "slpi_v2";
        };
        dcc@10b3000 {
            compatible = "qcom,dcc";
            reg = <0x010b3000 0x00001000 0x010b4000 0x00002000>;
            reg-names = "dcc-base", "dcc-ram-base";
            clocks = <0x0000003b 0xfa14a88c>;
            clock-names = "dcc_clk";
        };
        qcom,msm-core@780000 {
            compatible = "qcom,apss-core-ea";
            reg = <0x00780000 0x00001000>;
            qcom,low-hyst-temp = <0x00000064>;
            qcom,high-hyst-temp = <0x00000064>;
            qcom,polling-interval = <0x00000064>;
            ea0 {
                sensor = <0x00000092>;
                linux,phandle = <0x00000005>;
                phandle = <0x00000005>;
            };
            ea1 {
                sensor = <0x00000093>;
                linux,phandle = <0x00000007>;
                phandle = <0x00000007>;
            };
            ea2 {
                sensor = <0x00000094>;
                linux,phandle = <0x00000009>;
                phandle = <0x00000009>;
            };
            ea3 {
                sensor = <0x00000095>;
                linux,phandle = <0x0000000b>;
                phandle = <0x0000000b>;
            };
            ea4 {
                sensor = <0x00000096>;
                linux,phandle = <0x0000000f>;
                phandle = <0x0000000f>;
            };
            ea5 {
                sensor = <0x00000097>;
                linux,phandle = <0x00000011>;
                phandle = <0x00000011>;
            };
            ea6 {
                sensor = <0x00000098>;
                linux,phandle = <0x00000013>;
                phandle = <0x00000013>;
            };
            ea7 {
                sensor = <0x00000099>;
                linux,phandle = <0x00000015>;
                phandle = <0x00000015>;
            };
        };
        qcom,msm_ath10k_wlan {
            status = "disabled";
            compatible = "qcom,wcn3990-wifi";
            reg = <0x18800000 0x00800000>;
            reg-names = "membase";
            clocks = <0x0000003b 0xa7c5602a>;
            clock-names = "cxo_ref_clk_pin";
            interrupts = <0x00000000 0x0000019d 0x00000000 0x00000000 0x0000019e 0x00000000 0x00000000 0x0000019f 0x00000000 0x00000000 0x000001a0 0x00000000 0x00000000 0x000001a1 0x00000000 0x00000000 0x000001a2 0x00000000 0x00000000 0x000001a4 0x00000000 0x00000000 0x000001a5 0x00000000 0x00000000 0x000001a6 0x00000000 0x00000000 0x000001a7 0x00000000 0x00000000 0x000001a8 0x00000000 0x00000000 0x000001a9 0x00000000>;
            vdd-0.8-cx-mx-supply = <0x000000c3>;
            vdd-1.8-xo-supply = <0x000000c4>;
            vdd-1.3-rfa-supply = <0x000000c5>;
            vdd-3.3-ch0-supply = <0x000000c6>;
            qcom,vdd-0.8-cx-mx-config = <0x000c3500 0x000c3500>;
            qcom,vdd-3.3-ch0-config = <0x002f5d00 0x00328980>;
        };
        qcom,icnss@18800000 {
            compatible = "qcom,icnss";
            reg = <0x18800000 0x00800000 0xa0000000 0x10000000 0xb0000000 0x00010000>;
            reg-names = "membase", "smmu_iova_base", "smmu_iova_ipa";
            clocks = <0x0000003b 0xa7c5602a>;
            clock-names = "cxo_ref_clk_pin";
            iommus = <0x00000065 0x00001900 0x00000065 0x00001901>;
            interrupts = <0x00000000 0x0000019d 0x00000000 0x00000000 0x0000019e 0x00000000 0x00000000 0x0000019f 0x00000000 0x00000000 0x000001a0 0x00000000 0x00000000 0x000001a1 0x00000000 0x00000000 0x000001a2 0x00000000 0x00000000 0x000001a4 0x00000000 0x00000000 0x000001a5 0x00000000 0x00000000 0x000001a6 0x00000000 0x00000000 0x000001a7 0x00000000 0x00000000 0x000001a8 0x00000000 0x00000000 0x000001a9 0x00000000>;
            qcom,wlan-msa-memory = <0x00100000>;
            vdd-0.8-cx-mx-supply = <0x000000c3>;
            vdd-1.8-xo-supply = <0x000000c4>;
            vdd-1.3-rfa-supply = <0x000000c5>;
            vdd-3.3-ch0-supply = <0x000000c6>;
            qcom,vdd-0.8-cx-mx-config = <0x000c3500 0x000c3500>;
            qcom,vdd-3.3-ch0-config = <0x002f5d00 0x00328980>;
            qcom,icnss-vadc = <0x0000002d>;
            qcom,icnss-adc_tm = <0x000000c7>;
        };
        msm_tspp@0c1e7000 {
            compatible = "qcom,msm_tspp";
            reg = <0x0c1e7000 0x00000200 0x0c1e8000 0x00000200 0x0c1e9000 0x00001000 0x0c1c4000 0x00023000>;
            reg-names = "MSM_TSIF0_PHYS", "MSM_TSIF1_PHYS", "MSM_TSPP_PHYS", "MSM_TSPP_BAM_PHYS";
            interrupts = <0x00000000 0x00000079 0x00000000 0x00000000 0x00000077 0x00000000 0x00000000 0x00000078 0x00000000 0x00000000 0x0000007a 0x00000000>;
            interrupt-names = "TSIF_TSPP_IRQ", "TSIF0_IRQ", "TSIF1_IRQ", "TSIF_BAM_IRQ";
            clock-names = "iface_clk", "ref_clk";
            clocks = <0x0000003b 0x88d2822c 0x0000003b 0x8f1ed2c2>;
            qcom,msm-bus,name = "tsif";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000052 0x00000200 0x00000000 0x00000000 0x00000052 0x00000200 0x00003000 0x00006000>;
            pinctrl-names = "disabled", "tsif0-mode1", "tsif0-mode2", "tsif1-mode1", "tsif1-mode2", "dual-tsif-mode1", "dual-tsif-mode2";
            pinctrl-0;
            pinctrl-1 = <0x000000c8>;
            pinctrl-2 = <0x000000c8 0x000000c9>;
            pinctrl-3 = <0x000000ca>;
            pinctrl-4 = <0x000000ca 0x000000cb>;
            pinctrl-5 = <0x000000c8 0x000000ca>;
            pinctrl-6 = <0x000000c8 0x000000c9 0x000000ca 0x000000cb>;
        };
        qcom,wil6210 {
            compatible = "qcom,wil6210";
            qcom,pcie-parent = <0x0000009b>;
            qcom,wigig-en = <0x0000007e 0x00000050 0x00000000>;
            qcom,msm-bus,name = "wil6210";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x0000002d 0x00000200 0x00000000 0x00000000 0x0000002d 0x00000200 0x000927c0 0x000c3500>;
            qcom,use-ext-supply;
            vdd-supply = <0x000000cc>;
            vddio-supply = <0x000000cd>;
            qcom,use-ext-clocks;
            clocks = <0x0000003b 0xb673936b 0x0000003b 0x726f53f5>;
            clock-names = "rf_clk3_clk", "rf_clk3_pin_clk";
            qcom,smmu-support;
            qcom,smmu-s1-en;
            qcom,smmu-fast-map;
            qcom,smmu-coherent;
            qcom,smmu-mapping = <0x20000000 0xe0000000>;
            qcom,keep-radio-on-during-sleep;
            status = "ok";
        };
        qcom,qsee_ipc_irq_bridge {
            compatible = "qcom,qsee-ipc-irq-bridge";
            qcom,qsee-ipc-irq-spss {
                qcom,rx-irq-clr = <0x01d08008 0x00000004>;
                qcom,rx-irq-clr-mask = <0x00000001>;
                qcom,dev-name = "qsee_ipc_irq_spss";
                interrupts = <0x00000000 0x0000015d 0x00000004>;
                label = "spss";
            };
        };
        cprh-ctrl@179c8000 {
            compatible = "qcom,cprh-msm8998-v2-kbss-regulator";
            reg = <0x179c8000 0x00004000 0x00784000 0x00001000>;
            reg-names = "cpr_ctrl", "fuse_base";
            clocks = <0x0000003b 0x699183be>;
            clock-names = "core_clk";
            qcom,cpr-ctrl-name = "apc0";
            qcom,cpr-controller-id = <0x00000000>;
            qcom,cpr-sensor-time = <0x000003e8>;
            qcom,cpr-loop-time = <0x004c4b40>;
            qcom,cpr-idle-cycles = <0x0000000f>;
            qcom,cpr-up-down-delay-time = <0x00000bb8>;
            qcom,cpr-step-quot-init-min = <0x0000000b>;
            qcom,cpr-step-quot-init-max = <0x0000000c>;
            qcom,cpr-count-mode = <0x00000000>;
            qcom,cpr-count-repeat = <0x00000001>;
            qcom,cpr-down-error-step-limit = <0x00000001>;
            qcom,cpr-up-error-step-limit = <0x00000001>;
            qcom,cpr-corner-switch-delay-time = <0x00000412>;
            qcom,cpr-voltage-settling-time = <0x000006e0>;
            qcom,apm-threshold-voltage = <0x000c3500>;
            qcom,apm-crossover-voltage = <0x000d6d80>;
            qcom,apm-hysteresis-voltage = <0x00000000>;
            qcom,voltage-step = <0x00000fa0>;
            qcom,voltage-base = <0x00055f00>;
            qcom,cpr-saw-use-unit-mV;
            qcom,cpr-enable;
            qcom,cpr-hw-closed-loop;
            qcom,cpr-panic-reg-addr-list = <0x179cbaa4 0x17912c18>;
            qcom,cpr-panic-reg-name-list = "PWR_CPRH_STATUS", "APCLUS0_L2_SAW4_PMIC_STS";
            qcom,cpr-aging-ref-voltage = <0x00101d00>;
            vdd-supply = <0x000000ce>;
            qcom,mem-acc-threshold-voltage = <0x000d0020>;
            qcom,mem-acc-crossover-voltage = <0x000d0020>;
            thread@0 {
                qcom,cpr-thread-id = <0x00000000>;
                qcom,cpr-consecutive-up = <0x00000000>;
                qcom,cpr-consecutive-down = <0x00000002>;
                qcom,cpr-up-threshold = <0x00000002>;
                qcom,cpr-down-threshold = <0x00000002>;
                regulator {
                    regulator-name = "apc0_pwrcl_corner";
                    regulator-min-microvolt = <0x00000001>;
                    regulator-max-microvolt = <0x00000017>;
                    qcom,cpr-fuse-corners = <0x00000004>;
                    qcom,cpr-fuse-combos = <0x00000020>;
                    qcom,cpr-corners = <0x00000016>;
                    qcom,cpr-corner-fmax-map = <0x00000008 0x0000000b 0x00000012 0x00000016>;
                    qcom,cpr-voltage-ceiling = <0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000e86c0 0x000e86c0 0x00101d00 0x00101d00>;
                    qcom,cpr-voltage-floor = <0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x000add40 0x000add40 0x000bc7a0 0x000bc7a0>;
                    qcom,cpr-floor-to-ceiling-max-range = <0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00009c40 0x00009c40 0x00009c40 0x00009c40>;
                    qcom,corner-frequencies = <0x11e1a300 0x15be6800 0x1a524800 0x1ee62800 0x237a0800 0x280de800 0x2ca1c800 0x3135a800 0x34a49000 0x39387000 0x3dcc5000 0x413b3800 0x45cf1800 0x4a62f800 0x4ef6d800 0x538ab800 0x581e9800 0x5cb27800 0x63904800 0x68242800 0x6cb80800 0x714be800>;
                    qcom,cpr-ro-scaling-factor = <0x00000a23 0x00000aea 0x00000a11 0x00000aca 0x000009a7 0x00000a72 0x00000897 0x000009f9 0x00000c75 0x00000cb7 0x00000c78 0x00000b92 0x00000bee 0x00000ba6 0x000007fa 0x00000b81 0x00000a23 0x00000aea 0x00000a11 0x00000aca 0x000009a7 0x00000a72 0x00000897 0x000009f9 0x00000c75 0x00000cb7 0x00000c78 0x00000b92 0x00000bee 0x00000ba6 0x000007fa 0x00000b81 0x00000957 0x000009f6 0x000009b3 0x00000a4e 0x0000094e 0x00000a04 0x000008d3 0x000009fb 0x00000ace 0x00000be1 0x00000bac 0x00000b77 0x00000b39 0x00000a80 0x000007dd 0x00000ae0 0x00000812 0x00000869 0x000008fc 0x00000982 0x000008ac 0x00000952 0x000008f0 0x000009a1 0x000007ec 0x000009cf 0x000009b7 0x00000aae 0x000009fa 0x00000845 0x00000764 0x00000949>;
                    qcom,cpr-open-loop-voltage-fuse-adjustment = <0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530 0x00009c40 0x00005dc0 0x00002ee0 0x00007530>;
                    qcom,cpr-closed-loop-voltage-fuse-adjustment = <0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530 0x00004e20 0x00006590 0x00002ee0 0x00007530>;
                    qcom,allow-voltage-interpolation;
                    qcom,allow-quotient-interpolation;
                    qcom,cpr-scaled-open-loop-voltage-as-ceiling;
                    qcom,cpr-aging-max-voltage-adjustment = <0x00003a98>;
                    qcom,cpr-aging-ref-corner = <0x00000016>;
                    qcom,cpr-aging-ro-scaling-factor = <0x00000654>;
                    qcom,allow-aging-voltage-adjustment = <0x00000000>;
                    qcom,allow-aging-open-loop-voltage-adjustment = <0x00000001>;
                    qcom,cpr-speed-bins = <0x00000004>;
                    qcom,cpr-speed-bin-corners = <0x00000016 0x00000016 0x00000016 0x00000016>;
                    qcom,cpr-open-loop-voltage-adjustment = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffc180 0xffffc180 0xffffb1e0 0xffffa240 0xffff92a0 0xffff92a0 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffc180 0xffffc180 0xffffb1e0 0xffffa240 0xffff92a0 0xffff92a0 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffc180 0xffffc180 0xffffb1e0 0xffffa240 0xffff92a0 0xffff92a0 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffc180 0xffffc180 0xffffb1e0 0xffffa240 0xffff92a0 0xffff92a0>;
                    qcom,cpr-closed-loop-voltage-adjustment = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0xffffd8f0 0xffffd508 0xffffd120 0xffffcd38 0xffffc950 0xffffc950 0xffffc568 0xffffadf8 0xffffa240 0xffff9a70 0xffff92a0 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0xffffd8f0 0xffffd508 0xffffd120 0xffffcd38 0xffffc950 0xffffc950 0xffffc568 0xffffadf8 0xffffa240 0xffff9a70 0xffff92a0 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0xffffd8f0 0xffffd508 0xffffd120 0xffffcd38 0xffffc950 0xffffc950 0xffffc568 0xffffadf8 0xffffa240 0xffff9a70 0xffff92a0 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0xffffd8f0 0xffffd508 0xffffd120 0xffffcd38 0xffffc950 0xffffc950 0xffffc568 0xffffadf8 0xffffa240 0xffff9a70 0xffff92a0>;
                    linux,phandle = <0x00000060>;
                    phandle = <0x00000060>;
                };
            };
        };
        cprh-ctrl@179c4000 {
            compatible = "qcom,cprh-msm8998-v2-kbss-regulator";
            reg = <0x179c4000 0x00004000 0x00784000 0x00001000>;
            reg-names = "cpr_ctrl", "fuse_base";
            clocks = <0x0000003b 0x699183be>;
            clock-names = "core_clk";
            qcom,cpr-ctrl-name = "apc1";
            qcom,cpr-controller-id = <0x00000001>;
            qcom,cpr-sensor-time = <0x000003e8>;
            qcom,cpr-loop-time = <0x004c4b40>;
            qcom,cpr-idle-cycles = <0x0000000f>;
            qcom,cpr-up-down-delay-time = <0x00000bb8>;
            qcom,cpr-step-quot-init-min = <0x00000009>;
            qcom,cpr-step-quot-init-max = <0x0000000e>;
            qcom,cpr-count-mode = <0x00000000>;
            qcom,cpr-count-repeat = <0x00000001>;
            qcom,cpr-down-error-step-limit = <0x00000001>;
            qcom,cpr-up-error-step-limit = <0x00000001>;
            qcom,cpr-corner-switch-delay-time = <0x00000412>;
            qcom,cpr-voltage-settling-time = <0x000006e0>;
            qcom,apm-threshold-voltage = <0x000c3500>;
            qcom,apm-crossover-voltage = <0x000d6d80>;
            qcom,apm-hysteresis-voltage = <0x00000000>;
            qcom,voltage-step = <0x00000fa0>;
            qcom,voltage-base = <0x00055f00>;
            qcom,cpr-saw-use-unit-mV;
            qcom,cpr-enable;
            qcom,cpr-hw-closed-loop;
            qcom,cpr-panic-reg-addr-list = <0x179c7aa4 0x17812c18>;
            qcom,cpr-panic-reg-name-list = "PERF_CPRH_STATUS", "APCLUS1_L2_SAW4_PMIC_STS";
            qcom,cpr-aging-ref-voltage = <0x00115580>;
            vdd-supply = <0x000000cf>;
            qcom,mem-acc-threshold-voltage = <0x000d0020>;
            qcom,mem-acc-crossover-voltage = <0x000d0020>;
            thread@0 {
                qcom,cpr-thread-id = <0x00000000>;
                qcom,cpr-consecutive-up = <0x00000000>;
                qcom,cpr-consecutive-down = <0x00000002>;
                qcom,cpr-up-threshold = <0x00000002>;
                qcom,cpr-down-threshold = <0x00000002>;
                regulator {
                    regulator-name = "apc1_perfcl_corner";
                    regulator-min-microvolt = <0x00000001>;
                    regulator-max-microvolt = <0x00000022>;
                    qcom,cpr-fuse-corners = <0x00000004>;
                    qcom,cpr-fuse-combos = <0x00000020>;
                    qcom,cpr-corners = <0x00000020 0x00000020 0x00000020 0x00000020 0x00000020 0x00000020 0x00000020 0x00000020 0x0000001a 0x0000001a 0x0000001a 0x0000001a 0x0000001a 0x0000001a 0x0000001a 0x0000001a 0x0000001e 0x0000001e 0x0000001e 0x0000001e 0x0000001e 0x0000001e 0x0000001e 0x0000001e 0x0000001f 0x0000001f 0x0000001f 0x0000001f 0x0000001f 0x0000001f 0x0000001f 0x0000001f>;
                    qcom,cpr-corner-fmax-map = <0x00000008 0x0000000c 0x00000014 0x00000020 0x00000008 0x0000000c 0x00000014 0x0000001a 0x00000008 0x0000000c 0x00000014 0x0000001e 0x00000008 0x0000000c 0x00000014 0x0000001f>;
                    qcom,cpr-voltage-ceiling = <0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000e86c0 0x000e86c0 0x000e86c0 0x00115580 0x00115580 0x00115580 0x00115580 0x00115580 0x00115580 0x00115580 0x00115580 0x00115580 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000e86c0 0x000e86c0 0x000e86c0 0x00115580 0x00115580 0x00115580 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000e86c0 0x000e86c0 0x000e86c0 0x00115580 0x00115580 0x00115580 0x00115580 0x00115580 0x00115580 0x00115580 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000ca260 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000dbba0 0x000e86c0 0x000e86c0 0x000e86c0 0x00115580 0x00115580 0x00115580 0x00115580 0x00115580 0x00115580 0x00115580 0x00115580>;
                    qcom,cpr-voltage-floor = <0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x000add40 0x000add40 0x000add40 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x000add40 0x000add40 0x000add40 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x000add40 0x000add40 0x000add40 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0008aac0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x0009a4c0 0x000add40 0x000add40 0x000add40 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x000bc7a0 0x000bc7a0>;
                    qcom,cpr-floor-to-ceiling-max-range = <0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00007d00 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40>;
                    qcom,corner-frequencies = <0x11e1a300 0x14997000 0x192d5000 0x1dc13000 0x22551000 0x26e8f000 0x2b7cd000 0x3010b000 0x35c98800 0x3a5d6800 0x3ef14800 0x43852800 0x46f41000 0x4b87f000 0x501bd000 0x54afb000 0x59439000 0x5dd77000 0x626b5000 0x66ff3000 0x6b931000 0x7026f000 0x74bad000 0x794eb000 0x7de29000 0x839b6800 0x870a5000 0x8b9e3000 0x90321000 0x927c0000 0x93a0f800 0x94c5f000 0x11e1a300 0x14997000 0x192d5000 0x1dc13000 0x22551000 0x26e8f000 0x2b7cd000 0x3010b000 0x35c98800 0x3a5d6800 0x3ef14800 0x43852800 0x46f41000 0x4b87f000 0x501bd000 0x54afb000 0x59439000 0x5dd77000 0x626b5000 0x66ff3000 0x6b931000 0x7026f000 0x74bad000 0x794eb000 0x7de29000 0x839b6800 0x11e1a300 0x14997000 0x192d5000 0x1dc13000 0x22551000 0x26e8f000 0x2b7cd000 0x3010b000 0x35c98800 0x3a5d6800 0x3ef14800 0x43852800 0x46f41000 0x4b87f000 0x501bd000 0x54afb000 0x59439000 0x5dd77000 0x626b5000 0x66ff3000 0x6b931000 0x7026f000 0x74bad000 0x794eb000 0x7de29000 0x839b6800 0x870a5000 0x8a793800 0x8b9e3000 0x8cc32800 0x11e1a300 0x14997000 0x192d5000 0x1dc13000 0x22551000 0x26e8f000 0x2b7cd000 0x3010b000 0x35c98800 0x3a5d6800 0x3ef14800 0x43852800 0x46f41000 0x4b87f000 0x501bd000 0x54afb000 0x59439000 0x5dd77000 0x626b5000 0x66ff3000 0x6b931000 0x7026f000 0x74bad000 0x794eb000 0x7de29000 0x839b6800 0x870a5000 0x8a793800 0x8b9e3000 0x8cc32800 0x927c0000>;
                    qcom,cpr-ro-scaling-factor = <0x00000b29 0x00000bf1 0x00000b0c 0x00000b88 0x00000a8b 0x00000aee 0x0000098e 0x00000a47 0x00000a45 0x00000a12 0x000008c4 0x00000d10 0x00000cd9 0x00000c41 0x00000c5c 0x00000a5f 0x00000b29 0x00000bf1 0x00000b0c 0x00000b88 0x00000a8b 0x00000aee 0x0000098e 0x00000a47 0x00000a45 0x00000a12 0x000008c4 0x00000d10 0x00000cd9 0x00000c41 0x00000c5c 0x00000a5f 0x00000a2b 0x00000ac3 0x00000a74 0x00000ad9 0x00000a0d 0x00000a7d 0x000009a1 0x00000a32 0x00000908 0x00000977 0x000008c3 0x00000c20 0x00000bce 0x00000bdc 0x00000ab4 0x000008ff 0x0000076d 0x000007e0 0x00000830 0x000008b4 0x000007f2 0x00000871 0x0000081d 0x0000088c 0x0000061d 0x0000074e 0x00000785 0x000008bb 0x0000089d 0x0000096d 0x000006e2 0x000005c6>;
                    qcom,cpr-open-loop-voltage-fuse-adjustment = <0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20 0x00001f40 0x00000000 0x00002ee0 0x0000cb20>;
                    qcom,cpr-closed-loop-voltage-fuse-adjustment = <0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350 0x00000000 0x00000000 0x00002ee0 0x0000c350>;
                    qcom,allow-voltage-interpolation;
                    qcom,allow-quotient-interpolation;
                    qcom,cpr-scaled-open-loop-voltage-as-ceiling;
                    qcom,cpr-aging-max-voltage-adjustment = <0x00003a98>;
                    qcom,cpr-aging-ref-corner = <0x00000020 0x0000001a 0x0000001e 0x0000001f>;
                    qcom,cpr-aging-ro-scaling-factor = <0x000006a4>;
                    qcom,allow-aging-voltage-adjustment = <0x00000000>;
                    qcom,allow-aging-open-loop-voltage-adjustment = <0x00000001>;
                    qcom,cpr-speed-bins = <0x00000004>;
                    qcom,cpr-speed-bin-corners = <0x00000020 0x0000001a 0x0000001e 0x0000001f>;
                    qcom,cpr-open-loop-voltage-adjustment = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0xffffe0c0 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffc180 0xffffc180 0xffffb1e0 0xffffc180 0xffffc180 0xffffc180 0xffffd120 0xffff92a0 0xffff92a0 0xffff92a0 0xffff92a0 0xffff92a0 0xffff92a0 0xffff92a0 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0xffffe0c0 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffc180 0xffffc180 0xffffb1e0 0xffffc180 0xffffc180 0xffffc180 0xffffc180 0xffff92a0 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0xffffe0c0 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffc180 0xffffc180 0xffffb1e0 0xffffc180 0xffffc180 0xffffc180 0xffffd120 0xffff92a0 0xffff92a0 0xffff92a0 0xffff92a0 0xffff92a0 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0xffffe0c0 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffd120 0xffffc180 0xffffc180 0xffffb1e0 0xffffc180 0xffffc180 0xffffc180 0xffffd120 0xffff92a0 0xffff92a0 0xffff92a0 0xffff92a0 0xffff92a0 0xffff92a0>;
                    qcom,cpr-closed-loop-voltage-adjustment = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0xffffd8f0 0xffffd8f0 0xffffd508 0xffffd120 0xffffd120 0xffffcd38 0xffffc950 0xffffc950 0xffffc568 0xffffc180 0xffffc180 0xffffbd98 0xffffc568 0xffffcd38 0xffff9a70 0xffff9a70 0xffff9688 0xffff9688 0xffff92a0 0xffff92a0 0xffff92a0 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0xffffd8f0 0xffffd8f0 0xffffd508 0xffffd120 0xffffd120 0xffffcd38 0xffffc950 0xffffc950 0xffffc568 0xffffc180 0xffffc180 0xffffbd98 0xffffc180 0xffffc568 0xffff92a0 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0xffffd8f0 0xffffd8f0 0xffffd508 0xffffd120 0xffffd120 0xffffcd38 0xffffc950 0xffffc950 0xffffc568 0xffffc180 0xffffc180 0xffffbd98 0xffffc568 0xffffc950 0xffff9688 0xffff9688 0xffff92a0 0xffff92a0 0xffff92a0 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0xffffd8f0 0xffffd8f0 0xffffd508 0xffffd120 0xffffd120 0xffffcd38 0xffffc950 0xffffc950 0xffffc568 0xffffc180 0xffffc180 0xffffbd98 0xffffc568 0xffffc950 0xffff9a70 0xffff9688 0xffff9688 0xffff92a0 0xffff92a0 0xffff92a0>;
                    linux,phandle = <0x00000061>;
                    phandle = <0x00000061>;
                };
            };
        };
        cpr4-ctrl@5061000 {
            compatible = "qcom,cpr4-msm8998-v2-mmss-regulator";
            reg = <0x05061000 0x00004000 0x00784000 0x00001000 0x05065204 0x00000004>;
            reg-names = "cpr_ctrl", "fuse_base", "aging_allowed";
            clocks = <0x00000062 0x7bd750e8 0x0000003b 0xd5ccb7f4>;
            clock-names = "core_clk", "bus_clk";
            interrupts = <0x00000000 0x0000011d 0x00000001>;
            interrupt-names = "cpr";
            qcom,cpr-ctrl-name = "gfx";
            qcom,cpr-sensor-time = <0x000003e8>;
            qcom,cpr-loop-time = <0x004c4b40>;
            qcom,cpr-idle-cycles = <0x0000000f>;
            qcom,cpr-step-quot-init-min = <0x00000008>;
            qcom,cpr-step-quot-init-max = <0x0000000c>;
            qcom,cpr-count-mode = <0x00000000>;
            qcom,cpr-count-repeat = <0x00000001>;
            vdd-supply = <0x000000d0>;
            qcom,voltage-step = <0x00000fa0>;
            mem-acc-supply = <0x000000d1>;
            qcom,cpr-aging-ref-voltage = <0x00109a00>;
            qcom,cpr-aging-allowed-reg-mask = <0x00000003>;
            qcom,cpr-aging-allowed-reg-value = <0x00000003>;
            qcom,cpr-enable;
            thread@0 {
                qcom,cpr-thread-id = <0x00000000>;
                qcom,cpr-consecutive-up = <0x00000000>;
                qcom,cpr-consecutive-down = <0x00000002>;
                qcom,cpr-up-threshold = <0x00000000>;
                qcom,cpr-down-threshold = <0x00000002>;
                regulator {
                    regulator-name = "gfx_corner";
                    regulator-min-microvolt = <0x00000001>;
                    regulator-max-microvolt = <0x00000008>;
                    qcom,cpr-fuse-corners = <0x00000004>;
                    qcom,cpr-fuse-combos = <0x00000008>;
                    qcom,cpr-corners = <0x00000008>;
                    qcom,cpr-corner-fmax-map = <0x00000001 0x00000003 0x00000005 0x00000008>;
                    qcom,cpr-voltage-ceiling = <0x000aece0 0x000aece0 0x000bc7a0 0x000d6d80 0x000ddae0 0x000e7720 0x000f80c0 0x00109a00 0x000b0c20 0x000b0c20 0x000bc7a0 0x000cb200 0x000dfa20 0x000ec540 0x000fa000 0x00109a00 0x000b0c20 0x000b0c20 0x000bc7a0 0x000cb200 0x000dfa20 0x000ec540 0x000fa000 0x00109a00 0x000b0c20 0x000b0c20 0x000bc7a0 0x000cb200 0x000dfa20 0x000ec540 0x000fa000 0x00109a00 0x000b0c20 0x000b0c20 0x000bc7a0 0x000cb200 0x000dfa20 0x000ec540 0x000fa000 0x00109a00 0x000b0c20 0x000b0c20 0x000bc7a0 0x000cb200 0x000dfa20 0x000ec540 0x000fa000 0x00109a00 0x000b0c20 0x000b0c20 0x000bc7a0 0x000cb200 0x000dfa20 0x000ec540 0x000fa000 0x00109a00 0x000b0c20 0x000b0c20 0x000bc7a0 0x000cb200 0x000dfa20 0x000ec540 0x000fa000 0x00109a00>;
                    qcom,cpr-voltage-floor = <0x0007dfa0 0x0007dfa0 0x00081e20 0x0008e940 0x0009a4c0 0x000a4100 0x000add40 0x000b8920>;
                    qcom,mem-acc-voltage = <0x00000001 0x00000001 0x00000001 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002>;
                    qcom,corner-frequencies = <0x0aba9500 0x0f518240 0x14628180 0x18ad2380 0x1eb246c0 0x23863d00 0x27ef6380 0x2a51bd80>;
                    qcom,cpr-target-quotients = <0x00000000 0x00000000 0x00000000 0x00000000 0x0000014b 0x00000165 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000073 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000001d3 0x000001f4 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000c7 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000274 0x00000299 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000122 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000002fa 0x00000325 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000018d 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000003c4 0x000003f5 0x00000000 0x00000000 0x00000000 0x00000000 0x00000477 0x00000000 0x00000472 0x0000041f 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000051a 0x00000000 0x00000509 0x00000490 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000005bc 0x00000000 0x00000595 0x000004e8 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0000065b 0x00000000 0x0000062a 0x00000549 0x00000000 0x00000000>;
                    qcom,cpr-ro-scaling-factor = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000949 0x00000a0b 0x00000000 0x00000000 0x00000000 0x00000000 0x00000878 0x00000000 0x000008a1 0x00000739 0x000007cd 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000949 0x00000a0b 0x00000000 0x00000000 0x00000000 0x00000000 0x00000878 0x00000000 0x000008a1 0x00000739 0x000007cd 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000949 0x00000a0b 0x00000000 0x00000000 0x00000000 0x00000000 0x00000878 0x00000000 0x000008a1 0x00000739 0x000007cd 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000949 0x00000a0b 0x00000000 0x00000000 0x00000000 0x00000000 0x00000878 0x00000000 0x000008a1 0x00000739 0x000007cd 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000949 0x00000a0b 0x00000000 0x00000000 0x00000000 0x00000000 0x00000878 0x00000000 0x000008a1 0x00000739 0x000007cd 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000949 0x00000a0b 0x00000000 0x00000000 0x00000000 0x00000000 0x00000878 0x00000000 0x000008a1 0x00000739 0x000007cd 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000949 0x00000a0b 0x00000000 0x00000000 0x00000000 0x00000000 0x00000878 0x00000000 0x000008a1 0x00000739 0x000007cd 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000949 0x00000a0b 0x00000000 0x00000000 0x00000000 0x00000000 0x00000878 0x00000000 0x000008a1 0x00000739 0x000007cd 0x00000000>;
                    qcom,cpr-open-loop-voltage-fuse-adjustment = <0x0000ea60 0x00000000 0x00000000 0x00000000 0x0000ea60 0x00000000 0x00000000 0x00000000 0x0000ea60 0x00000000 0x00000000 0x00000000 0x0000ea60 0x00000000 0x00000000 0x00000000 0x0000ea60 0x00000000 0x00000000 0x00000000 0x0000ea60 0x00000000 0x00000000 0x00000000 0x0000ea60 0x00000000 0x00000000 0x00000000 0x0000ea60 0x00000000 0x00000000 0x00000000>;
                    qcom,cpr-closed-loop-voltage-adjustment = <0x00015f90 0x00009470 0x00006d60 0x00001f40 0x00000000 0x00007148 0x00002af8 0x00000000 0x00015f90 0x00009470 0x00006d60 0x00001f40 0x00000000 0x00007148 0x00002af8 0x00000000 0x00015f90 0x00009470 0x00006d60 0x00001f40 0x00000000 0x00007148 0x00002af8 0x00000000 0x00015f90 0x00009470 0x00006d60 0x00001f40 0x00000000 0x00007148 0x00002af8 0x00000000 0x00015f90 0x00009470 0x00006d60 0x00001f40 0x00000000 0x00007148 0x00002af8 0x00000000 0x00015f90 0x00009470 0x00006d60 0x00001f40 0x00000000 0x00007148 0x00002af8 0x00000000 0x00015f90 0x00009470 0x00006d60 0x00001f40 0x00000000 0x00007148 0x00002af8 0x00000000 0x00015f90 0x00009470 0x00006d60 0x00001f40 0x00000000 0x00007148 0x00002af8 0x00000000>;
                    qcom,cpr-floor-to-ceiling-max-range = <0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x00009c40 0x0000c350 0x0000c350>;
                    qcom,cpr-fused-closed-loop-voltage-adjustment-map = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000001 0x00000002 0x00000003 0x00000004>;
                    qcom,allow-voltage-interpolation;
                    qcom,cpr-scaled-open-loop-voltage-as-ceiling;
                    qcom,cpr-aging-max-voltage-adjustment = <0x00003a98>;
                    qcom,cpr-aging-ref-corner = <0x00000008>;
                    qcom,cpr-aging-ro-scaling-factor = <0x00000654>;
                    qcom,allow-aging-voltage-adjustment = <0x00000000>;
                    qcom,allow-aging-open-loop-voltage-adjustment = <0x00000001>;
                    linux,phandle = <0x0000002c>;
                    phandle = <0x0000002c>;
                };
            };
        };
        regulator@1fcf004 {
            compatible = "qcom,mem-acc-regulator";
            reg = <0x01fcf004 0x00000004>;
            reg-names = "acc-sel-l1";
            regulator-name = "gfx_mem_acc_corner";
            regulator-min-microvolt = <0x00000001>;
            regulator-max-microvolt = <0x00000002>;
            qcom,corner-acc-map = <0x00000001 0x00000000>;
            qcom,acc-sel-l1-bit-pos = <0x00000000>;
            qcom,acc-sel-l1-bit-size = <0x00000001>;
            linux,phandle = <0x000000d1>;
            phandle = <0x000000d1>;
        };
        qcom,spm@178120000 {
            compatible = "qcom,spm-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            reg = <0x17812000 0x00001000>;
            qcom,name = "gold-l2";
            qcom,saw2-ver-reg = <0x00000fd0>;
            qcom,cpu-vctl-list = <0x0000001a 0x0000001b 0x0000001c 0x0000001d>;
            qcom,vctl-timeout-us = <0x000001f4>;
            qcom,vctl-port = <0x00000000>;
            qcom,phase-port = <0x00000001>;
            qcom,saw2-avs-ctl = <0x01010031>;
            qcom,saw2-avs-limit = <0x04700470>;
            qcom,pfm-port = <0x00000002>;
        };
        qcom,spm@179120000 {
            compatible = "qcom,spm-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            reg = <0x17912000 0x00001000>;
            qcom,name = "silver-l2";
            qcom,saw2-ver-reg = <0x00000fd0>;
            qcom,cpu-vctl-list = <0x00000016 0x00000017 0x00000018 0x00000019>;
            qcom,vctl-timeout-us = <0x000001f4>;
            qcom,vctl-port = <0x00000000>;
            qcom,phase-port = <0x00000001>;
            qcom,saw2-avs-ctl = <0x01010031>;
            qcom,saw2-avs-limit = <0x04200420>;
            qcom,pfm-port = <0x00000002>;
        };
        qcom,lpm-levels {
            compatible = "qcom,lpm-levels";
            qcom,use-psci;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            qcom,pm-cluster@0 {
                reg = <0x00000000>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                label = "system";
                qcom,spm-device-names = "cci";
                qcom,psci-mode-shift = <0x00000008>;
                qcom,psci-mode-mask = <0x0000000f>;
                qcom,pm-cluster-level@0 {
                    reg = <0x00000000>;
                    label = "system-wfi";
                    qcom,psci-mode = <0x00000000>;
                    qcom,latency-us = <0x00000064>;
                    qcom,ss-power = <0x000002d5>;
                    qcom,energy-overhead = <0x00014c08>;
                    qcom,time-overhead = <0x00000078>;
                };
                qcom,pm-cluster-level@1 {
                    reg = <0x00000001>;
                    label = "system-pc";
                    qcom,psci-mode = <0x00000003>;
                    qcom,latency-us = <0x0000159e>;
                    qcom,ss-power = <0x0000018f>;
                    qcom,energy-overhead = <0x0032f7f9>;
                    qcom,time-overhead = <0x00004168>;
                    qcom,min-child-idx = <0x00000003>;
                    qcom,is-reset;
                    qcom,notify-rpm;
                };
                qcom,pm-cluster@0 {
                    reg = <0x00000000>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000000>;
                    label = "pwr";
                    qcom,spm-device-names = "l2";
                    qcom,cpu = <0x00000016 0x00000017 0x00000018 0x00000019>;
                    qcom,psci-mode-shift = <0x00000004>;
                    qcom,psci-mode-mask = <0x0000000f>;
                    qcom,pm-cluster-level@0 {
                        reg = <0x00000000>;
                        label = "pwr-l2-wfi";
                        qcom,psci-mode = <0x00000001>;
                        qcom,latency-us = <0x00000033>;
                        qcom,ss-power = <0x000001c4>;
                        qcom,energy-overhead = <0x00010eeb>;
                        qcom,time-overhead = <0x00000063>;
                    };
                    qcom,pm-cluster-level@1 {
                        reg = <0x00000001>;
                        label = "pwr-l2-dynret";
                        qcom,psci-mode = <0x00000002>;
                        qcom,latency-us = <0x00000293>;
                        qcom,ss-power = <0x000001b2>;
                        qcom,energy-overhead = <0x00071b3d>;
                        qcom,time-overhead = <0x000003d0>;
                        qcom,min-child-idx = <0x00000001>;
                    };
                    qcom,pm-cluster-level@2 {
                        reg = <0x00000002>;
                        label = "pwr-l2-ret";
                        qcom,psci-mode = <0x00000003>;
                        qcom,latency-us = <0x000002e7>;
                        qcom,ss-power = <0x000001a9>;
                        qcom,energy-overhead = <0x00099cb0>;
                        qcom,time-overhead = <0x00000520>;
                        qcom,min-child-idx = <0x00000002>;
                    };
                    qcom,pm-cluster-level@3 {
                        reg = <0x00000003>;
                        label = "pwr-l2-pc";
                        qcom,psci-mode = <0x00000004>;
                        qcom,latency-us = <0x000011d2>;
                        qcom,ss-power = <0x00000198>;
                        qcom,energy-overhead = <0x0024f450>;
                        qcom,time-overhead = <0x00001500>;
                        qcom,min-child-idx = <0x00000002>;
                        qcom,is-reset;
                    };
                    qcom,pm-cpu {
                        #address-cells = <0x00000001>;
                        #size-cells = <0x00000000>;
                        qcom,psci-mode-shift = <0x00000000>;
                        qcom,psci-mode-mask = <0x0000000f>;
                        qcom,pm-cpu-level@0 {
                            reg = <0x00000000>;
                            qcom,spm-cpu-mode = "wfi";
                            qcom,psci-cpu-mode = <0x00000001>;
                            qcom,latency-us = <0x0000002b>;
                            qcom,ss-power = <0x000001c6>;
                            qcom,energy-overhead = <0x000096ef>;
                            qcom,time-overhead = <0x00000053>;
                        };
                        qcom,pm-cpu-level@1 {
                            reg = <0x00000001>;
                            qcom,psci-cpu-mode = <0x00000002>;
                            qcom,spm-cpu-mode = "ret";
                            qcom,latency-us = <0x00000056>;
                            qcom,ss-power = <0x000001c1>;
                            qcom,energy-overhead = <0x00013278>;
                            qcom,time-overhead = <0x000000a7>;
                        };
                        qcom,pm-cpu-level@2 {
                            reg = <0x00000002>;
                            qcom,spm-cpu-mode = "pc";
                            qcom,psci-cpu-mode = <0x00000003>;
                            qcom,latency-us = <0x00000264>;
                            qcom,ss-power = <0x000001b4>;
                            qcom,energy-overhead = <0x000661b1>;
                            qcom,time-overhead = <0x00000375>;
                            qcom,is-reset;
                        };
                    };
                };
                qcom,pm-cluster@1 {
                    reg = <0x00000001>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000000>;
                    label = "perf";
                    qcom,spm-device-names = "l2";
                    qcom,cpu = <0x0000001a 0x0000001b 0x0000001c 0x0000001d>;
                    qcom,psci-mode-shift = <0x00000004>;
                    qcom,psci-mode-mask = <0x0000000f>;
                    qcom,pm-cluster-level@0 {
                        reg = <0x00000000>;
                        label = "perf-l2-wfi";
                        qcom,psci-mode = <0x00000001>;
                        qcom,latency-us = <0x00000033>;
                        qcom,ss-power = <0x00000200>;
                        qcom,energy-overhead = <0x00018692>;
                        qcom,time-overhead = <0x00000063>;
                    };
                    qcom,pm-cluster-level@1 {
                        reg = <0x00000001>;
                        label = "perf-l2-dynret";
                        qcom,psci-mode = <0x00000002>;
                        qcom,latency-us = <0x00000211>;
                        qcom,ss-power = <0x000001d4>;
                        qcom,energy-overhead = <0x0007948f>;
                        qcom,time-overhead = <0x00000367>;
                        qcom,min-child-idx = <0x00000001>;
                    };
                    qcom,pm-cluster-level@2 {
                        reg = <0x00000002>;
                        label = "perf-l2-ret";
                        qcom,psci-mode = <0x00000003>;
                        qcom,latency-us = <0x0000025d>;
                        qcom,ss-power = <0x000001c8>;
                        qcom,energy-overhead = <0x00091c86>;
                        qcom,time-overhead = <0x00000401>;
                        qcom,min-child-idx = <0x00000002>;
                    };
                    qcom,pm-cluster-level@3 {
                        reg = <0x00000003>;
                        label = "perf-l2-pc";
                        qcom,psci-mode = <0x00000004>;
                        qcom,latency-us = <0x000007eb>;
                        qcom,ss-power = <0x000001a4>;
                        qcom,energy-overhead = <0x0018c898>;
                        qcom,time-overhead = <0x00000abf>;
                        qcom,min-child-idx = <0x00000002>;
                        qcom,is-reset;
                    };
                    qcom,pm-cpu {
                        #address-cells = <0x00000001>;
                        #size-cells = <0x00000000>;
                        qcom,psci-mode-shift = <0x00000000>;
                        qcom,psci-mode-mask = <0x0000000f>;
                        qcom,pm-cpu-level@0 {
                            reg = <0x00000000>;
                            qcom,spm-cpu-mode = "wfi";
                            qcom,psci-cpu-mode = <0x00000001>;
                            qcom,latency-us = <0x0000002b>;
                            qcom,ss-power = <0x00000203>;
                            qcom,energy-overhead = <0x0000bd76>;
                            qcom,time-overhead = <0x00000056>;
                        };
                        qcom,pm-cpu-level@1 {
                            reg = <0x00000001>;
                            qcom,psci-cpu-mode = <0x00000002>;
                            qcom,spm-cpu-mode = "ret";
                            qcom,latency-us = <0x00000052>;
                            qcom,ss-power = <0x000001f9>;
                            qcom,energy-overhead = <0x000180e2>;
                            qcom,time-overhead = <0x000000a1>;
                        };
                        qcom,pm-cpu-level@2 {
                            reg = <0x00000002>;
                            qcom,spm-cpu-mode = "pc";
                            qcom,psci-cpu-mode = <0x00000003>;
                            qcom,latency-us = <0x0000020d>;
                            qcom,ss-power = <0x000001dc>;
                            qcom,energy-overhead = <0x000766ad>;
                            qcom,time-overhead = <0x0000035d>;
                            qcom,is-reset;
                        };
                    };
                };
            };
        };
        qcom,rpm-stats@200000 {
            compatible = "qcom,rpm-stats";
            reg = <0x00200000 0x00001000 0x00290014 0x00000004 0x0029001c 0x00000004>;
            reg-names = "phys_addr_base", "offset_addr", "heap_phys_addrbase";
            qcom,sleep-stats-version = <0x00000002>;
        };
        qcom,rpm-rail-stats@200000 {
            compatible = "qcom,rpm-rail-stats";
            reg = <0x00200000 0x00000100 0x0029000c 0x00000004>;
            reg-names = "phys_addr_base", "offset_addr";
        };
        qcom,rpm-log@200000 {
            compatible = "qcom,rpm-log";
            reg = <0x00200000 0x00004000 0x00290018 0x00000004>;
            qcom,rpm-addr-phys = <0x00200000>;
            qcom,offset-version = <0x00000004>;
            qcom,offset-page-buffer-addr = <0x00000024>;
            qcom,offset-log-len = <0x00000028>;
            qcom,offset-log-len-mask = <0x0000002c>;
            qcom,offset-page-indices = <0x00000038>;
        };
        qcom,rpm-master-stats@778150 {
            compatible = "qcom,rpm-master-stats";
            reg = <0x00778150 0x00005000>;
            qcom,masters = "APSS", "MPSS", "ADSP", "SLPI", "TZ", "SPSS";
            qcom,master-stats-version = <0x00000002>;
            qcom,master-offset = <0x00001000>;
        };
        memory@0x200000 {
            compatible = "qcom,rpm-msg-ram";
            reg = <0x00200000 0x00001000 0x00290000 0x00001000>;
            linux,phandle = <0x000000d2>;
            phandle = <0x000000d2>;
        };
        rpm-memory@0x778000 {
            compatible = "qcom,rpm-code-ram";
            reg = <0x00778000 0x00005000>;
            linux,phandle = <0x000000d3>;
            phandle = <0x000000d3>;
        };
        qcom,system-stats {
            compatible = "qcom,system-stats";
            qcom,rpm-msg-ram = <0x000000d2>;
            qcom,rpm-code-ram = <0x000000d3>;
            qcom,masters = "APSS", "MPSS", "ADSP", "SLPI", "TZ", "SPSS";
        };
        qcom,mpm@7781b8 {
            compatible = "qcom,mpm-v2";
            reg = <0x007781b8 0x00001000 0x17911008 0x00000004>;
            reg-names = "vmpm", "ipc";
            interrupts = <0x00000000 0x000000ab 0x00000001>;
            clocks = <0x0000003b 0x94adbf3d>;
            clock-names = "xo";
            qcom,num-mpm-irqs = <0x00000060>;
            qcom,ipc-bit-offset = <0x00000001>;
            qcom,gic-parent = <0x00000001>;
            qcom,gic-map = <0x0000001f 0x000000d4 0x00000002 0x000000d8 0x00000034 0x00000113 0x00000057 0x00000166 0x0000004f 0x0000017b 0x00000051 0x0000017b 0x00000050 0x00000180 0x000000ff 0x00000010 0x000000ff 0x00000011 0x000000ff 0x00000012 0x000000ff 0x00000013 0x000000ff 0x00000014 0x000000ff 0x00000015 0x000000ff 0x00000016 0x000000ff 0x00000017 0x000000ff 0x00000018 0x000000ff 0x0000001c 0x000000ff 0x0000001d 0x000000ff 0x0000001e 0x000000ff 0x00000020 0x000000ff 0x00000021 0x000000ff 0x00000022 0x000000ff 0x00000023 0x000000ff 0x00000024 0x000000ff 0x00000027 0x000000ff 0x00000028 0x000000ff 0x00000029 0x000000ff 0x0000002a 0x000000ff 0x0000002b 0x000000ff 0x0000002c 0x000000ff 0x0000002d 0x000000ff 0x0000002e 0x000000ff 0x0000002f 0x000000ff 0x00000030 0x000000ff 0x00000034 0x000000ff 0x00000036 0x000000ff 0x00000037 0x000000ff 0x00000038 0x000000ff 0x00000039 0x000000ff 0x0000003a 0x000000ff 0x0000003b 0x000000ff 0x0000003c 0x000000ff 0x0000003d 0x000000ff 0x0000003e 0x000000ff 0x0000003f 0x000000ff 0x00000040 0x000000ff 0x00000041 0x000000ff 0x00000042 0x000000ff 0x00000043 0x000000ff 0x00000044 0x000000ff 0x00000045 0x000000ff 0x00000046 0x000000ff 0x00000049 0x000000ff 0x0000004a 0x000000ff 0x0000004b 0x000000ff 0x0000004c 0x000000ff 0x0000004d 0x000000ff 0x0000004e 0x000000ff 0x0000004f 0x000000ff 0x00000050 0x000000ff 0x00000051 0x000000ff 0x00000052 0x000000ff 0x00000053 0x000000ff 0x00000054 0x000000ff 0x00000060 0x000000ff 0x00000061 0x000000ff 0x00000062 0x000000ff 0x00000064 0x000000ff 0x00000065 0x000000ff 0x00000066 0x000000ff 0x0000006a 0x000000ff 0x0000006b 0x000000ff 0x0000006d 0x000000ff 0x0000006e 0x000000ff 0x0000006f 0x000000ff 0x00000070 0x000000ff 0x00000073 0x000000ff 0x00000074 0x000000ff 0x00000075 0x000000ff 0x00000077 0x000000ff 0x0000007a 0x000000ff 0x0000007b 0x000000ff 0x0000007c 0x000000ff 0x0000007d 0x000000ff 0x0000007e 0x000000ff 0x0000007f 0x000000ff 0x00000080 0x000000ff 0x00000081 0x000000ff 0x00000082 0x000000ff 0x00000083 0x000000ff 0x00000084 0x000000ff 0x00000085 0x000000ff 0x00000086 0x000000ff 0x00000087 0x000000ff 0x00000088 0x000000ff 0x00000089 0x000000ff 0x0000008a 0x000000ff 0x0000008b 0x000000ff 0x0000008c 0x000000ff 0x0000008d 0x000000ff 0x00000091 0x000000ff 0x00000092 0x000000ff 0x00000093 0x000000ff 0x00000094 0x000000ff 0x00000095 0x000000ff 0x00000097 0x000000ff 0x00000098 0x000000ff 0x00000099 0x000000ff 0x0000009a 0x000000ff 0x0000009b 0x000000ff 0x0000009c 0x000000ff 0x0000009d 0x000000ff 0x0000009e 0x000000ff 0x0000009f 0x000000ff 0x000000a0 0x000000ff 0x000000a1 0x000000ff 0x000000a2 0x000000ff 0x000000a3 0x000000ff 0x000000a4 0x000000ff 0x000000a5 0x000000ff 0x000000a6 0x000000ff 0x000000a7 0x000000ff 0x000000a8 0x000000ff 0x000000a9 0x000000ff 0x000000aa 0x000000ff 0x000000ab 0x000000ff 0x000000ac 0x000000ff 0x000000ad 0x000000ff 0x000000b8 0x000000ff 0x000000b9 0x000000ff 0x000000ba 0x000000ff 0x000000bc 0x000000ff 0x000000bd 0x000000ff 0x000000be 0x000000ff 0x000000bf 0x000000ff 0x000000c0 0x000000ff 0x000000c2 0x000000ff 0x000000c3 0x000000ff 0x000000c4 0x000000ff 0x000000c5 0x000000ff 0x000000c7 0x000000ff 0x000000c8 0x000000ff 0x000000c9 0x000000ff 0x000000ca 0x000000ff 0x000000cb 0x000000ff 0x000000cc 0x000000ff 0x000000cd 0x000000ff 0x000000ce 0x000000ff 0x000000cf 0x000000ff 0x000000d0 0x000000ff 0x000000d1 0x000000ff 0x000000d2 0x000000ff 0x000000d3 0x000000ff 0x000000d5 0x000000ff 0x000000d6 0x000000ff 0x000000d7 0x000000ff 0x000000d9 0x000000ff 0x000000da 0x000000ff 0x000000db 0x000000ff 0x000000dc 0x000000ff 0x000000dd 0x000000ff 0x000000de 0x000000ff 0x000000df 0x000000ff 0x000000e0 0x000000ff 0x000000e1 0x000000ff 0x000000e2 0x000000ff 0x000000e3 0x000000ff 0x000000e4 0x000000ff 0x000000e5 0x000000ff 0x000000e6 0x000000ff 0x000000e7 0x000000ff 0x000000e8 0x000000ff 0x000000e9 0x000000ff 0x000000ea 0x000000ff 0x000000eb 0x000000ff 0x000000ec 0x000000ff 0x000000ed 0x000000ff 0x000000ee 0x000000ff 0x000000ef 0x000000ff 0x000000f0 0x000000ff 0x000000f1 0x000000ff 0x000000f2 0x000000ff 0x000000f3 0x000000ff 0x000000f4 0x000000ff 0x000000f5 0x000000ff 0x000000f6 0x000000ff 0x000000f7 0x000000ff 0x000000f8 0x000000ff 0x000000f9 0x000000ff 0x000000fa 0x000000ff 0x000000fb 0x000000ff 0x000000fc 0x000000ff 0x000000fd 0x000000ff 0x000000fe 0x000000ff 0x000000ff 0x000000ff 0x00000100 0x000000ff 0x00000101 0x000000ff 0x00000102 0x000000ff 0x00000103 0x000000ff 0x00000104 0x000000ff 0x00000105 0x000000ff 0x00000106 0x000000ff 0x00000107 0x000000ff 0x00000108 0x000000ff 0x00000109 0x000000ff 0x0000010a 0x000000ff 0x0000010b 0x000000ff 0x0000010c 0x000000ff 0x0000010d 0x000000ff 0x0000010e 0x000000ff 0x0000010f 0x000000ff 0x00000110 0x000000ff 0x00000111 0x000000ff 0x00000112 0x000000ff 0x00000114 0x000000ff 0x00000115 0x000000ff 0x00000116 0x000000ff 0x00000117 0x000000ff 0x00000118 0x000000ff 0x00000119 0x000000ff 0x0000011a 0x000000ff 0x0000011b 0x000000ff 0x0000011c 0x000000ff 0x0000011d 0x000000ff 0x0000011e 0x000000ff 0x0000011f 0x000000ff 0x00000120 0x000000ff 0x00000121 0x000000ff 0x00000122 0x000000ff 0x00000123 0x000000ff 0x00000124 0x000000ff 0x00000125 0x000000ff 0x00000126 0x000000ff 0x00000127 0x000000ff 0x00000128 0x000000ff 0x00000129 0x000000ff 0x0000012a 0x000000ff 0x0000012b 0x000000ff 0x0000012c 0x000000ff 0x0000012d 0x000000ff 0x0000012e 0x000000ff 0x0000012f 0x000000ff 0x00000130 0x000000ff 0x00000131 0x000000ff 0x00000132 0x000000ff 0x00000133 0x000000ff 0x00000134 0x000000ff 0x00000136 0x000000ff 0x00000137 0x000000ff 0x0000013c 0x000000ff 0x0000013d 0x000000ff 0x0000013e 0x000000ff 0x0000013f 0x000000ff 0x00000143 0x000000ff 0x00000144 0x000000ff 0x00000145 0x000000ff 0x00000146 0x000000ff 0x00000147 0x000000ff 0x00000148 0x000000ff 0x00000149 0x000000ff 0x0000014a 0x000000ff 0x0000014b 0x000000ff 0x0000014c 0x000000ff 0x0000014d 0x000000ff 0x0000014e 0x000000ff 0x0000014f 0x000000ff 0x00000150 0x000000ff 0x00000151 0x000000ff 0x00000152 0x000000ff 0x00000153 0x000000ff 0x00000154 0x000000ff 0x00000155 0x000000ff 0x00000156 0x000000ff 0x00000157 0x000000ff 0x00000158 0x000000ff 0x00000159 0x000000ff 0x0000015a 0x000000ff 0x0000015b 0x000000ff 0x0000015c 0x000000ff 0x0000015e 0x000000ff 0x0000015f 0x000000ff 0x00000164 0x000000ff 0x00000165 0x000000ff 0x00000167 0x000000ff 0x00000168 0x000000ff 0x00000169 0x000000ff 0x0000016a 0x000000ff 0x0000016b 0x000000ff 0x0000016c 0x000000ff 0x0000016d 0x000000ff 0x0000016e 0x000000ff 0x0000017c 0x000000ff 0x0000017d 0x000000ff 0x0000017e 0x000000ff 0x0000017f 0x000000ff 0x00000181 0x000000ff 0x00000182 0x000000ff 0x00000183 0x000000ff 0x00000184 0x000000ff 0x00000185 0x000000ff 0x00000186 0x000000ff 0x00000187 0x000000ff 0x00000188 0x000000ff 0x00000189 0x000000ff 0x0000018b 0x000000ff 0x0000018c 0x000000ff 0x0000018d 0x000000ff 0x0000018e 0x000000ff 0x0000018f 0x000000ff 0x00000190 0x000000ff 0x00000191 0x000000ff 0x00000192 0x000000ff 0x00000193 0x000000ff 0x00000194 0x000000ff 0x00000195 0x000000ff 0x00000196 0x000000ff 0x00000197 0x000000ff 0x00000198 0x000000ff 0x00000199 0x000000ff 0x0000019a 0x000000ff 0x0000019b 0x000000ff 0x0000019c 0x000000ff 0x0000019d 0x000000ff 0x0000019e 0x000000ff 0x0000019f 0x000000ff 0x000001a0 0x000000ff 0x000001a1 0x000000ff 0x000001a2 0x000000ff 0x000001a3 0x000000ff 0x000001a4 0x000000ff 0x000001a5 0x000000ff 0x000001a6 0x000000ff 0x000001a7 0x000000ff 0x000001a8 0x000000ff 0x000001a9 0x000000ff 0x000001aa 0x000000ff 0x000001ab 0x000000ff 0x000001ac 0x000000ff 0x000001ad 0x000000ff 0x000001ae 0x000000ff 0x000001af 0x000000ff 0x000001b0 0x000000ff 0x000001b1 0x000000ff 0x000001b2 0x000000ff 0x000001b3 0x000000ff 0x000001b4 0x000000ff 0x000001b5 0x000000ff 0x000001b6 0x000000ff 0x000001b7 0x000000ff 0x000001b8 0x000000ff 0x000001b9 0x000000ff 0x000001ba 0x000000ff 0x000001bb 0x000000ff 0x000001bc 0x000000ff 0x000001bd 0x000000ff 0x000001be 0x000000ff 0x000001bf 0x000000ff 0x000001c0 0x000000ff 0x000001c1 0x000000ff 0x000001c2 0x000000ff 0x000001c4 0x000000ff 0x000001c5 0x000000ff 0x000001c6 0x000000ff 0x000001c7 0x000000ff 0x000001c8 0x000000ff 0x000001c9 0x000000ff 0x000001ca 0x000000ff 0x000001cd 0x000000ff 0x000001ce 0x000000ff 0x000001cf 0x000000ff 0x000001d0 0x000000ff 0x000001d1 0x000000ff 0x000001d2 0x000000ff 0x000001d4 0x000000ff 0x000001d5 0x000000ff 0x000001d7 0x000000ff 0x000001d8 0x000000ff 0x000001d9 0x000000ff 0x000001dd 0x000000ff 0x000001de 0x000000ff 0x000001e0 0x000000ff 0x000001e1 0x000000ff 0x000001e2 0x000000ff 0x000001e3 0x000000ff 0x000001e4 0x000000ff 0x000001e5 0x000000ff 0x000001e6 0x000000ff 0x000001e7 0x000000ff 0x000001e8 0x000000ff 0x000001e9 0x000000ff 0x000001ea 0x000000ff 0x000001ee 0x000000ff 0x000001ef 0x000000ff 0x000001f0 0x000000ff 0x000001f1 0x000000ff 0x000001f2 0x000000ff 0x000001f3 0x000000ff 0x000001f7>;
            qcom,gpio-parent = <0x0000007e>;
            qcom,gpio-map = <0x00000003 0x00000001 0x00000004 0x00000005 0x00000005 0x00000009 0x00000006 0x0000000b 0x00000007 0x00000042 0x00000008 0x00000016 0x00000009 0x00000018 0x0000000a 0x0000001a 0x0000000b 0x00000022 0x0000000c 0x00000024 0x0000000d 0x00000025 0x0000000e 0x00000026 0x0000000f 0x00000028 0x00000010 0x0000002a 0x00000011 0x0000002e 0x00000012 0x00000032 0x00000013 0x00000035 0x00000014 0x00000036 0x00000015 0x00000038 0x00000016 0x00000039 0x00000017 0x0000003a 0x00000018 0x0000003b 0x00000019 0x0000003c 0x0000001a 0x0000003d 0x0000001b 0x0000003e 0x0000001c 0x0000003f 0x0000001d 0x00000040 0x0000001e 0x00000047 0x0000001f 0x00000049 0x00000020 0x0000004d 0x00000021 0x0000004e 0x00000022 0x0000004f 0x00000023 0x00000050 0x00000024 0x00000052 0x00000025 0x00000056 0x00000026 0x0000005b 0x00000027 0x0000005c 0x00000028 0x0000005f 0x00000029 0x00000061 0x0000002a 0x00000065 0x0000002b 0x00000068 0x0000002c 0x0000006a 0x0000002d 0x0000006c 0x0000002e 0x00000070 0x0000002f 0x00000071 0x00000030 0x0000006e 0x00000032 0x0000007f 0x00000033 0x00000073 0x00000036 0x00000074 0x00000037 0x00000075 0x00000038 0x00000076 0x00000039 0x00000077 0x0000003a 0x00000078 0x0000003b 0x00000079 0x0000003c 0x0000007a 0x0000003d 0x0000007b 0x0000003e 0x0000007c 0x0000003f 0x0000007d 0x00000040 0x0000007e 0x00000041 0x00000081 0x00000042 0x00000083 0x00000043 0x00000084 0x00000044 0x00000085 0x00000045 0x00000091>;
        };
        arm,smmu-anoc1@1680000 {
            status = "ok";
            compatible = "qcom,smmu-v2";
            reg = <0x01680000 0x00010000>;
            #iommu-cells = <0x00000000>;
            qcom,register-save;
            qcom,skip-init;
            #global-interrupts = <0x00000000>;
            interrupts = <0x00000000 0x0000016c 0x00000001 0x00000000 0x0000016d 0x00000001 0x00000000 0x0000016e 0x00000001 0x00000000 0x0000016f 0x00000001 0x00000000 0x00000170 0x00000001 0x00000000 0x00000171 0x00000001>;
            qcom,msm-bus,name = "smmu-bus-client-anoc1";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,active-only;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000054 0x0000274e 0x00000000 0x00000000 0x00000054 0x0000274e 0x00000000 0x000003e8>;
            attach-impl-defs = <0x00006000 0x00003270 0x00006060 0x00001055 0x00006070 0x00000019 0x00006074 0x00000039 0x00006078 0x00000041 0x0000607c 0x00000059 0x00006080 0x00000095 0x00006084 0x00000098 0x00006088 0x000000c0 0x0000608c 0x000000c0 0x000060f0 0x00000000 0x000060f4 0x00000002 0x000060f8 0x00000005 0x000060fc 0x00000008 0x00006100 0x00000016 0x00006104 0x00000017 0x00006108 0x00000019 0x0000610c 0x00000019 0x00006170 0x00000000 0x00006174 0x00000000 0x00006178 0x00000000 0x0000617c 0x00000000 0x00006180 0x00000000 0x00006184 0x00000000 0x00006188 0x00000000 0x0000618c 0x00000000 0x00006270 0x00000000 0x00006274 0x0000000d 0x00006278 0x0000000e 0x0000627c 0x00000012 0x00006280 0x00000016 0x00006284 0x00000016 0x00006288 0x00000018 0x0000628c 0x00000018 0x000062f0 0x00000018 0x000062f4 0x0000001b 0x000062f8 0x0000001c 0x000062fc 0x00000024 0x00006300 0x00000028 0x00006304 0x0000002b 0x00006308 0x00000031 0x0000630c 0x00000031 0x00006370 0x00000031 0x00006374 0x00000034 0x00006378 0x00000035 0x0000637c 0x00000047 0x00006380 0x0000004f 0x00006384 0x00000054 0x00006388 0x00000060 0x0000638c 0x00000060 0x000067a0 0x00000000 0x000067a4 0x000000a7 0x000067a8 0x000000c0 0x000067b0 0x00000000 0x000067b4 0x00000018 0x000067b8 0x0000007c 0x000067d0 0x00000000 0x000067dc 0x00000004 0x000067e0 0x00000008 0x00006800 0x00000006 0x00006900 0x000003ff 0x00006b64 0x00121151 0x00006b68 0xbb804080 0x00006c00 0x00000000 0x00006c04 0x00000000 0x00006c08 0x00000000 0x00006c0c 0x00000000 0x00006c10 0x00000000 0x00006c14 0x00000000 0x00006c18 0x00000000 0x00006c1c 0x00000000 0x00006c20 0x00000000 0x00006c24 0x00000000 0x00006c28 0x00000000 0x00006c2c 0x00000000 0x00006c30 0x00000000 0x00006c34 0x00000000 0x00006c38 0x00000000 0x00006c3c 0x00000000 0x00006c40 0x00000000 0x00006c44 0x00000000 0x00006c48 0x00000000 0x00006c4c 0x00000000 0x00006c50 0x00000000 0x00006c54 0x00000000 0x00006c58 0x00000000 0x00006c5c 0x00000000 0x00006c60 0x00000000 0x00006c64 0x00000000 0x00006c68 0x00000000 0x00006c6c 0x00000000 0x00006c70 0x00000000 0x00006c74 0x00000000 0x00006c78 0x00000000 0x00006c7c 0x00000000 0x00006c80 0x00000000 0x00006c84 0x00000001 0x00006c88 0x00000000 0x00006c8c 0x00000000 0x00006c90 0x00000004 0x00006c94 0x00000003 0x00006c98 0x00000002 0x00006c9c 0x00000000 0x00006ca0 0x00000005 0x00006ca4 0x00000005 0x00006ca8 0x00000000 0x00006cac 0x00000000 0x00006cb0 0x00000000 0x00006cb4 0x00000000 0x00006cb8 0x00000000 0x00006cbc 0x00000000 0x00006cc0 0x00000000 0x00006cc4 0x00000000 0x00006cc8 0x00000000 0x00006ccc 0x00000000 0x00006cd0 0x00000000 0x00006cd4 0x00000000 0x00006cd8 0x00000000 0x00006cdc 0x00000000 0x00006ce0 0x00000000 0x00006ce4 0x00000000 0x00006ce8 0x00000000 0x00006cec 0x00000000 0x00006cf0 0x00000000 0x00006cf4 0x00000000 0x00006cf8 0x00000000 0x00006cfc 0x00000000 0x00006d00 0x00000000 0x00006d04 0x00000000 0x00006d08 0x00000000 0x00006d0c 0x00000000 0x00006d10 0x00000000 0x00006d14 0x00000000 0x00006d18 0x00000000 0x00006d1c 0x00000000 0x00006d20 0x00000000 0x00006d24 0x00000000 0x00006d28 0x00000000 0x00006d2c 0x00000000 0x00006d30 0x00000000 0x00006d34 0x00000000 0x00006d38 0x00000000 0x00006d3c 0x00000000 0x00006d40 0x00000000 0x00006d44 0x00000000 0x00006d48 0x00000000 0x00006d4c 0x00000000 0x00006d50 0x00000000 0x00006d54 0x00000000 0x00006d58 0x00000000 0x00006d5c 0x00000000 0x00006d60 0x00000000 0x00006d64 0x00000000 0x00006d68 0x00000000 0x00006d6c 0x00000000 0x00006d70 0x00000000 0x00006d74 0x00000000 0x00006d78 0x00000000 0x00006d7c 0x00000000 0x00006d80 0x00000000 0x00006d84 0x00000000 0x00006d88 0x00000000 0x00006d8c 0x00000000 0x00006d90 0x00000000 0x00006d94 0x00000000 0x00006d98 0x00000000 0x00006d9c 0x00000000 0x00006da0 0x00000000 0x00006da4 0x00000000 0x00006da8 0x00000000 0x00006dac 0x00000000 0x00006db0 0x00000000 0x00006db4 0x00000000 0x00006db8 0x00000000 0x00006dbc 0x00000000 0x00006dc0 0x00000000 0x00006dc4 0x00000000 0x00006dc8 0x00000000 0x00006dcc 0x00000000 0x00006dd0 0x00000000 0x00006dd4 0x00000000 0x00006dd8 0x00000000 0x00006ddc 0x00000000 0x00006de0 0x00000000 0x00006de4 0x00000000 0x00006de8 0x00000000 0x00006dec 0x00000000 0x00006df0 0x00000000 0x00006df4 0x00000000 0x00006df8 0x00000000 0x00006dfc 0x00000000>;
            linux,phandle = <0x000000a1>;
            phandle = <0x000000a1>;
        };
        arm,smmu-anoc2@16c0000 {
            status = "ok";
            compatible = "qcom,smmu-v2";
            reg = <0x016c0000 0x00040000>;
            #iommu-cells = <0x00000001>;
            qcom,register-save;
            qcom,skip-init;
            #global-interrupts = <0x00000000>;
            interrupts = <0x00000000 0x00000175 0x00000001 0x00000000 0x00000176 0x00000001 0x00000000 0x00000177 0x00000001 0x00000000 0x00000178 0x00000001 0x00000000 0x00000179 0x00000001 0x00000000 0x0000017a 0x00000001 0x00000000 0x000001ce 0x00000001 0x00000000 0x000001cf 0x00000001 0x00000000 0x000001d0 0x00000001 0x00000000 0x000001d1 0x00000001>;
            qcom,msm-bus,name = "smmu-bus-client-anoc2";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,active-only;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000075 0x00002751 0x00000000 0x00000000 0x00000075 0x00002751 0x00000000 0x000003e8>;
            attach-impl-defs = <0x00006000 0x00003270 0x00006060 0x00001055 0x00006070 0x00000012 0x00006074 0x00000026 0x00006078 0x0000003a 0x0000607c 0x0000003c 0x00006080 0x0000003f 0x00006084 0x00000067 0x00006088 0x0000006c 0x0000608c 0x00000074 0x00006090 0x0000007c 0x00006094 0x00000080 0x00006098 0x000000a0 0x0000609c 0x000000a0 0x000060a0 0x000000a0 0x000060a4 0x000000a0 0x000060a8 0x000000a0 0x000060ac 0x000000a0 0x000060f0 0x00000000 0x000060f4 0x00000001 0x000060f8 0x00000003 0x000060fc 0x00000004 0x00006100 0x00000005 0x00006104 0x00000007 0x00006108 0x00000008 0x0000610c 0x00000010 0x00006110 0x00000010 0x00006114 0x00000010 0x00006118 0x00000012 0x0000611c 0x00000012 0x00006120 0x00000012 0x00006124 0x00000012 0x00006128 0x00000012 0x0000612c 0x00000012 0x00006170 0x00000000 0x00006174 0x00000000 0x00006178 0x00000000 0x0000617c 0x00000000 0x00006180 0x00000000 0x00006184 0x00000000 0x00006188 0x00000000 0x0000618c 0x00000000 0x00006190 0x00000000 0x00006194 0x00000000 0x00006198 0x00000000 0x0000619c 0x00000000 0x000061a0 0x00000000 0x000061a4 0x00000000 0x000061a8 0x00000000 0x000061ac 0x00000000 0x00006270 0x00000000 0x00006274 0x00000001 0x00006278 0x00000002 0x0000627c 0x00000004 0x00006280 0x00000004 0x00006284 0x00000006 0x00006288 0x00000006 0x0000628c 0x00000018 0x00006290 0x0000001a 0x00006294 0x0000001a 0x00006298 0x0000001e 0x0000629c 0x0000001e 0x000062a0 0x0000001e 0x000062a4 0x0000001e 0x000062a8 0x0000001e 0x000062ac 0x0000001e 0x000062f0 0x0000001e 0x000062f4 0x00000024 0x000062f8 0x0000002a 0x000062fc 0x0000002c 0x00006300 0x0000002d 0x00006304 0x00000033 0x00006308 0x00000034 0x0000630c 0x0000003a 0x00006310 0x0000003c 0x00006314 0x00000044 0x00006318 0x00000048 0x0000631c 0x00000048 0x00006320 0x00000048 0x00006324 0x00000048 0x00006328 0x00000048 0x0000632c 0x00000048 0x00006370 0x00000048 0x00006374 0x0000004d 0x00006378 0x00000052 0x0000637c 0x00000056 0x00006380 0x00000059 0x00006384 0x00000063 0x00006388 0x00000068 0x0000638c 0x00000070 0x00006390 0x00000078 0x00006394 0x00000088 0x00006398 0x00000090 0x0000639c 0x00000090 0x000063a0 0x00000090 0x000063a4 0x00000090 0x000063a8 0x00000090 0x000063ac 0x00000090 0x000067a0 0x00000000 0x000067a4 0x0000008e 0x000067a8 0x000000a0 0x000067b0 0x00000000 0x000067b4 0x0000001e 0x000067b8 0x000000c6 0x000067d0 0x00000000 0x000067dc 0x00000004 0x000067e0 0x00000008 0x00006800 0x00000006 0x00006900 0x000003ff 0x00006b48 0x00330331 0x00006b4c 0x00000081 0x00006b50 0x00001313 0x00006b64 0x00121155 0x00006b68 0xea880920 0x00006b70 0x10100101 0x00006b74 0x0c0c0000 0x00006b78 0x0c0c0000 0x00006b80 0x20012001 0x00006b84 0x20012001 0x00006c00 0x00000005 0x00006c04 0x00000000 0x00006c08 0x00000005 0x00006c0c 0x00000000 0x00006c10 0x00000005 0x00006c14 0x00000000 0x00006c18 0x00000005 0x00006c1c 0x00000000 0x00006c20 0x00000005 0x00006c24 0x00000000 0x00006c28 0x00000000 0x00006c2c 0x00000000 0x00006c30 0x00000000 0x00006c34 0x00000000 0x00006c38 0x00000000 0x00006c3c 0x00000000 0x00006c40 0x00000000 0x00006c44 0x00000000 0x00006c48 0x00000000 0x00006c4c 0x00000000 0x00006c50 0x00000000 0x00006c54 0x00000000 0x00006c58 0x00000000 0x00006c5c 0x00000000 0x00006c60 0x00000000 0x00006c64 0x00000000 0x00006c68 0x00000000 0x00006c6c 0x00000000 0x00006c70 0x00000000 0x00006c74 0x00000000 0x00006c78 0x00000000 0x00006c7c 0x00000000 0x00006c80 0x00000000 0x00006c84 0x00000000 0x00006c88 0x00000000 0x00006c8c 0x00000000 0x00006c90 0x00000000 0x00006c94 0x00000000 0x00006c98 0x00000000 0x00006c9c 0x00000000 0x00006ca0 0x00000000 0x00006ca4 0x00000000 0x00006ca8 0x00000000 0x00006cac 0x00000000 0x00006cb0 0x00000000 0x00006cb4 0x00000000 0x00006cb8 0x00000000 0x00006cbc 0x00000000 0x00006cc0 0x00000000 0x00006cc4 0x00000000 0x00006cc8 0x00000000 0x00006ccc 0x00000000 0x00006cd0 0x00000000 0x00006cd4 0x00000000 0x00006cd8 0x00000000 0x00006cdc 0x00000000 0x00006ce0 0x00000000 0x00006ce4 0x00000000 0x00006ce8 0x00000000 0x00006cec 0x00000000 0x00006cf0 0x00000000 0x00006cf4 0x00000000 0x00006cf8 0x00000000 0x00006cfc 0x00000000 0x00006d00 0x00000008 0x00006d04 0x00000000 0x00006d08 0x00000008 0x00006d0c 0x00000000 0x00006d10 0x00000007 0x00006d14 0x00000000 0x00006d18 0x00000003 0x00006d1c 0x00000002 0x00006d20 0x00000004 0x00006d24 0x00000000 0x00006d28 0x00000004 0x00006d2c 0x00000000 0x00006d30 0x00000006 0x00006d34 0x00000000 0x00006d38 0x00000009 0x00006d3c 0x00000000 0x00006d40 0x00000000 0x00006d44 0x00000001 0x00006d48 0x00000004 0x00006d4c 0x00000000 0x00006d50 0x00000004 0x00006d54 0x00000000 0x00006d58 0x00000000 0x00006d5c 0x00000000 0x00006d60 0x00000000 0x00006d64 0x00000000 0x00006d68 0x00000000 0x00006d6c 0x00000000 0x00006d70 0x00000000 0x00006d74 0x00000000 0x00006d78 0x00000000 0x00006d7c 0x00000000 0x00006d80 0x00000000 0x00006d84 0x00000000 0x00006d88 0x00000000 0x00006d8c 0x00000000 0x00006d90 0x00000000 0x00006d94 0x00000000 0x00006d98 0x00000000 0x00006d9c 0x00000000 0x00006da0 0x00000000 0x00006da4 0x00000000 0x00006da8 0x00000000 0x00006dac 0x00000000 0x00006db0 0x00000000 0x00006db4 0x00000000 0x00006db8 0x00000000 0x00006dbc 0x00000000 0x00006dc0 0x00000000 0x00006dc4 0x00000000 0x00006dc8 0x00000000 0x00006dcc 0x00000000 0x00006dd0 0x00000000 0x00006dd4 0x00000000 0x00006dd8 0x00000000 0x00006ddc 0x00000000 0x00006de0 0x00000000 0x00006de4 0x00000000 0x00006de8 0x00000000 0x00006dec 0x00000000 0x00006df0 0x00000000 0x00006df4 0x00000000 0x00006df8 0x00000000 0x00006dfc 0x00000000>;
            linux,phandle = <0x00000065>;
            phandle = <0x00000065>;
        };
        arm,smmu-lpass_q6@5100000 {
            status = "ok";
            compatible = "qcom,smmu-v2";
            reg = <0x05100000 0x00040000>;
            #iommu-cells = <0x00000001>;
            qcom,tz-device-id = "LPASS";
            qcom,register-save;
            qcom,skip-init;
            #global-interrupts = <0x00000000>;
            interrupts = <0x00000000 0x000000e2 0x00000004 0x00000000 0x00000189 0x00000004 0x00000000 0x0000018a 0x00000004 0x00000000 0x0000018b 0x00000004 0x00000000 0x0000018c 0x00000004 0x00000000 0x0000018d 0x00000004 0x00000000 0x0000018e 0x00000004 0x00000000 0x0000018f 0x00000004 0x00000000 0x00000190 0x00000004 0x00000000 0x00000191 0x00000004 0x00000000 0x00000192 0x00000004 0x00000000 0x00000193 0x00000004 0x00000000 0x00000089 0x00000004>;
            vdd-supply = <0x000000d4>;
            clocks = <0x0000003b 0xc76f702f>;
            clock-names = "lpass_q6_smmu_clk";
            #clock-cells = <0x00000001>;
            attach-impl-defs = <0x00006000 0x00003270 0x00006060 0x00001055 0x00006070 0x000000e0 0x00006074 0x000000e0 0x00006078 0x000000e0 0x0000607c 0x000000e0 0x000060f0 0x000000c0 0x000060f4 0x000000c8 0x000060f8 0x000000d0 0x000060fc 0x000000d8 0x00006170 0x00000000 0x00006174 0x00000030 0x00006178 0x00000060 0x0000617c 0x00000090 0x00006270 0x00000000 0x00006274 0x00000002 0x00006278 0x00000004 0x0000627c 0x00000006 0x000062f0 0x00000008 0x000062f4 0x0000000e 0x000062f8 0x00000014 0x000062fc 0x0000001a 0x00006370 0x00000020 0x00006374 0x00000040 0x00006378 0x00000060 0x0000637c 0x00000080 0x000067a0 0x00000000 0x000067a4 0x00000000 0x000067a8 0x00000020 0x000067b0 0x00000000 0x000067b4 0x00000008 0x000067b8 0x000000c8 0x000067d0 0x00000004 0x000067dc 0x00000008 0x000067e0 0x00000008 0x00006800 0x00000006 0x00006900 0x000003ff 0x00006924 0x00000202 0x00006928 0x00010a00 0x00006930 0x00000500 0x00006b64 0x00121151 0x00006b68 0x8a840080 0x00006c00 0x00000000 0x00006c04 0x00000000 0x00006c08 0x00000000 0x00006c0c 0x00000000 0x00006c10 0x00000001 0x00006c14 0x00000001 0x00006c18 0x00000001 0x00006c1c 0x00000001 0x00006c20 0x00000002 0x00006c24 0x00000002 0x00006c28 0x00000002 0x00006c2c 0x00000002 0x00006c30 0x00000003 0x00006c34 0x00000003 0x00006c38 0x00000003 0x00006c3c 0x00000003>;
            linux,phandle = <0x00000067>;
            phandle = <0x00000067>;
        };
        arm,smmu-mmss@cd00000 {
            status = "ok";
            compatible = "qcom,smmu-v2";
            reg = <0x0cd00000 0x00040000>;
            #iommu-cells = <0x00000001>;
            qcom,register-save;
            qcom,no-smr-check;
            qcom,skip-init;
            #global-interrupts = <0x00000000>;
            interrupts = <0x00000000 0x00000107 0x00000004 0x00000000 0x0000010a 0x00000004 0x00000000 0x0000010b 0x00000004 0x00000000 0x0000010c 0x00000004 0x00000000 0x000000f4 0x00000004 0x00000000 0x000000f5 0x00000004 0x00000000 0x000000f7 0x00000004 0x00000000 0x000000f8 0x00000004 0x00000000 0x000000f9 0x00000004 0x00000000 0x000000fa 0x00000004 0x00000000 0x000000fb 0x00000004 0x00000000 0x000000fc 0x00000004 0x00000000 0x000000fd 0x00000004 0x00000000 0x000000fe 0x00000004 0x00000000 0x000000ff 0x00000004 0x00000000 0x00000100 0x00000004 0x00000000 0x00000104 0x00000004 0x00000000 0x00000105 0x00000004 0x00000000 0x00000106 0x00000004 0x00000000 0x00000110 0x00000004>;
            vdd-supply = <0x00000028>;
            clocks = <0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39>;
            clock-names = "mmss_mnoc_ahb_clk", "mmss_bimc_smmu_ahb_clk", "mmss_bimc_smmu_axi_clk";
            #clock-cells = <0x00000001>;
            qcom,msm-bus,name = "smmu-bus-client-mmss";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,active-only;
            qcom,msm-bus,num-paths = <0x00000002>;
            qcom,msm-bus,vectors-KBps = <0x00000066 0x000002d2 0x00000000 0x00000000 0x0000001d 0x00000200 0x00000000 0x00000000 0x00000066 0x000002d2 0x00000000 0x000003e8 0x0000001d 0x00000200 0x00000000 0x000003e8>;
            attach-impl-defs = <0x00006000 0x00003270 0x00006060 0x00001055 0x00006800 0x00000006 0x00006900 0x000003ff 0x00006924 0x00000204 0x00006928 0x00011002 0x00006930 0x00000800 0x00006960 0xffffffff 0x00006964 0xffffffff 0x00006968 0xffffffff 0x0000696c 0xffffffff 0x00006b48 0x00330330 0x00006b4c 0x00000081 0x00006b50 0x00003333 0x00006b54 0x00003333 0x00006b64 0x001a5555 0x00006b68 0x9aaa892a 0x00006b70 0x10100002 0x00006b74 0x10100002 0x00006b78 0x10100002 0x00006b80 0x20042004 0x00006b84 0x20042004>;
            linux,phandle = <0x000000d6>;
            phandle = <0x000000d6>;
        };
        arm,smmu-kgsl@5040000 {
            status = "ok";
            compatible = "qcom,smmu-v2";
            reg = <0x05040000 0x00010000>;
            #iommu-cells = <0x00000001>;
            qcom-tz-device-id = "GPU";
            qcom,dynamic;
            qcom,register-save;
            qcom,skip-init;
            #global-interrupts = <0x00000000>;
            interrupts = <0x00000000 0x00000149 0x00000004 0x00000000 0x0000014a 0x00000004 0x00000000 0x0000014b 0x00000001>;
            qcom,deferred-regulator-disable-delay = <0x00000050>;
            vdd-supply = <0x000000d5>;
            clocks = <0x0000003b 0x72f20a57 0x0000003b 0x3edd69ad 0x0000003b 0x3909459b>;
            clock-names = "gcc_gpu_cfg_ahb_clk", "gcc_bimc_gfx_clk", "gcc_gpu_bimc_gfx_clk";
            #clock-cells = <0x00000001>;
            attach-impl-defs = <0x00006000 0x00002378 0x00006060 0x00001055 0x00006470 0x00110011 0x00006478 0x00000000 0x0000647c 0x01000100 0x00006480 0x81108110 0x00006484 0x81108110 0x00006488 0x03e003e0 0x0000648c 0x03e003e0 0x00006490 0x80008010 0x00006494 0x00008020 0x0000649c 0x00000006 0x00006800 0x00000006 0x00006900 0x000003ff 0x00006924 0x00000604 0x00006928 0x00011000 0x00006930 0x00000800 0x00006960 0x00000003 0x00006b64 0x001a5551 0x00006b68 0x2aaa2f82>;
            linux,phandle = <0x000001b5>;
            phandle = <0x000001b5>;
        };
        iommu_test_device {
            compatible = "iommu-debug-test";
            iommus = <0x000000d6 0x0000002a>;
        };
        iommu_coherent_test_device {
            compatible = "iommu-debug-test";
            iommus = <0x000000d6 0x0000002b>;
            dma-coherent;
        };
        qcom,ion {
            compatible = "qcom,msm-ion";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            qcom,ion-heap@25 {
                reg = <0x00000019>;
                qcom,ion-heap-type = "SYSTEM";
            };
            qcom,ion-heap@22 {
                reg = <0x00000016>;
                memory-region = <0x00000066>;
                qcom,ion-heap-type = "DMA";
            };
            qcom,ion-heap@27 {
                reg = <0x0000001b>;
                memory-region = <0x000000d7>;
                qcom,ion-heap-type = "DMA";
            };
            qcom,ion-heap@13 {
                reg = <0x0000000d>;
                memory-region = <0x000000d8>;
                qcom,ion-heap-type = "DMA";
            };
            qcom,ion-heap@10 {
                reg = <0x0000000a>;
                memory-region = <0x000000d9>;
                qcom,ion-heap-type = "HYP_CMA";
            };
            qcom,ion-heap@9 {
                reg = <0x00000009>;
                qcom,ion-heap-type = "SYSTEM_SECURE";
            };
        };
        qcom,msm-cam@8c0000 {
            compatible = "qcom,msm-cam";
            reg = <0x008c0000 0x00040000>;
            reg-names = "msm-cam";
            status = "ok";
            bus-vectors = "suspend", "svs", "nominal", "turbo";
            qcom,bus-votes = <0x00000000 0x11e1a300 0x2625a000 0x2625a000>;
        };
        qcom,csiphy@ca34000 {
            cell-index = <0x00000000>;
            compatible = "qcom,csiphy-v5.01", "qcom,csiphy";
            reg = <0x0ca34000 0x00001000>;
            reg-names = "csiphy";
            interrupts = <0x00000000 0x0000004e 0x00000000>;
            interrupt-names = "csiphy";
            gdscr-supply = <0x00000029>;
            bimc_smmu-supply = <0x00000028>;
            qcom,cam-vreg-name = "gdscr", "bimc_smmu";
            clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39 0x00000027 0xa51f2c1d 0x00000027 0x120618d6 0x00000027 0x227e65bc 0x00000027 0xccfe39ef 0x00000027 0x56114361 0x00000027 0xc8a309be 0x00000027 0x7a78864e 0x00000027 0xbda4f0e3 0x00000027 0x8cceb70a 0x00000027 0x96c81af8>;
            clock-names = "mmssnoc_axi", "mnoc_ahb", "bmic_smmu_ahb", "bmic_smmu_axi", "camss_ahb_clk", "camss_top_ahb_clk", "csi_src_clk", "csi_clk", "cphy_csid_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk";
            qcom,clock-rates = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x10595550 0x00000000 0x00000000 0x0bebc200 0x00000000 0x00000000 0x10595550 0x00000000>;
            status = "ok";
        };
        qcom,csiphy@ca35000 {
            cell-index = <0x00000001>;
            compatible = "qcom,csiphy-v5.01", "qcom,csiphy";
            reg = <0x0ca35000 0x00001000>;
            reg-names = "csiphy";
            interrupts = <0x00000000 0x0000004f 0x00000000>;
            interrupt-names = "csiphy";
            gdscr-supply = <0x00000029>;
            bimc_smmu-supply = <0x00000028>;
            qcom,cam-vreg-name = "gdscr", "bimc_smmu";
            clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39 0x00000027 0xa51f2c1d 0x00000027 0x120618d6 0x00000027 0x6a2a6c36 0x00000027 0x3eeeaac0 0x00000027 0x79fbcd8a 0x00000027 0x7c0fe23a 0x00000027 0x6e6c1de5 0x00000027 0xbda4f0e3 0x00000027 0x8cceb70a 0x00000027 0xee9ac2bb>;
            clock-names = "mmssnoc_axi", "mnoc_ahb", "bmic_smmu_ahb", "bmic_smmu_axi", "camss_ahb_clk", "camss_top_ahb_clk", "csi_src_clk", "csi_clk", "cphy_csid_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk";
            qcom,clock-rates = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x10595550 0x00000000 0x00000000 0x0bebc200 0x00000000 0x00000000 0x10595550 0x00000000>;
            status = "ok";
        };
        qcom,csiphy@ca36000 {
            cell-index = <0x00000002>;
            compatible = "qcom,csiphy-v5.01", "qcom,csiphy";
            reg = <0x0ca36000 0x00001000>;
            reg-names = "csiphy";
            interrupts = <0x00000000 0x00000050 0x00000000>;
            interrupt-names = "csiphy";
            gdscr-supply = <0x00000029>;
            bimc_smmu-supply = <0x00000028>;
            qcom,cam-vreg-name = "gdscr", "bimc_smmu";
            clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39 0x00000027 0xa51f2c1d 0x00000027 0x120618d6 0x00000027 0x4113589f 0x00000027 0x94524569 0x00000027 0xf295e3ef 0x00000027 0x62ffea9c 0x00000027 0x0235e2de 0x00000027 0xbda4f0e3 0x00000027 0x8cceb70a 0x00000027 0x3365e70e>;
            clock-names = "mmssnoc_axi", "mnoc_ahb", "bmic_smmu_ahb", "bmic_smmu_axi", "camss_ahb_clk", "camss_top_ahb_clk", "csi_src_clk", "csi_clk", "cphy_csid_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk";
            qcom,clock-rates = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x10595550 0x00000000 0x00000000 0x0bebc200 0x00000000 0x00000000 0x10595550 0x00000000>;
            status = "ok";
        };
        qcom,csid@ca30000 {
            cell-index = <0x00000000>;
            compatible = "qcom,csid-v5.0", "qcom,csid";
            reg = <0x0ca30000 0x00000400>;
            reg-names = "csid";
            interrupts = <0x00000000 0x00000128 0x00000000>;
            interrupt-names = "csid";
            qcom,csi-vdd-voltage = <0x00124f80>;
            qcom,mipi-csi-vdd-supply = <0x00000069>;
            gdscr-supply = <0x00000029>;
            vdd_sec-supply = <0x00000068>;
            bimc_smmu-supply = <0x00000028>;
            qcom,cam-vreg-name = "vdd_sec", "gdscr", "bimc_smmu";
            clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39 0x00000027 0xa51f2c1d 0x00000027 0x120618d6 0x00000027 0xbda4f0e3 0x00000027 0x227e65bc 0x00000027 0x8cceb70a 0x00000027 0xccfe39ef 0x00000027 0x2b58d241 0x00000027 0x01d5bf83 0x00000027 0x9e26509d 0x00000027 0x56114361>;
            clock-names = "mmssnoc_axi", "mnoc_ahb", "bmic_smmu_ahb", "bmic_smmu_axi", "camss_ahb_clk", "camss_top_ahb_clk", "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src", "csi_clk", "csi_ahb_clk", "csi_rdi_clk", "csi_pix_clk", "cphy_csid_clk";
            qcom,clock-rates = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x10595550 0x10595550 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            status = "ok";
        };
        qcom,csid@ca30400 {
            cell-index = <0x00000001>;
            compatible = "qcom,csid-v5.0", "qcom,csid";
            reg = <0x0ca30400 0x00000400>;
            reg-names = "csid";
            interrupts = <0x00000000 0x00000129 0x00000000>;
            interrupt-names = "csid";
            qcom,csi-vdd-voltage = <0x00124f80>;
            qcom,mipi-csi-vdd-supply = <0x00000069>;
            gdscr-supply = <0x00000029>;
            vdd_sec-supply = <0x00000068>;
            bimc_smmu-supply = <0x00000028>;
            qcom,cam-vreg-name = "vdd_sec", "gdscr", "bimc_smmu";
            clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39 0x00000027 0xa51f2c1d 0x00000027 0x120618d6 0x00000027 0xbda4f0e3 0x00000027 0x6a2a6c36 0x00000027 0x8cceb70a 0x00000027 0x3eeeaac0 0x00000027 0x7073244b 0x00000027 0x43185024 0x00000027 0xf1375139 0x00000027 0x79fbcd8a>;
            clock-names = "mmssnoc_axi", "mnoc_ahb", "bmic_smmu_ahb", "bmic_smmu_axi", "camss_ahb_clk", "camss_top_ahb_clk", "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src", "csi_clk", "csi_ahb_clk", "csi_rdi_clk", "csi_pix_clk", "cphy_csid_clk";
            qcom,clock-rates = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x10595550 0x10595550 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            status = "ok";
        };
        qcom,csid@ca30800 {
            cell-index = <0x00000002>;
            compatible = "qcom,csid-v5.0", "qcom,csid";
            reg = <0x0ca30800 0x00000400>;
            reg-names = "csid";
            interrupts = <0x00000000 0x0000012a 0x00000000>;
            interrupt-names = "csid";
            qcom,csi-vdd-voltage = <0x00124f80>;
            qcom,mipi-csi-vdd-supply = <0x00000069>;
            gdscr-supply = <0x00000029>;
            vdd_sec-supply = <0x00000068>;
            bimc_smmu-supply = <0x00000028>;
            qcom,cam-vreg-name = "vdd_sec", "gdscr", "bimc_smmu";
            clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39 0x00000027 0xa51f2c1d 0x00000027 0x120618d6 0x00000027 0xbda4f0e3 0x00000027 0x4113589f 0x00000027 0x8cceb70a 0x00000027 0x94524569 0x00000027 0x681c1479 0x00000027 0x4bf01dc5 0x00000027 0xf4de617d 0x00000027 0xf295e3ef>;
            clock-names = "mmssnoc_axi", "mnoc_ahb", "bmic_smmu_ahb", "bmic_smmu_axi", "camss_ahb_clk", "camss_top_ahb_clk", "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src", "csi_clk", "csi_ahb_clk", "csi_rdi_clk", "csi_pix_clk", "cphy_csid_clk";
            qcom,clock-rates = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x10595550 0x10595550 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            status = "ok";
        };
        qcom,csid@ca30c00 {
            cell-index = <0x00000003>;
            compatible = "qcom,csid-v5.0", "qcom,csid";
            reg = <0x0ca30c00 0x00000400>;
            reg-names = "csid";
            interrupts = <0x00000000 0x0000012b 0x00000000>;
            interrupt-names = "csid";
            qcom,csi-vdd-voltage = <0x00124f80>;
            qcom,mipi-csi-vdd-supply = <0x00000069>;
            gdscr-supply = <0x00000029>;
            vdd_sec-supply = <0x00000068>;
            bimc_smmu-supply = <0x00000028>;
            qcom,cam-vreg-name = "vdd_sec", "gdscr", "bimc_smmu";
            clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39 0x00000027 0xa51f2c1d 0x00000027 0x120618d6 0x00000027 0xbda4f0e3 0x00000027 0xfd934012 0x00000027 0x8cceb70a 0x00000027 0x55e4bbae 0x00000027 0xfae7c29b 0x00000027 0x6983a4cd 0x00000027 0xc166a015 0x00000027 0x100188e9>;
            clock-names = "mmssnoc_axi", "mnoc_ahb", "bmic_smmu_ahb", "bmic_smmu_axi", "camss_ahb_clk", "camss_top_ahb_clk", "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src", "csi_clk", "csi_ahb_clk", "csi_rdi_clk", "csi_pix_clk", "cphy_csid_clk";
            qcom,clock-rates = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x10595550 0x10595550 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            status = "ok";
        };
        qcom,cam_smmu {
            compatible = "qcom,msm-cam-smmu";
            status = "ok";
            msm_cam_smmu_cb1 {
                compatible = "qcom,msm-cam-smmu-cb";
                iommus = <0x000000d6 0x00000c00 0x000000d6 0x00000c01 0x000000d6 0x00000c02 0x000000d6 0x00000c03>;
                label = "vfe";
                qcom,scratch-buf-support;
            };
            msm_cam_smmu_cb2 {
                compatible = "qcom,msm-cam-smmu-cb";
                iommus = <0x000000d6 0x00000a00>;
                label = "cpp";
            };
            msm_cam_smmu_cb3 {
                compatible = "qcom,msm-cam-smmu-cb";
                iommus = <0x000000d6 0x00000a01>;
                label = "camera_fd";
            };
            msm_cam_smmu_cb4 {
                compatible = "qcom,msm-cam-smmu-cb";
                iommus = <0x000000d6 0x00000800>;
                label = "jpeg_enc0";
            };
            msm_cam_smmu_cb5 {
                compatible = "qcom,msm-cam-smmu-cb";
                iommus = <0x000000d6 0x00000801>;
                label = "jpeg_dma";
            };
        };
        qcom,fd@caa4000 {
            cell-index = <0x00000000>;
            compatible = "qcom,face-detection";
            reg = <0x0caa4000 0x00000800 0x0caa5000 0x00000400 0x0ca80000 0x00003000>;
            reg-names = "fd_core", "fd_misc", "fd_vbif";
            interrupts = <0x00000000 0x00000125 0x00000000>;
            interrupt-names = "fd";
            smmu-vdd-supply = <0x00000028>;
            camss-vdd-supply = <0x00000029>;
            vdd-supply = <0x000000da>;
            qcom,vdd-names = "smmu-vdd", "camss-vdd", "vdd";
            clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39 0x00000027 0xa51f2c1d 0x00000027 0x120618d6 0x00000027 0x749e7eb0 0x00000027 0x8ea480c5 0x00000027 0x4ff1da4d 0x00000027 0xd84e390b 0x00000027 0x1b33a88e>;
            clock-names = "mmssnoc_axi", "mmss_mnoc_ahb_clk", "mmss_bimc_smmu_ahb_clk", "mmss_bimc_smmu_axi_clk", "mmss_camss_ahb_clk", "mmss_camss_top_ahb_clk", "mmss_fd_core_clk", "mmss_fd_core_uar_clk", "mmss_fd_ahb_clk", "mmss_camss_cpp_axi_clk", "mmss_camss_cpp_vbif_ahb_clk";
            qcom,clock-rates = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x18148d00 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x05f5e100 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x18148d00 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x18148d00 0x00000000 0x00000000 0x00000000 0x00000000>;
            qcom,msm-bus,name = "msm_camera_fd";
            qcom,msm-bus,num-cases = <0x00000004>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x0000006a 0x00000200 0x00000000 0x00000000 0x0000006a 0x00000200 0x00000659 0x00000000 0x0000006a 0x00000200 0x00000bb3 0x00000000 0x0000006a 0x00000200 0x00001c20 0x00000000>;
            qcom,fd-vbif-reg-settings = <0x00000020 0x10000000 0x30000000 0x00000024 0x10000000 0x30000000 0x00000028 0x10000000 0x30000000 0x0000002c 0x10000000 0x30000000>;
            qcom,fd-misc-reg-settings = <0x00000020 0x00000002 0x00000003 0x00000024 0x00000002 0x00000003>;
            status = "ok";
        };
        qcom,cpp@ca04000 {
            cell-index = <0x00000000>;
            compatible = "qcom,cpp";
            reg = <0x0ca04000 0x00000100 0x0ca80000 0x00003000 0x0ca18000 0x00003000 0x0c8c36d4 0x00000004>;
            reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
            interrupts = <0x00000000 0x00000126 0x00000000>;
            interrupt-names = "cpp";
            smmu-vdd-supply = <0x00000028>;
            camss-vdd-supply = <0x00000029>;
            vdd-supply = <0x000000da>;
            qcom,vdd-names = "smmu-vdd", "camss-vdd", "vdd";
            clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0xa51f2c1d 0x00000027 0x120618d6 0x00000027 0x8382f56d 0x00000027 0x8e99ef57 0x00000027 0xd5554f15 0x00000027 0xd84e390b 0x00000027 0x6c6fd3c7 0x00000027 0xc365ac39 0x00000027 0x1b33a88e>;
            clock-names = "mmssnoc_axi_clk", "mnoc_ahb_clk", "camss_ahb_clk", "camss_top_ahb_clk", "cpp_src_clk", "cpp_core_clk", "camss_cpp_ahb_clk", "camss_cpp_axi_clk", "micro_iface_clk", "mmss_smmu_axi_clk", "cpp_vbif_ahb_clk";
            qcom,clock-rates = <0x00000000 0x00000000 0x00000000 0x00000000 0x0bebc200 0x0bebc200 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            qcom,min-clock-rate = <0x0bebc200>;
            qcom,bus-master = <0x00000001>;
            qcom,vbif-qos-setting = <0x00000020 0x10000000 0x00000024 0x10000000 0x00000028 0x10000000 0x0000002c 0x10000000>;
            status = "ok";
            qcom,msm-bus,name = "msm_camera_cpp";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x0000006a 0x00000200 0x00000000 0x00000000 0x0000006a 0x00000200 0x00000000 0x00000000>;
            qcom,msm-bus-vector-dyn-vote;
            resets = <0x00000027 0x00000000>;
            reset-names = "micro_iface_reset";
            qcom,src-clock-rates = <0x05f5e100 0x0bebc200 0x16e36000 0x18148d00 0x1c9c3800 0x22551000 0x23c34600>;
            qcom,micro-reset;
            qcom,cpp-fw-payload-info {
                qcom,stripe-base = <0x00000316>;
                qcom,plane-base = <0x000002cb>;
                qcom,stripe-size = <0x0000003f>;
                qcom,plane-size = <0x00000019>;
                qcom,fe-ptr-off = <0x0000000b>;
                qcom,we-ptr-off = <0x00000017>;
                qcom,ref-fe-ptr-off = <0x00000011>;
                qcom,ref-we-ptr-off = <0x00000024>;
                qcom,we-meta-ptr-off = <0x0000002a>;
                qcom,fe-mmu-pf-ptr-off = <0x00000007>;
                qcom,ref-fe-mmu-pf-ptr-off = <0x0000000a>;
                qcom,we-mmu-pf-ptr-off = <0x0000000d>;
                qcom,dup-we-mmu-pf-ptr-off = <0x00000012>;
                qcom,ref-we-mmu-pf-ptr-off = <0x00000017>;
                qcom,set-group-buffer-len = <0x00000087>;
                qcom,dup-frame-indicator-off = <0x00000046>;
            };
        };
        qcom,ispif@ca31000 {
            cell-index = <0x00000000>;
            compatible = "qcom,ispif-v3.0", "qcom,ispif";
            reg = <0x0ca31000 0x00000c00 0x0ca00020 0x00000004>;
            reg-names = "ispif", "csi_clk_mux";
            interrupts = <0x00000000 0x00000135 0x00000000>;
            interrupt-names = "ispif";
            qcom,num-isps = <0x00000002>;
            camss-vdd-supply = <0x00000029>;
            vfe0-vdd-supply = <0x000000db>;
            vfe1-vdd-supply = <0x000000dc>;
            qcom,vdd-names = "camss-vdd", "vfe0-vdd", "vfe1-vdd";
            qcom,clock-cntl-support;
            clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0xa51f2c1d 0x00000027 0x120618d6 0x00000027 0xbda4f0e3 0x00000027 0x227e65bc 0x00000027 0x6a2a6c36 0x00000027 0x4113589f 0x00000027 0xfd934012 0x00000027 0x01d5bf83 0x00000027 0x43185024 0x00000027 0x4bf01dc5 0x00000027 0x6983a4cd 0x00000027 0x9e26509d 0x00000027 0xf1375139 0x00000027 0xf4de617d 0x00000027 0xc166a015 0x00000027 0xccfe39ef 0x00000027 0x3eeeaac0 0x00000027 0x94524569 0x00000027 0x55e4bbae 0x00000027 0xa0c2bd8f 0x00000027 0xead28288 0x00000027 0x3b30b798 0x00000027 0x4e357366 0x00000027 0xc216b14d 0x00000027 0xfe729af7>;
            clock-names = "mmssnoc_axi", "mnoc_ahb_clk", "camss_ahb_clk", "camss_top_ahb_clk", "ispif_ahb_clk", "csi0_src_clk", "csi1_src_clk", "csi2_src_clk", "csi3_src_clk", "csi0_rdi_clk", "csi1_rdi_clk", "csi2_rdi_clk", "csi3_rdi_clk", "csi0_pix_clk", "csi1_pix_clk", "csi2_pix_clk", "csi3_pix_clk", "camss_csi0_clk", "camss_csi1_clk", "camss_csi2_clk", "camss_csi3_clk", "vfe0_clk_src", "camss_vfe_vfe0_clk", "camss_csi_vfe0_clk", "vfe1_clk_src", "camss_vfe_vfe1_clk", "camss_csi_vfe1_clk";
            qcom,clock-rates = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            qcom,clock-control = "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "INIT_RATE", "INIT_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE";
            status = "ok";
        };
        qcom,vfe0@ca10000 {
            cell-index = <0x00000000>;
            compatible = "qcom,vfe48";
            reg = <0x0ca10000 0x00004000 0x0ca40000 0x00003000>;
            reg-names = "vfe", "vfe_vbif";
            interrupts = <0x00000000 0x0000013a 0x00000000>;
            interrupt-names = "vfe";
            vdd-supply = <0x000000db>;
            camss-vdd-supply = <0x00000029>;
            smmu-vdd-supply = <0x00000028>;
            qcom,vdd-names = "vdd", "camss-vdd", "smmu-vdd";
            clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39 0x00000027 0xa51f2c1d 0x00000027 0x120618d6 0x00000027 0xa0c2bd8f 0x00000027 0xead28288 0x00000027 0xa0428287 0x00000027 0x137bd0bd 0x00000027 0x0109a9c6 0x00000027 0xe626d8a1 0x00000027 0x3b30b798>;
            clock-names = "mmssnoc_axi", "mnoc_ahb_clk", "bimc_smmu_ahb_clk", "bimc_smmu_axi_clk", "camss_ahb_clk", "camss_top_ahb_clk", "vfe_clk_src", "camss_vfe_clk", "camss_vfe_stream_clk", "camss_vfe_ahb_clk", "camss_vfe_vbif_ahb_clk", "camss_vfe_vbif_axi_clk", "camss_csi_vfe_clk";
            qcom,clock-rates = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x1c9c3800 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x22551000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x23c34600 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            status = "ok";
            qos-entries = <0x00000008>;
            qos-regs = <0x00000404 0x00000408 0x0000040c 0x00000410 0x00000414 0x00000418 0x0000041c 0x00000420>;
            qos-settings = <0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9>;
            vbif-entries = <0x00000001>;
            vbif-regs = <0x00000124>;
            vbif-settings = <0x00000003>;
            ds-entries = <0x00000011>;
            ds-regs = <0x00000424 0x00000428 0x0000042c 0x00000430 0x00000434 0x00000438 0x0000043c 0x00000440 0x00000444 0x00000448 0x0000044c 0x00000450 0x00000454 0x00000458 0x0000045c 0x00000460 0x00000464>;
            ds-settings = <0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0x40000103>;
            qcom,msm-bus,name = "msm_camera_vfe";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x0000001d 0x00000200 0x00000000 0x00000000 0x0000001d 0x00000200 0x05f5e100 0x05f5e100>;
            qcom,msm-bus-vector-dyn-vote;
        };
        qcom,vfe1@ca14000 {
            cell-index = <0x00000001>;
            compatible = "qcom,vfe48";
            reg = <0x0ca14000 0x00004000 0x0ca40000 0x00003000>;
            reg-names = "vfe", "vfe_vbif";
            interrupts = <0x00000000 0x0000013b 0x00000000>;
            interrupt-names = "vfe";
            vdd-supply = <0x000000dc>;
            camss-vdd-supply = <0x00000029>;
            smmu-vdd-supply = <0x00000028>;
            qcom,vdd-names = "vdd", "camss-vdd", "smmu-vdd";
            clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39 0x00000027 0xa51f2c1d 0x00000027 0x120618d6 0x00000027 0x4e357366 0x00000027 0xc216b14d 0x00000027 0x745af3b6 0x00000027 0xac0154c0 0x00000027 0x0109a9c6 0x00000027 0xe626d8a1 0x00000027 0xfe729af7>;
            clock-names = "mmssnoc_axi", "mnoc_ahb_clk", "bimc_smmu_ahb_clk", "bimc_smmu_axi_clk", "camss_ahb_clk", "camss_top_ahb_clk", "vfe_clk_src", "camss_vfe_clk", "camss_vfe_stream_clk", "camss_vfe_ahb_clk", "camss_vfe_vbif_ahb_clk", "camss_vfe_vbif_axi_clk", "camss_csi_vfe_clk";
            qcom,clock-rates = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x1c9c3800 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x22551000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x23c34600 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            status = "ok";
            qos-entries = <0x00000008>;
            qos-regs = <0x00000404 0x00000408 0x0000040c 0x00000410 0x00000414 0x00000418 0x0000041c 0x00000420>;
            qos-settings = <0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9>;
            vbif-entries = <0x00000001>;
            vbif-regs = <0x00000124>;
            vbif-settings = <0x00000003>;
            ds-entries = <0x00000011>;
            ds-regs = <0x00000424 0x00000428 0x0000042c 0x00000430 0x00000434 0x00000438 0x0000043c 0x00000440 0x00000444 0x00000448 0x0000044c 0x00000450 0x00000454 0x00000458 0x0000045c 0x00000460 0x00000464>;
            ds-settings = <0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0x40000103>;
            qcom,msm-bus,name = "msm_camera_vfe";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x0000001d 0x00000200 0x00000000 0x00000000 0x0000001d 0x00000200 0x05f5e100 0x05f5e100>;
            qcom,msm-bus-vector-dyn-vote;
        };
        qcom,vfe {
            compatible = "qcom,vfe";
            num_child = <0x00000002>;
        };
        qcom,cci@ca0c000 {
            cell-index = <0x00000000>;
            compatible = "qcom,cci";
            reg = <0x0ca0c000 0x00004000>;
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "cci";
            interrupts = <0x00000000 0x00000127 0x00000000>;
            interrupt-names = "cci";
            status = "ok";
            mmagic-supply = <0x00000028>;
            gdscr-supply = <0x00000029>;
            qcom,cam-vreg-name = "mmagic", "gdscr";
            clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39 0x00000027 0xa51f2c1d 0x00000027 0x120618d6 0x00000027 0x822f3d97 0x00000027 0xfda8bb6a 0x00000027 0x71bb5c97>;
            clock-names = "mmssnoc_axi", "mnoc_ahb", "smmu_ahb", "smmu_axi", "camss_ahb_clk", "camss_top_ahb_clk", "cci_src_clk", "cci_ahb_clk", "camss_cci_clk";
            qcom,clock-rates = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x0124f800 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x023c3460 0x00000000 0x00000000>;
            pinctrl-names = "cci_default", "cci_suspend";
            pinctrl-0 = <0x000000dd 0x000000de>;
            pinctrl-1 = <0x000000df 0x000000e0>;
            gpios = <0x0000007e 0x00000011 0x00000000 0x0000007e 0x00000012 0x00000000 0x0000007e 0x00000013 0x00000000 0x0000007e 0x00000014 0x00000000>;
            qcom,gpio-tbl-num = <0x00000000 0x00000001 0x00000002 0x00000003>;
            qcom,gpio-tbl-flags = <0x00000001 0x00000001 0x00000001 0x00000001>;
            qcom,gpio-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
            qcom,i2c_standard_mode {
                status = "ok";
                qcom,hw-thigh = <0x000000c9>;
                qcom,hw-tlow = <0x000000ae>;
                qcom,hw-tsu-sto = <0x000000cc>;
                qcom,hw-tsu-sta = <0x000000e7>;
                qcom,hw-thd-dat = <0x00000016>;
                qcom,hw-thd-sta = <0x000000a2>;
                qcom,hw-tbuf = <0x000000e3>;
                qcom,hw-scl-stretch-en = <0x00000000>;
                qcom,hw-trdhld = <0x00000006>;
                qcom,hw-tsp = <0x00000003>;
                qcom,cci-clk-src = <0x023c3460>;
            };
            qcom,i2c_fast_mode {
                status = "ok";
                qcom,hw-thigh = <0x00000026>;
                qcom,hw-tlow = <0x00000038>;
                qcom,hw-tsu-sto = <0x00000028>;
                qcom,hw-tsu-sta = <0x00000028>;
                qcom,hw-thd-dat = <0x00000016>;
                qcom,hw-thd-sta = <0x00000023>;
                qcom,hw-tbuf = <0x0000003e>;
                qcom,hw-scl-stretch-en = <0x00000000>;
                qcom,hw-trdhld = <0x00000006>;
                qcom,hw-tsp = <0x00000003>;
                qcom,cci-clk-src = <0x023c3460>;
            };
            qcom,i2c_custom_mode {
                status = "ok";
                qcom,hw-thigh = <0x00000026>;
                qcom,hw-tlow = <0x00000038>;
                qcom,hw-tsu-sto = <0x00000028>;
                qcom,hw-tsu-sta = <0x00000028>;
                qcom,hw-thd-dat = <0x00000016>;
                qcom,hw-thd-sta = <0x00000023>;
                qcom,hw-tbuf = <0x0000003e>;
                qcom,hw-scl-stretch-en = <0x00000001>;
                qcom,hw-trdhld = <0x00000006>;
                qcom,hw-tsp = <0x00000003>;
                qcom,cci-clk-src = <0x023c3460>;
            };
            qcom,i2c_fast_plus_mode {
                status = "ok";
                qcom,hw-thigh = <0x00000010>;
                qcom,hw-tlow = <0x00000016>;
                qcom,hw-tsu-sto = <0x00000011>;
                qcom,hw-tsu-sta = <0x00000012>;
                qcom,hw-thd-dat = <0x00000010>;
                qcom,hw-thd-sta = <0x0000000f>;
                qcom,hw-tbuf = <0x00000018>;
                qcom,hw-scl-stretch-en = <0x00000000>;
                qcom,hw-trdhld = <0x00000003>;
                qcom,hw-tsp = <0x00000003>;
                qcom,cci-clk-src = <0x023c3460>;
            };
            qcom,eeprom@1 {
                status = "ok";
                cell-index = <0x00000001>;
                reg = <0x00000001>;
                compatible = "qcom,eeprom";
                position = <0x00000001>;
                qcom,slave-addr = <0x000000a2>;
                qcom,cci-master = <0x00000001>;
                qcom,num-blocks = <0x00000018>;
                qcom,i2c-freq-mode = <0x00000001>;
                qcom,page0 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen0 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll0 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr0 = <0x000000a2>;
                qcom,mem0 = <0x00000100 0x00000000 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page1 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen1 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll1 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr1 = <0x000000a2>;
                qcom,mem1 = <0x00000100 0x00000100 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page2 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen2 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll2 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr2 = <0x000000a2>;
                qcom,mem2 = <0x00000100 0x00000200 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page3 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen3 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll3 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr3 = <0x000000a2>;
                qcom,mem3 = <0x00000100 0x00000300 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page4 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen4 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll4 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr4 = <0x000000a2>;
                qcom,mem4 = <0x00000100 0x00000400 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page5 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen5 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll5 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr5 = <0x000000a2>;
                qcom,mem5 = <0x00000100 0x00000500 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page6 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen6 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll6 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr6 = <0x000000a2>;
                qcom,mem6 = <0x00000100 0x00000600 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page7 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen7 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll7 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr7 = <0x000000a2>;
                qcom,mem7 = <0x00000100 0x00000700 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page8 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen8 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll8 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr8 = <0x000000a2>;
                qcom,mem8 = <0x00000100 0x00000800 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page9 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen9 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll9 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr9 = <0x000000a2>;
                qcom,mem9 = <0x00000100 0x00000900 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page10 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen10 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll10 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr10 = <0x000000a2>;
                qcom,mem10 = <0x00000100 0x00000a00 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page11 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen11 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll11 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr11 = <0x000000a2>;
                qcom,mem11 = <0x00000100 0x00000b00 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page12 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen12 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll12 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr12 = <0x000000a2>;
                qcom,mem12 = <0x00000100 0x00000c00 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page13 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen13 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll13 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr13 = <0x000000a2>;
                qcom,mem13 = <0x00000100 0x00000d00 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page14 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen14 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll14 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr14 = <0x000000a2>;
                qcom,mem14 = <0x00000100 0x00000e00 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page15 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen15 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll15 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr15 = <0x000000a2>;
                qcom,mem15 = <0x00000100 0x00000f00 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page16 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen16 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll16 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr16 = <0x000000a2>;
                qcom,mem16 = <0x00000100 0x00001000 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page17 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen17 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll17 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr17 = <0x000000a2>;
                qcom,mem17 = <0x00000100 0x00001100 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page18 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen18 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll18 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr18 = <0x000000a2>;
                qcom,mem18 = <0x00000100 0x00001200 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page19 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen19 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll19 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr19 = <0x000000a2>;
                qcom,mem19 = <0x00000100 0x00001300 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page20 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen20 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll20 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr20 = <0x000000a2>;
                qcom,mem20 = <0x00000100 0x00001400 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page21 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen21 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll21 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr21 = <0x000000a2>;
                qcom,mem21 = <0x00000100 0x00001500 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page22 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen22 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll22 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr22 = <0x000000a2>;
                qcom,mem22 = <0x00000100 0x00001600 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page23 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen23 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll23 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr23 = <0x000000a2>;
                qcom,mem23 = <0x00000002 0x00001700 0x00000002 0x00000000 0x00000001 0x00000000>;
                cam_vio-supply = <0x000000e1>;
                qcom,cam-vreg-name = "cam_vio";
                qcom,cam-vreg-min-voltage = <0x00000000>;
                qcom,cam-vreg-max-voltage = <0x00000000>;
                qcom,cam-vreg-op-mode = <0x00000000>;
                pinctrl-names = "cam_default", "cam_suspend";
                pinctrl-0 = <0x000000e2>;
                pinctrl-1 = <0x000000e3>;
                gpios = <0x0000007e 0x00000009 0x00000000>;
                qcom,gpio-vio = <0x00000000>;
                qcom,gpio-req-tbl-num = <0x00000000>;
                qcom,gpio-req-tbl-flags = <0x00000000>;
                qcom,gpio-req-tbl-label = "CAM_VIO";
                qcom,cam-power-seq-type = "sensor_vreg";
                qcom,cam-power-seq-val = "cam_vio";
                qcom,cam-power-seq-cfg-val = <0x00000001>;
                qcom,cam-power-seq-delay = <0x00000001>;
                clocks = <0x00000027 0x42545468 0x00000027 0x8820556e>;
                clock-names = "cam_src_clk", "cam_clk";
                qcom,clock-rates = <0x016e3600 0x00000000>;
                linux,phandle = <0x000000e6>;
                phandle = <0x000000e6>;
            };
            qcom,camera@1 {
                status = "ok";
                cell-index = <0x00000001>;
                compatible = "qcom,camera";
                reg = <0x00000001>;
                qcom,csiphy-sd-index = <0x00000001>;
                qcom,csid-sd-index = <0x00000001>;
                qcom,mount-angle = <0x0000005a>;
                qcom,led-flash-src = <0x000000e4>;
                qcom,actuator-src = <0x000000e5>;
                qcom,eeprom-src = <0x000000e6>;
                cam_vio-supply = <0x000000e1>;
                cam_vana-supply = <0x00000035>;
                cam_vaf-supply = <0x00000035>;
                cam_v_custom1-supply = <0x000000e7>;
                qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vaf", "cam_vdig";
                qcom,cam-vreg-min-voltage = <0x00000000 0x00328980 0x00328980 0x0014a140>;
                qcom,cam-vreg-max-voltage = <0x00000000 0x0036ee80 0x0036ee80 0x0014a140>;
                qcom,cam-vreg-op-mode = <0x00000000 0x0036ee80 0x0036ee80 0x0014a140>;
                qcom,gpio-no-mux = <0x00000000>;
                pinctrl-names = "cam_default", "cam_suspend";
                pinctrl-0 = <0x000000e8 0x000000e2 0x000000e9 0x000000ea>;
                pinctrl-1 = <0x000000eb 0x000000e3 0x000000ec 0x000000ed>;
                gpios = <0x0000007e 0x0000000f 0x00000000 0x0000007e 0x00000009 0x00000000 0x0000007e 0x00000008 0x00000000 0x0000007e 0x00000017 0x00000000 0x0000007e 0x0000004d 0x00000000>;
                qcom,gpio-reset = <0x00000001>;
                qcom,gpio-vdig = <0x00000002>;
                qcom,gpio-vana = <0x00000003>;
                qcom,gpio-vaf = <0x00000004>;
                qcom,gpio-req-tbl-num = <0x00000000 0x00000001 0x00000002 0x00000003 0x00000004>;
                qcom,gpio-req-tbl-flags = <0x00000001 0x00000000 0x00000000 0x00000000 0x00000000>;
                qcom,gpio-req-tbl-label = "CAMIF_MCLK_1", "CAM_RESET_1", "CAM_VDIG_1", "CAM_VANA_1", "CAM_AF_EN_1";
                qcom,sensor-position = <0x00000000>;
                qcom,sensor-mode = <0x00000000>;
                qcom,cci-master = <0x00000001>;
                clocks = <0x00000027 0x42545468 0x00000027 0x8820556e>;
                clock-names = "cam_src_clk", "cam_clk";
                qcom,clock-rates = <0x016e3600 0x00000000>;
            };
            qcom,actuator@0 {
                cell-index = <0x00000000>;
                reg = <0x00000000>;
                compatible = "qcom,actuator";
                qcom,cci-master = <0x00000000>;
                pinctrl-names = "cam_default", "cam_suspend";
                pinctrl-0 = <0x000000ee>;
                pinctrl-1 = <0x000000ef>;
                status = "ok";
                linux,phandle = <0x000000f4>;
                phandle = <0x000000f4>;
            };
            qcom,actuator@1 {
                cell-index = <0x00000001>;
                reg = <0x00000001>;
                compatible = "qcom,actuator";
                qcom,cci-master = <0x00000001>;
                pinctrl-names = "cam_default", "cam_suspend";
                pinctrl-0 = <0x000000ea>;
                pinctrl-1 = <0x000000ed>;
                status = "ok";
                linux,phandle = <0x000000e5>;
                phandle = <0x000000e5>;
            };
            qcom,ois@0 {
                cell-index = <0x00000000>;
                reg = <0x00000000>;
                compatible = "qcom,ois";
                qcom,cci-master = <0x00000000>;
                pinctrl-names = "cam_default", "cam_suspend";
                pinctrl-0 = <0x000000ee>;
                pinctrl-1 = <0x000000ef>;
                status = "ok";
            };
            qcom,eeprom@0 {
                cell-index = <0x00000000>;
                reg = <0x00000000>;
                compatible = "qcom,eeprom";
                position = <0x00000000>;
                qcom,slave-addr = <0x000000a0>;
                qcom,cci-master = <0x00000000>;
                qcom,i2c-freq-mode = <0x00000001>;
                qcom,num-blocks = <0x00000009>;
                qcom,page0 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen0 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll0 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr0 = <0x000000a0>;
                qcom,mem0 = <0x00000100 0x00000000 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page1 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen1 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll1 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr1 = <0x000000a0>;
                qcom,mem1 = <0x00000100 0x00000100 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page2 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen2 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll2 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr2 = <0x000000a0>;
                qcom,mem2 = <0x00000100 0x00000200 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page3 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen3 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll3 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr3 = <0x000000a0>;
                qcom,mem3 = <0x00000100 0x00000300 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page4 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen4 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll4 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr4 = <0x000000a0>;
                qcom,mem4 = <0x00000100 0x00000400 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page5 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen5 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll5 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr5 = <0x000000a0>;
                qcom,mem5 = <0x00000100 0x00000500 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page6 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen6 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll6 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr6 = <0x000000a0>;
                qcom,mem6 = <0x00000100 0x00000600 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page7 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen7 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll7 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr7 = <0x000000a0>;
                qcom,mem7 = <0x00000100 0x00000700 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page8 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen8 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll8 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr8 = <0x000000a0>;
                qcom,mem8 = <0x00000100 0x00000800 0x00000002 0x00000000 0x00000001 0x00000000>;
                cam_vio-supply = <0x000000e1>;
                qcom,cam-vreg-name = "cam_vio";
                qcom,cam-vreg-min-voltage = <0x00000000>;
                qcom,cam-vreg-max-voltage = <0x00000000>;
                qcom,cam-vreg-op-mode = <0x00000000>;
                pinctrl-names = "cam_default", "cam_suspend";
                pinctrl-0 = <0x000000f0>;
                pinctrl-1 = <0x000000f1>;
                gpios = <0x0000007e 0x0000001e 0x00000000>;
                qcom,gpio-vio = <0x00000000>;
                qcom,gpio-req-tbl-num = <0x00000000>;
                qcom,gpio-req-tbl-flags = <0x00000000>;
                qcom,gpio-req-tbl-label = "CAM_VIO";
                qcom,cam-power-seq-type = "sensor_vreg";
                qcom,cam-power-seq-val = "cam_vio";
                qcom,cam-power-seq-cfg-val = <0x00000001>;
                qcom,cam-power-seq-delay = <0x00000001>;
                clocks = <0x00000027 0x42545468 0x00000027 0x8820556e>;
                clock-names = "cam_src_clk", "cam_clk";
                qcom,clock-rates = <0x016e3600 0x00000000>;
                status = "ok";
                linux,phandle = <0x000000f5>;
                phandle = <0x000000f5>;
            };
            qcom,eeprom@2 {
                cell-index = <0x00000002>;
                reg = <0x00000002>;
                compatible = "qcom,eeprom";
                position = <0x00000002>;
                qcom,slave-addr = <0x000000a2>;
                qcom,cci-master = <0x00000000>;
                qcom,num-blocks = <0x00000018>;
                qcom,i2c-freq-mode = <0x00000001>;
                qcom,page0 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen0 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll0 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr0 = <0x000000a2>;
                qcom,mem0 = <0x00000100 0x00000000 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page1 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen1 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll1 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr1 = <0x000000a2>;
                qcom,mem1 = <0x00000100 0x00000100 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page2 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen2 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll2 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr2 = <0x000000a2>;
                qcom,mem2 = <0x00000100 0x00000200 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page3 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen3 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll3 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr3 = <0x000000a2>;
                qcom,mem3 = <0x00000100 0x00000300 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page4 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen4 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll4 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr4 = <0x000000a2>;
                qcom,mem4 = <0x00000100 0x00000400 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page5 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen5 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll5 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr5 = <0x000000a2>;
                qcom,mem5 = <0x00000100 0x00000500 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page6 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen6 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll6 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr6 = <0x000000a2>;
                qcom,mem6 = <0x00000100 0x00000600 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page7 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen7 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll7 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr7 = <0x000000a2>;
                qcom,mem7 = <0x00000100 0x00000700 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page8 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen8 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll8 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr8 = <0x000000a2>;
                qcom,mem8 = <0x00000100 0x00000800 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page9 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen9 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll9 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr9 = <0x000000a2>;
                qcom,mem9 = <0x00000100 0x00000900 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page10 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen10 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll10 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr10 = <0x000000a2>;
                qcom,mem10 = <0x00000100 0x00000a00 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page11 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen11 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll11 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr11 = <0x000000a2>;
                qcom,mem11 = <0x00000100 0x00000b00 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page12 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen12 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll12 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr12 = <0x000000a2>;
                qcom,mem12 = <0x00000100 0x00000c00 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page13 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen13 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll13 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr13 = <0x000000a2>;
                qcom,mem13 = <0x00000100 0x00000d00 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page14 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen14 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll14 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr14 = <0x000000a2>;
                qcom,mem14 = <0x00000100 0x00000e00 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page15 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen15 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll15 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr15 = <0x000000a2>;
                qcom,mem15 = <0x00000100 0x00000f00 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page16 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen16 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll16 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr16 = <0x000000a2>;
                qcom,mem16 = <0x00000100 0x00001000 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page17 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen17 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll17 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr17 = <0x000000a2>;
                qcom,mem17 = <0x00000100 0x00001100 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page18 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen18 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll18 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr18 = <0x000000a2>;
                qcom,mem18 = <0x00000100 0x00001200 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page19 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen19 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll19 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr19 = <0x000000a2>;
                qcom,mem19 = <0x00000100 0x00001300 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page20 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen20 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll20 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr20 = <0x000000a2>;
                qcom,mem20 = <0x00000100 0x00001400 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page21 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen21 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll21 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr21 = <0x000000a2>;
                qcom,mem21 = <0x00000100 0x00001500 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page22 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen22 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll22 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr22 = <0x000000a2>;
                qcom,mem22 = <0x00000100 0x00001600 0x00000002 0x00000000 0x00000001 0x00000000>;
                qcom,page23 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,pageen23 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,poll23 = <0x00000000 0x00000000 0x00000002 0x00000000 0x00000001 0x00000005>;
                qcom,saddr23 = <0x000000a2>;
                qcom,mem23 = <0x00000002 0x00001700 0x00000002 0x00000000 0x00000001 0x00000000>;
                cam_vio-supply = <0x000000e1>;
                qcom,cam-vreg-name = "cam_vio";
                qcom,cam-vreg-min-voltage = <0x00000000>;
                qcom,cam-vreg-max-voltage = <0x00000000>;
                qcom,cam-vreg-op-mode = <0x00000000>;
                pinctrl-names = "cam_default", "cam_suspend";
                pinctrl-0 = <0x000000f2>;
                pinctrl-1 = <0x000000f3>;
                gpios = <0x0000007e 0x0000001c 0x00000000>;
                qcom,gpio-vio = <0x00000000>;
                qcom,gpio-req-tbl-num = <0x00000000>;
                qcom,gpio-req-tbl-flags = <0x00000000>;
                qcom,gpio-req-tbl-label = "CAM_VIO";
                qcom,cam-power-seq-type = "sensor_vreg";
                qcom,cam-power-seq-val = "cam_vio";
                qcom,cam-power-seq-cfg-val = <0x00000001>;
                qcom,cam-power-seq-delay = <0x00000001>;
                clocks = <0x00000027 0x42545468 0x00000027 0x8820556e>;
                clock-names = "cam_src_clk", "cam_clk";
                qcom,clock-rates = <0x016e3600 0x00000000>;
                status = "ok";
                linux,phandle = <0x000000fd>;
                phandle = <0x000000fd>;
            };
            qcom,camera@0 {
                cell-index = <0x00000000>;
                compatible = "qcom,camera";
                reg = <0x00000000>;
                qcom,csiphy-sd-index = <0x00000000>;
                qcom,csid-sd-index = <0x00000000>;
                qcom,mount-angle = <0x0000010e>;
                qcom,led-flash-src = <0x000000e4>;
                qcom,actuator-src = <0x000000f4>;
                qcom,eeprom-src = <0x000000f5>;
                cam_vio-supply = <0x000000e1>;
                cam_vana-supply = <0x00000035>;
                cam_vaf-supply = <0x000000f6>;
                cam_v_custom1-supply = <0x000000e7>;
                qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vaf", "cam_vdig";
                qcom,cam-vreg-min-voltage = <0x00000000 0x00328980 0x002bb380 0x0014a140>;
                qcom,cam-vreg-max-voltage = <0x00000000 0x0036ee80 0x002bb380 0x0014a140>;
                qcom,cam-vreg-op-mode = <0x00000000 0x0036ee80 0x002bb380 0x0014a140>;
                qcom,gpio-no-mux = <0x00000000>;
                pinctrl-names = "cam_default", "cam_suspend";
                pinctrl-0 = <0x000000f7 0x000000f0 0x000000f8 0x000000ee>;
                pinctrl-1 = <0x000000f9 0x000000fa 0x000000fb 0x000000fc>;
                gpios = <0x0000007e 0x0000000d 0x00000000 0x0000007e 0x0000001e 0x00000000 0x0000007e 0x00000007 0x00000000 0x0000007e 0x0000001b 0x00000000 0x0000007e 0x00000006 0x00000000>;
                qcom,gpio-reset = <0x00000001>;
                qcom,gpio-vdig = <0x00000002>;
                qcom,gpio-vana = <0x00000003>;
                qcom,gpio-vaf = <0x00000004>;
                qcom,gpio-req-tbl-num = <0x00000000 0x00000001 0x00000002 0x00000003 0x00000004>;
                qcom,gpio-req-tbl-flags = <0x00000001 0x00000000 0x00000000 0x00000000 0x00000000>;
                qcom,gpio-req-tbl-label = "CAMIF_MCLK_0", "CAM_RESET_0", "CAM_VDIG_0", "CAM_VANA_0", "CAM_AF_EN_0";
                qcom,sensor-position = <0x00000000>;
                qcom,sensor-mode = <0x00000000>;
                qcom,cci-master = <0x00000000>;
                status = "ok";
                clocks = <0x00000027 0x266b3853 0x00000027 0x056293a7>;
                clock-names = "cam_src_clk", "cam_clk";
                qcom,clock-rates = <0x016e3600 0x00000000>;
            };
            qcom,camera@2 {
                cell-index = <0x00000002>;
                compatible = "qcom,camera";
                reg = <0x00000002>;
                qcom,csiphy-sd-index = <0x00000002>;
                qcom,csid-sd-index = <0x00000002>;
                qcom,mount-angle = <0x0000005a>;
                qcom,eeprom-src = <0x000000fd>;
                cam_vio-supply = <0x000000e1>;
                cam_vana-supply = <0x00000035>;
                cam_vdig-supply = <0x000000e7>;
                qcom,cam-vreg-name = "cam_vio", "cam_vana", "cam_vdig";
                qcom,cam-vreg-min-voltage = <0x00000000 0x00328980 0x0014a140>;
                qcom,cam-vreg-max-voltage = <0x00000000 0x0036ee80 0x0014a140>;
                qcom,cam-vreg-op-mode = <0x00000000 0x0036ee80 0x0014a140>;
                qcom,gpio-no-mux = <0x00000000>;
                pinctrl-names = "cam_default", "cam_suspend";
                pinctrl-0 = <0x000000fe 0x000000f2 0x000000ff>;
                pinctrl-1 = <0x00000100 0x000000f3 0x00000101>;
                gpios = <0x0000007e 0x0000000e 0x00000000 0x0000007e 0x0000001c 0x00000000 0x0000007e 0x0000004e 0x00000000 0x0000007e 0x00000055 0x00000000>;
                qcom,gpio-reset = <0x00000001>;
                qcom,gpio-vdig = <0x00000002>;
                qcom,gpio-vana = <0x00000003>;
                qcom,gpio-req-tbl-num = <0x00000000 0x00000001 0x00000002 0x00000003>;
                qcom,gpio-req-tbl-flags = <0x00000001 0x00000000 0x00000000 0x00000000>;
                qcom,gpio-req-tbl-label = "CAMIF_MCLK_2", "CAM_RESET_2", "CAM_VDIG_2", "CAM_VANA_2";
                qcom,sensor-position = <0x00000001>;
                qcom,sensor-mode = <0x00000000>;
                qcom,cci-master = <0x00000000>;
                status = "ok";
                clocks = <0x00000027 0xa73cad0c 0x00000027 0x96c7b69b>;
                clock-names = "cam_src_clk", "cam_clk";
                qcom,clock-rates = <0x016e3600 0x00000000>;
            };
        };
        qcom,jpeg@ca1c000 {
            cell-index = <0x00000000>;
            compatible = "qcom,jpeg";
            reg = <0x0ca1c000 0x00004000 0x0ca60000 0x00003000>;
            reg-names = "jpeg_hw", "jpeg_vbif";
            interrupts = <0x00000000 0x0000013c 0x00000000>;
            interrupt-names = "jpeg";
            smmu-vdd-supply = <0x00000028>;
            camss-vdd-supply = <0x00000029>;
            qcom,vdd-names = "smmu-vdd", "camss-vdd";
            clock-names = "mmssnoc_axi", "mmss_mnoc_ahb_clk", "mmss_bimc_smmu_ahb_clk", "mmss_bimc_smmu_axi_clk", "mmss_camss_ahb_clk", "mmss_camss_top_ahb_clk", "core_clk", "mmss_camss_jpeg_ahb_clk", "mmss_camss_jpeg_axi_clk";
            clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39 0x00000027 0xa51f2c1d 0x00000027 0x120618d6 0x00000027 0xc9efa6ac 0x00000027 0xde1fece3 0x00000027 0x7534616b>;
            qcom,clock-rates = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x1c9c3800 0x00000000 0x00000000>;
            qcom,vbif-reg-settings = <0x00000004 0x00000001>;
            qcom,prefetch-reg-settings = <0x0000030c 0x00001111 0x00000318 0x00000031 0x00000324 0x00000031 0x00000330 0x00000031 0x0000033c 0x00000000>;
            qcom,msm-bus,name = "msm_camera_jpeg0";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x0000003e 0x00000200 0x00000000 0x00000000 0x0000003e 0x00000200 0x001d4c00 0x002bf200>;
            status = "ok";
        };
        qcom,jpeg@caa0000 {
            cell-index = <0x00000003>;
            compatible = "qcom,jpegdma";
            reg = <0x0caa0000 0x00004000 0x0ca60000 0x00003000>;
            reg-names = "jpeg_hw", "jpeg_vbif";
            interrupts = <0x00000000 0x00000130 0x00000000>;
            interrupt-names = "jpeg";
            smmu-vdd-supply = <0x00000028>;
            camss-vdd-supply = <0x00000029>;
            qcom,vdd-names = "smmu-vdd", "camss-vdd";
            clock-names = "mmssnoc_axi", "mmss_mnoc_ahb_clk", "mmss_bimc_smmu_ahb_clk", "mmss_bimc_smmu_axi_clk", "mmss_camss_ahb_clk", "mmss_camss_top_ahb_clk", "core_clk", "mmss_camss_jpeg_ahb_clk", "mmss_camss_jpeg_axi_clk";
            clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39 0x00000027 0xa51f2c1d 0x00000027 0x120618d6 0x00000027 0x371ec109 0x00000027 0xde1fece3 0x00000027 0x7534616b>;
            qcom,clock-rates = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x1c9c3800 0x00000000 0x00000000>;
            qcom,vbif-reg-settings = <0x00000004 0x00000001>;
            qcom,prefetch-reg-settings = <0x0000018c 0x00000011 0x000001a0 0x00000031 0x000001b0 0x00000031>;
            qcom,msm-bus,name = "msm_camera_jpeg_dma";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x0000003e 0x00000200 0x00000000 0x00000000 0x0000003e 0x00000200 0x001d4c00 0x002bf200>;
            qcom,max-ds-factor = <0x00000080>;
            status = "ok";
        };
        qcom,vidc@cc00000 {
            compatible = "qcom,msm-vidc";
            status = "ok";
            reg = <0x0cc00000 0x00100000>;
            interrupts = <0x00000000 0x0000011f 0x00000004>;
            qcom,hfi = "venus";
            qcom,hfi-version = "3xx";
            qcom,firmware-name = "venus";
            qcom,never-unload-fw;
            qcom,sw-power-collapse;
            qcom,max-secure-instances = <0x00000005>;
            qcom,reg-presets = <0x00080124 0x00000003 0x00080550 0x01111111 0x00080560 0x01111111 0x00080568 0x01111111 0x00080570 0x01111111 0x00080580 0x01111111 0x00080588 0x01111111 0x000e2010 0x00000000>;
            qcom,imem-size = <0x00080000>;
            qcom,max-hw-load = <0x00271c80>;
            qcom,power-conf = <0x007e9000>;
            qcom,load-freq-tbl = <0x0010e000 0x1fc4ef40 0x55555555 0x000fd200 0x1a76e700 0x55555555 0x000ca800 0x152bec00 0x55555555 0x00077880 0x100da650 0x55555555 0x00054600 0x0bebc200 0x55555555 0x0021c000 0x1fc4ef40 0xffffffff 0x001a5e00 0x1a76e700 0xffffffff 0x001990d0 0x152bec00 0xffffffff 0x0010e000 0x100da650 0xffffffff 0x000ca800 0x0bebc200 0xffffffff>;
            qcom,dcvs-tbl = <0x001a5e00 0x001a5e00 0x0021c000 0x3f00000c 0x000fd200 0x000fd200 0x0010e000 0x04000004 0x000ca800 0x000ca800 0x000fd200 0x04000004 0x00077880 0x00077880 0x000ca800 0x04000004>;
            qcom,dcvs-limit = <0x00007e90 0x0000001e 0x00007e90 0x0000003c>;
            qcom,imem-ab-tbl = <0x0bebc200 0x0017cdc0 0x100da650 0x00367950 0x152bec00 0x00367950 0x1a76e700 0x0066ff30 0x1fc4ef40 0x00818c10>;
            smmu-vdd-supply = <0x00000028>;
            venus-supply = <0x000000a8>;
            venus-core0-supply = <0x00000102>;
            venus-core1-supply = <0x00000103>;
            clock-names = "sys_noc_axi_clk", "noc_axi_clk", "mnoc_ahb_clk", "smmu_ahb_clk", "smmu_axi_clk", "mnoc_maxi_clk", "core_clk", "iface_clk", "bus_clk", "maxi_clk", "core0_clk", "core1_clk";
            clocks = <0x0000003b 0x4467b15b 0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39 0x00000027 0xd8b7278f 0x00000027 0x78f14c85 0x00000027 0x94334ae9 0x00000027 0xf3178ba5 0x00000027 0x1785ef88 0x00000027 0x23fae359 0x00000027 0x5213a0c7>;
            qcom,clock-configs = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000003 0x00000000 0x00000002 0x00000002 0x00000003 0x00000003>;
            bus_cnoc {
                compatible = "qcom,msm-vidc,bus";
                label = "cnoc";
                qcom,bus-master = <0x00000001>;
                qcom,bus-slave = <0x00000254>;
                qcom,bus-governor = "performance";
                qcom,bus-range-kbps = <0x00000001 0x00000001>;
            };
            venus_bus_ddr {
                compatible = "qcom,msm-vidc,bus";
                label = "venus-ddr";
                qcom,bus-master = <0x0000003f>;
                qcom,bus-slave = <0x00000200>;
                qcom,bus-governor = "msm-vidc-ddr";
                qcom,bus-range-kbps = <0x000003e8 0x004b7850>;
            };
            venus_bus_vmem {
                compatible = "qcom,msm-vidc,bus";
                label = "venus-vmem";
                qcom,bus-master = <0x00000044>;
                qcom,bus-slave = <0x000002c6>;
                qcom,bus-governor = "msm-vidc-vmem+";
                qcom,bus-range-kbps = <0x000003e8 0x00818c10>;
            };
            arm9_bus_ddr {
                compatible = "qcom,msm-vidc,bus";
                label = "venus-arm9-ddr";
                qcom,bus-master = <0x0000003f>;
                qcom,bus-slave = <0x00000200>;
                qcom,bus-governor = "performance";
                qcom,bus-range-kbps = <0x00000001 0x00000001>;
            };
            non_secure_cb {
                compatible = "qcom,msm-vidc,context-bank";
                label = "venus_ns";
                iommus = <0x000000d6 0x00000400 0x000000d6 0x00000401 0x000000d6 0x0000040a 0x000000d6 0x00000407 0x000000d6 0x0000040e 0x000000d6 0x0000040f 0x000000d6 0x00000408 0x000000d6 0x00000409 0x000000d6 0x0000040b 0x000000d6 0x0000040c 0x000000d6 0x0000040d 0x000000d6 0x00000410 0x000000d6 0x00000421 0x000000d6 0x00000428 0x000000d6 0x00000429 0x000000d6 0x0000042b 0x000000d6 0x0000042c 0x000000d6 0x0000042d 0x000000d6 0x00000411 0x000000d6 0x00000431>;
                buffer-types = <0x00000fff>;
                virtual-addr-pool = <0x70800000 0x6f800000>;
            };
            firmware_cb {
                compatible = "qcom,msm-vidc,context-bank";
                qcom,fw-context-bank;
                iommus = <0x000000d6 0x00000580 0x000000d6 0x00000586>;
            };
            secure_bitstream_cb {
                compatible = "qcom,msm-vidc,context-bank";
                label = "venus_sec_bitstream";
                iommus = <0x000000d6 0x00000500 0x000000d6 0x00000502 0x000000d6 0x00000509 0x000000d6 0x0000050a 0x000000d6 0x0000050b 0x000000d6 0x0000050e 0x000000d6 0x00000526 0x000000d6 0x00000529 0x000000d6 0x0000052b>;
                buffer-types = <0x00000241>;
                virtual-addr-pool = <0x4b000000 0x25800000>;
                qcom,secure-context-bank;
            };
            secure_pixel_cb {
                compatible = "qcom,msm-vidc,context-bank";
                label = "venus_sec_pixel";
                iommus = <0x000000d6 0x00000504 0x000000d6 0x0000050c 0x000000d6 0x00000510 0x000000d6 0x0000052c>;
                buffer-types = <0x00000106>;
                virtual-addr-pool = <0x25800000 0x25800000>;
                qcom,secure-context-bank;
            };
            secure_non_pixel_cb {
                compatible = "qcom,msm-vidc,context-bank";
                label = "venus_sec_non_pixel";
                iommus = <0x000000d6 0x00000505 0x000000d6 0x00000507 0x000000d6 0x00000508 0x000000d6 0x0000050d 0x000000d6 0x0000050f 0x000000d6 0x00000525 0x000000d6 0x00000528 0x000000d6 0x0000052d 0x000000d6 0x00000540>;
                buffer-types = <0x00000480>;
                virtual-addr-pool = <0x01000000 0x24800000>;
                qcom,secure-context-bank;
            };
        };
        qcom,vmem@c880000 {
            compatible = "qcom,msm-vmem";
            status = "ok";
            interrupts = <0x00000000 0x000001ad 0x00000004>;
            reg = <0x0c880000 0x0000006b 0x14800000 0x00080000>;
            reg-names = "reg-base", "mem-base";
            clocks = <0x00000027 0x49a394f4 0x00000027 0xd8b7278f 0x00000027 0x4b18955b 0x00000027 0xb6067889>;
            clock-names = "mnoc_ahb", "mnoc_maxi", "ahb", "maxi";
            clock-config = <0x00000000 0x00000000 0x00000000 0x00000001>;
            qcom,msm-bus,name = "vmem";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000002>;
            qcom,msm-bus,vectors-KBps = <0x00000044 0x000002c6 0x00000000 0x00000000 0x00000001 0x000002c4 0x00000000 0x00000000 0x00000044 0x000002c6 0x000003e8 0x000003e8 0x00000001 0x000002c4 0x000001f4 0x00000320>;
            qcom,bank-size = <0x00020000>;
        };
        tmc@6048000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b961>;
            reg = <0x06048000 0x00001000 0x06064000 0x00015000>;
            reg-names = "tmc-base", "bam-base";
            arm,buffer-size = <0x00400000>;
            arm,sg-enable;
            coresight-ctis = <0x00000104 0x00000105>;
            coresight-name = "coresight-tmc-etr";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            port {
                endpoint {
                    slave-mode;
                    remote-endpoint = <0x00000106>;
                    linux,phandle = <0x00000107>;
                    phandle = <0x00000107>;
                };
            };
        };
        replicator@6046000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b909>;
            reg = <0x06046000 0x00001000>;
            reg-names = "replicator-base";
            coresight-name = "coresight-replicator";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x00000107>;
                        linux,phandle = <0x00000106>;
                        phandle = <0x00000106>;
                    };
                };
                port@1 {
                    reg = <0x00000000>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000108>;
                        linux,phandle = <0x00000109>;
                        phandle = <0x00000109>;
                    };
                };
            };
        };
        tmc@6047000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b961>;
            reg = <0x06047000 0x00001000>;
            reg-names = "tmc-base";
            coresight-ctis = <0x00000104 0x00000105>;
            coresight-name = "coresight-tmc-etf";
            arm,default-sink;
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x00000109>;
                        linux,phandle = <0x00000108>;
                        phandle = <0x00000108>;
                    };
                };
                port@1 {
                    reg = <0x00000000>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x0000010a>;
                        linux,phandle = <0x0000010b>;
                        phandle = <0x0000010b>;
                    };
                };
            };
        };
        funnel@6045000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b908>;
            reg = <0x06045000 0x00001000>;
            reg-names = "funnel-base";
            coresight-name = "coresight-funnel-merg";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x0000010b>;
                        linux,phandle = <0x0000010a>;
                        phandle = <0x0000010a>;
                    };
                };
                port@1 {
                    reg = <0x00000000>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x0000010c>;
                        linux,phandle = <0x0000010e>;
                        phandle = <0x0000010e>;
                    };
                };
                port@2 {
                    reg = <0x00000001>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x0000010d>;
                        linux,phandle = <0x00000113>;
                        phandle = <0x00000113>;
                    };
                };
            };
        };
        funnel@6041000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b908>;
            reg = <0x06041000 0x00001000>;
            reg-names = "funnel-base";
            coresight-name = "coresight-funnel-in0";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x0000010e>;
                        linux,phandle = <0x0000010c>;
                        phandle = <0x0000010c>;
                    };
                };
                port@1 {
                    reg = <0x00000000>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x0000010f>;
                        linux,phandle = <0x00000153>;
                        phandle = <0x00000153>;
                    };
                };
                port@2 {
                    reg = <0x00000003>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000110>;
                        linux,phandle = <0x0000014b>;
                        phandle = <0x0000014b>;
                    };
                };
                port@3 {
                    reg = <0x00000006>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000111>;
                        linux,phandle = <0x00000131>;
                        phandle = <0x00000131>;
                    };
                };
                port@4 {
                    reg = <0x00000007>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000112>;
                        linux,phandle = <0x00000127>;
                        phandle = <0x00000127>;
                    };
                };
            };
        };
        funnel@6042000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b908>;
            reg = <0x06042000 0x00001000>;
            reg-names = "funnel-base";
            coresight-name = "coresight-funnel-in1";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x00000113>;
                        linux,phandle = <0x0000010d>;
                        phandle = <0x0000010d>;
                    };
                };
                port@1 {
                    reg = <0x00000002>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000114>;
                        linux,phandle = <0x00000145>;
                        phandle = <0x00000145>;
                    };
                };
                port@2 {
                    reg = <0x00000003>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000115>;
                        linux,phandle = <0x00000142>;
                        phandle = <0x00000142>;
                    };
                };
                port@3 {
                    reg = <0x00000004>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000116>;
                        linux,phandle = <0x00000152>;
                        phandle = <0x00000152>;
                    };
                };
                port@4 {
                    reg = <0x00000005>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000117>;
                        linux,phandle = <0x00000151>;
                        phandle = <0x00000151>;
                    };
                };
                port@5 {
                    reg = <0x00000006>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000118>;
                        linux,phandle = <0x0000011a>;
                        phandle = <0x0000011a>;
                    };
                };
                port@6 {
                    reg = <0x00000007>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000119>;
                        linux,phandle = <0x000001b4>;
                        phandle = <0x000001b4>;
                    };
                };
            };
        };
        funnel@7b70000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b908>;
            reg = <0x07b70000 0x00001000>;
            reg-names = "funnel-base";
            coresight-name = "coresight-funnel-apss-merg";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x0000011a>;
                        linux,phandle = <0x00000118>;
                        phandle = <0x00000118>;
                    };
                };
                port@1 {
                    reg = <0x00000000>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x0000011b>;
                        linux,phandle = <0x0000011e>;
                        phandle = <0x0000011e>;
                    };
                };
                port@2 {
                    reg = <0x00000001>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x0000011c>;
                        linux,phandle = <0x00000148>;
                        phandle = <0x00000148>;
                    };
                };
                port@3 {
                    reg = <0x00000003>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x0000011d>;
                        linux,phandle = <0x0000013f>;
                        phandle = <0x0000013f>;
                    };
                };
            };
        };
        funnel@7b60000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b908>;
            reg = <0x07b60000 0x00001000>;
            reg-names = "funnel-base";
            coresight-name = "coresight-funnel-apss";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x0000011e>;
                        linux,phandle = <0x0000011b>;
                        phandle = <0x0000011b>;
                    };
                };
                port@1 {
                    reg = <0x00000000>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x0000011f>;
                        linux,phandle = <0x00000128>;
                        phandle = <0x00000128>;
                    };
                };
                port@2 {
                    reg = <0x00000001>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000120>;
                        linux,phandle = <0x00000129>;
                        phandle = <0x00000129>;
                    };
                };
                port@3 {
                    reg = <0x00000002>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000121>;
                        linux,phandle = <0x0000012a>;
                        phandle = <0x0000012a>;
                    };
                };
                port@4 {
                    reg = <0x00000003>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000122>;
                        linux,phandle = <0x0000012b>;
                        phandle = <0x0000012b>;
                    };
                };
                port@5 {
                    reg = <0x00000004>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000123>;
                        linux,phandle = <0x0000012c>;
                        phandle = <0x0000012c>;
                    };
                };
                port@6 {
                    reg = <0x00000005>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000124>;
                        linux,phandle = <0x0000012d>;
                        phandle = <0x0000012d>;
                    };
                };
                port@7 {
                    reg = <0x00000006>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000125>;
                        linux,phandle = <0x0000012e>;
                        phandle = <0x0000012e>;
                    };
                };
                port@8 {
                    reg = <0x00000007>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000126>;
                        linux,phandle = <0x0000012f>;
                        phandle = <0x0000012f>;
                    };
                };
            };
        };
        stm@6002000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b962>;
            reg = <0x06002000 0x00001000 0x16280000 0x00180000>;
            reg-names = "stm-base", "stm-data-base";
            coresight-name = "coresight-stm";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            port {
                endpoint {
                    remote-endpoint = <0x00000127>;
                    linux,phandle = <0x00000112>;
                    phandle = <0x00000112>;
                };
            };
        };
        etm@7840000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b95d>;
            reg = <0x07840000 0x00001000>;
            cpu = <0x00000016>;
            coresight-name = "coresight-etm0";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            port {
                endpoint {
                    remote-endpoint = <0x00000128>;
                    linux,phandle = <0x0000011f>;
                    phandle = <0x0000011f>;
                };
            };
        };
        etm@7940000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b95d>;
            reg = <0x07940000 0x00001000>;
            cpu = <0x00000017>;
            coresight-name = "coresight-etm1";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            port {
                endpoint {
                    remote-endpoint = <0x00000129>;
                    linux,phandle = <0x00000120>;
                    phandle = <0x00000120>;
                };
            };
        };
        etm@7A40000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b95d>;
            reg = <0x07a40000 0x00001000>;
            cpu = <0x00000018>;
            coresight-name = "coresight-etm2";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            port {
                endpoint {
                    remote-endpoint = <0x0000012a>;
                    linux,phandle = <0x00000121>;
                    phandle = <0x00000121>;
                };
            };
        };
        etm@7B40000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b95d>;
            reg = <0x07b40000 0x00001000>;
            cpu = <0x00000019>;
            coresight-name = "coresight-etm3";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            port {
                endpoint {
                    remote-endpoint = <0x0000012b>;
                    linux,phandle = <0x00000122>;
                    phandle = <0x00000122>;
                };
            };
        };
        etm@7C40000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b95d>;
            reg = <0x07c40000 0x00001000>;
            cpu = <0x0000001a>;
            coresight-name = "coresight-etm4";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            port {
                endpoint {
                    remote-endpoint = <0x0000012c>;
                    linux,phandle = <0x00000123>;
                    phandle = <0x00000123>;
                };
            };
        };
        etm@7D40000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b95d>;
            reg = <0x07d40000 0x00001000>;
            cpu = <0x0000001b>;
            coresight-name = "coresight-etm5";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            port {
                endpoint {
                    remote-endpoint = <0x0000012d>;
                    linux,phandle = <0x00000124>;
                    phandle = <0x00000124>;
                };
            };
        };
        etm@7E40000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b95d>;
            reg = <0x07e40000 0x00001000>;
            cpu = <0x0000001c>;
            coresight-name = "coresight-etm6";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            port {
                endpoint {
                    remote-endpoint = <0x0000012e>;
                    linux,phandle = <0x00000125>;
                    phandle = <0x00000125>;
                };
            };
        };
        etm@7F40000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b95d>;
            reg = <0x07f40000 0x00001000>;
            cpu = <0x0000001d>;
            coresight-name = "coresight-etm7";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            port {
                endpoint {
                    remote-endpoint = <0x0000012f>;
                    linux,phandle = <0x00000126>;
                    phandle = <0x00000126>;
                };
            };
        };
        cti@6010000 {
            compatible = "arm,coresight-cti";
            reg = <0x06010000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti0";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            linux,phandle = <0x00000104>;
            phandle = <0x00000104>;
        };
        cti@6011000 {
            compatible = "arm,coresight-cti";
            reg = <0x06011000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti1";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@6012000 {
            compatible = "arm,coresight-cti";
            reg = <0x06012000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti2";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            qcom,cti-gpio-trigout = <0x00000004>;
            pinctrl-names = "cti-trigout-pctrl";
            pinctrl-0 = <0x00000130>;
        };
        cti@6013000 {
            compatible = "arm,coresight-cti";
            reg = <0x06013000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti3";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@6014000 {
            compatible = "arm,coresight-cti";
            reg = <0x06014000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti4";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@6015000 {
            compatible = "arm,coresight-cti";
            reg = <0x06015000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti5";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@6016000 {
            compatible = "arm,coresight-cti";
            reg = <0x06016000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti6";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@6017000 {
            compatible = "arm,coresight-cti";
            reg = <0x06017000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti7";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@6018000 {
            compatible = "arm,coresight-cti";
            reg = <0x06018000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti8";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            linux,phandle = <0x00000105>;
            phandle = <0x00000105>;
        };
        cti@6019000 {
            compatible = "arm,coresight-cti";
            reg = <0x06019000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti9";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@601a000 {
            compatible = "arm,coresight-cti";
            reg = <0x0601a000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti10";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@601b000 {
            compatible = "arm,coresight-cti";
            reg = <0x0601b000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti11";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@601c000 {
            compatible = "arm,coresight-cti";
            reg = <0x0601c000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti12";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@601d000 {
            compatible = "arm,coresight-cti";
            reg = <0x0601d000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti13";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@601e000 {
            compatible = "arm,coresight-cti";
            reg = <0x0601e000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti14";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@601f000 {
            compatible = "arm,coresight-cti";
            reg = <0x0601f000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti15";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@7820000 {
            compatible = "arm,coresight-cti";
            reg = <0x07820000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti-cpu0";
            cpu = <0x00000016>;
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@7920000 {
            compatible = "arm,coresight-cti";
            reg = <0x07920000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti-cpu1";
            cpu = <0x00000017>;
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@7a20000 {
            compatible = "arm,coresight-cti";
            reg = <0x07a20000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti-cpu2";
            cpu = <0x00000018>;
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@7b20000 {
            compatible = "arm,coresight-cti";
            reg = <0x07b20000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti-cpu3";
            cpu = <0x00000019>;
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@7c20000 {
            compatible = "arm,coresight-cti";
            reg = <0x07c20000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti-cpu4";
            cpu = <0x0000001a>;
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@7d20000 {
            compatible = "arm,coresight-cti";
            reg = <0x07d20000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti-cpu5";
            cpu = <0x0000001b>;
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@7e20000 {
            compatible = "arm,coresight-cti";
            reg = <0x07e20000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti-cpu6";
            cpu = <0x0000001c>;
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@7f20000 {
            compatible = "arm,coresight-cti";
            reg = <0x07f20000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti-cpu7";
            cpu = <0x0000001d>;
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@7b80000 {
            compatible = "arm,coresight-cti";
            reg = <0x07b80000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti-apss";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@7bc1000 {
            compatible = "arm,coresight-cti";
            reg = <0x07bc1000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti-apss-dl";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        cti@7b91000 {
            compatible = "arm,coresight-cti";
            reg = <0x07b91000 0x00001000>;
            reg-names = "cti-base";
            coresight-name = "coresight-cti-olc";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
        };
        funnel@6005000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b908>;
            reg = <0x06005000 0x00001000>;
            reg-names = "funnel-base";
            coresight-name = "coresight-funnel-qatb";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x00000131>;
                        linux,phandle = <0x00000111>;
                        phandle = <0x00000111>;
                    };
                };
                port@1 {
                    reg = <0x00000000>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000132>;
                        linux,phandle = <0x00000134>;
                        phandle = <0x00000134>;
                    };
                };
                port@2 {
                    reg = <0x00000003>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000133>;
                        linux,phandle = <0x00000154>;
                        phandle = <0x00000154>;
                    };
                };
            };
        };
        tpda@6004000 {
            compatible = "qcom,coresight-tpda";
            reg = <0x06004000 0x00001000>;
            reg-names = "tpda-base";
            coresight-name = "coresight-tpda";
            qcom,tpda-atid = <0x00000041>;
            qcom,bc-elem-size = <0x00000007 0x00000020 0x00000009 0x00000020>;
            qcom,tc-elem-size = <0x00000003 0x00000020 0x00000006 0x00000020 0x00000009 0x00000020>;
            qcom,dsb-elem-size = <0x00000007 0x00000020 0x00000009 0x00000020>;
            qcom,cmb-elem-size = <0x00000003 0x00000020 0x00000004 0x00000020 0x00000005 0x00000020 0x00000009 0x00000040>;
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x00000134>;
                        linux,phandle = <0x00000132>;
                        phandle = <0x00000132>;
                    };
                };
                port@1 {
                    reg = <0x00000003>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000135>;
                        linux,phandle = <0x0000013a>;
                        phandle = <0x0000013a>;
                    };
                };
                port@2 {
                    reg = <0x00000004>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000136>;
                        linux,phandle = <0x0000013b>;
                        phandle = <0x0000013b>;
                    };
                };
                port@3 {
                    reg = <0x00000005>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000137>;
                        linux,phandle = <0x0000013c>;
                        phandle = <0x0000013c>;
                    };
                };
                port@4 {
                    reg = <0x00000007>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000138>;
                        linux,phandle = <0x0000013d>;
                        phandle = <0x0000013d>;
                    };
                };
                port@5 {
                    reg = <0x00000009>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000139>;
                        linux,phandle = <0x0000013e>;
                        phandle = <0x0000013e>;
                    };
                };
            };
        };
        tpdm@7038000 {
            compatible = "qcom,coresight-tpdm";
            reg = <0x07038000 0x00001000>;
            reg-names = "tpdm-base";
            coresight-name = "coresight-tpdm-vsense";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            port {
                endpoint {
                    remote-endpoint = <0x0000013a>;
                    linux,phandle = <0x00000135>;
                    phandle = <0x00000135>;
                };
            };
        };
        tpdm@7054000 {
            compatible = "qcom,coresight-tpdm";
            reg = <0x07054000 0x00001000>;
            reg-names = "tpdm-base";
            coresight-name = "coresight-tpdm-dcc";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            port {
                endpoint {
                    remote-endpoint = <0x0000013b>;
                    linux,phandle = <0x00000136>;
                    phandle = <0x00000136>;
                };
            };
        };
        tpdm@704c000 {
            compatible = "qcom,coresight-tpdm";
            reg = <0x0704c000 0x00001000>;
            reg-names = "tpdm-base";
            coresight-name = "coresight-tpdm-prng";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            port {
                endpoint {
                    remote-endpoint = <0x0000013c>;
                    linux,phandle = <0x00000137>;
                    phandle = <0x00000137>;
                };
            };
        };
        tpdm@71d0000 {
            compatible = "qcom,coresight-tpdm";
            reg = <0x071d0000 0x00001000>;
            reg-names = "tpdm-base";
            coresight-name = "coresight-tpdm-qm";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            qcom,msr-fix-req;
            port {
                endpoint {
                    remote-endpoint = <0x0000013d>;
                    linux,phandle = <0x00000138>;
                    phandle = <0x00000138>;
                };
            };
        };
        tpdm@7050000 {
            compatible = "qcom,coresight-tpdm";
            reg = <0x07050000 0x00001000>;
            reg-names = "tpdm-base";
            coresight-name = "coresight-tpdm-pimem";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            qcom,msr-fix-req;
            port {
                endpoint {
                    remote-endpoint = <0x0000013e>;
                    linux,phandle = <0x00000139>;
                    phandle = <0x00000139>;
                };
            };
        };
        tpda@7bc2000 {
            compatible = "qcom,coresight-tpda";
            reg = <0x07bc2000 0x00001000>;
            reg-names = "tpda-base";
            coresight-name = "coresight-tpda-apss";
            qcom,tpda-atid = <0x00000042>;
            qcom,dsb-elem-size = <0x00000000 0x00000020>;
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x0000013f>;
                        linux,phandle = <0x0000011d>;
                        phandle = <0x0000011d>;
                    };
                };
                port@1 {
                    reg = <0x00000000>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000140>;
                        linux,phandle = <0x00000141>;
                        phandle = <0x00000141>;
                    };
                };
            };
        };
        tpdm@7bc0000 {
            compatible = "qcom,coresight-tpdm";
            reg = <0x07bc0000 0x00001000>;
            reg-names = "tpdm-base";
            coresight-name = "coresight-tpdm-apss";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            qcom,msr-fix-req;
            port {
                endpoint {
                    remote-endpoint = <0x00000141>;
                    linux,phandle = <0x00000140>;
                    phandle = <0x00000140>;
                };
            };
        };
        tpda@7043000 {
            compatible = "qcom,coresight-tpda";
            reg = <0x07043000 0x00001000>;
            reg-names = "tpda-base";
            coresight-name = "coresight-tpda-mss";
            qcom,tpda-atid = <0x00000043>;
            qcom,dsb-elem-size = <0x00000000 0x00000020>;
            qcom,cmb-elem-size = <0x00000000 0x00000020>;
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x00000142>;
                        linux,phandle = <0x00000115>;
                        phandle = <0x00000115>;
                    };
                };
                port@1 {
                    reg = <0x00000000>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000143>;
                        linux,phandle = <0x00000144>;
                        phandle = <0x00000144>;
                    };
                };
            };
        };
        tpdm@7042000 {
            compatible = "qcom,coresight-tpdm";
            reg = <0x07042000 0x00001000>;
            reg-names = "tpdm-base";
            coresight-name = "coresight-tpdm-mss";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            qcom,msr-fix-req;
            port {
                endpoint {
                    remote-endpoint = <0x00000144>;
                    linux,phandle = <0x00000143>;
                    phandle = <0x00000143>;
                };
            };
        };
        tpda@7191000 {
            compatible = "qcom,coresight-tpda";
            reg = <0x07191000 0x00001000>;
            reg-names = "tpda-base";
            coresight-name = "coresight-tpda-nav";
            qcom,tpda-atid = <0x00000044>;
            qcom,cmb-elem-size = <0x00000000 0x00000020>;
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x00000145>;
                        linux,phandle = <0x00000114>;
                        phandle = <0x00000114>;
                    };
                };
                port@1 {
                    reg = <0x00000000>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000146>;
                        linux,phandle = <0x00000147>;
                        phandle = <0x00000147>;
                    };
                };
            };
        };
        tpdm@7190000 {
            compatible = "qcom,coresight-tpdm";
            reg = <0x07190000 0x00001000>;
            reg-names = "tpdm-base";
            coresight-name = "coresight-tpdm-nav";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            port {
                endpoint {
                    remote-endpoint = <0x00000147>;
                    linux,phandle = <0x00000146>;
                    phandle = <0x00000146>;
                };
            };
        };
        tpda@7b92000 {
            compatible = "qcom,coresight-tpda";
            reg = <0x07b92000 0x00001000>;
            reg-names = "tpda-base";
            coresight-name = "coresight-tpda-olc";
            qcom,tpda-atid = <0x00000045>;
            qcom,cmb-elem-size = <0x00000000 0x00000040>;
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x00000148>;
                        linux,phandle = <0x0000011c>;
                        phandle = <0x0000011c>;
                    };
                };
                port@1 {
                    reg = <0x00000000>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000149>;
                        linux,phandle = <0x0000014a>;
                        phandle = <0x0000014a>;
                    };
                };
            };
        };
        tpdm@7b90000 {
            compatible = "qcom,coresight-tpdm";
            reg = <0x07b90000 0x00001000>;
            reg-names = "tpdm-base";
            coresight-name = "coresight-tpdm-olc";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            port {
                endpoint {
                    remote-endpoint = <0x0000014a>;
                    linux,phandle = <0x00000149>;
                    phandle = <0x00000149>;
                };
            };
        };
        funnel@7083000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b908>;
            reg = <0x07083000 0x00001000>;
            reg-names = "funnel-base";
            coresight-name = "coresight-funnel-spss";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x0000014b>;
                        linux,phandle = <0x00000110>;
                        phandle = <0x00000110>;
                    };
                };
                port@1 {
                    reg = <0x00000000>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x0000014c>;
                        linux,phandle = <0x0000014e>;
                        phandle = <0x0000014e>;
                    };
                };
                port@2 {
                    reg = <0x00000001>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x0000014d>;
                        linux,phandle = <0x00000157>;
                        phandle = <0x00000157>;
                    };
                };
            };
        };
        tpda@7082000 {
            compatible = "qcom,coresight-tpda";
            reg = <0x07082000 0x00001000>;
            reg-names = "tpda-base";
            coresight-name = "coresight-tpda-spss";
            qcom,tpda-atid = <0x00000046>;
            qcom,dsb-elem-size = <0x00000000 0x00000020>;
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x0000014e>;
                        linux,phandle = <0x0000014c>;
                        phandle = <0x0000014c>;
                    };
                };
                port@1 {
                    reg = <0x00000000>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x0000014f>;
                        linux,phandle = <0x00000150>;
                        phandle = <0x00000150>;
                    };
                };
            };
        };
        tpdm@7080000 {
            compatible = "qcom,coresight-tpdm";
            reg = <0x07080000 0x00001000>;
            reg-names = "tpdm-base";
            coresight-name = "coresight-tpdm-spss";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "core_clk", "core_a_clk";
            qcom,msr-fix-req;
            port {
                endpoint {
                    remote-endpoint = <0x00000150>;
                    linux,phandle = <0x0000014f>;
                    phandle = <0x0000014f>;
                };
            };
        };
        hwevent@158000 {
            compatible = "qcom,coresight-hwevent";
            reg = <0x00158000 0x00000080 0x17091000 0x00000080 0x1730200c 0x00000004 0x0c90137c 0x00000004 0x0c828018 0x00000080 0x01c00058 0x00000080 0x05e02038 0x00000004 0x05e02028 0x00000010 0x01fcb360 0x00000080 0x01fcb760 0x00000080 0x01fcbf60 0x00000080 0x0a8f8860 0x00000004 0x0500c260 0x00000004 0x0500d040 0x00000004 0x01da6400 0x00000080>;
            reg-names = "gcc-ctrl", "lpass-stm", "lpass-qdsp", "mdss-mdp", "mdss-misc", "pcie0-hwev", "ssc-en", "ssc-hwev", "tcsr-qdss", "tcsr-mss0", "tcsr-mss1", "usb-ctrl", "vbif-stm", "vbif-stm-en", "ufs-mux";
            coresight-name = "coresight-hwevent";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669 0x00000027 0xea30b0e7>;
            clock-names = "core_clk", "core_a_clk", "core_mmss_clk";
            qcom,hwevent-clks = "core_mmss_clk";
        };
        csr@6001000 {
            compatible = "qcom,coresight-csr";
            reg = <0x06001000 0x00001000>;
            reg-names = "csr-base";
            coresight-name = "coresight-csr";
            qcom,blk-size = <0x00000001>;
        };
        modem_etm0 {
            compatible = "qcom,coresight-remote-etm";
            coresight-name = "coresight-modem-etm0";
            qcom,inst-id = <0x00000002>;
            port {
                endpoint {
                    remote-endpoint = <0x00000151>;
                    linux,phandle = <0x00000117>;
                    phandle = <0x00000117>;
                };
            };
        };
        audio_etm0 {
            compatible = "qcom,coresight-remote-etm";
            coresight-name = "coresight-audio-etm0";
            qcom,inst-id = <0x00000005>;
            port {
                endpoint {
                    remote-endpoint = <0x00000152>;
                    linux,phandle = <0x00000116>;
                    phandle = <0x00000116>;
                };
            };
        };
        rpm_etm0 {
            compatible = "qcom,coresight-remote-etm";
            coresight-name = "coresight-rpm-etm0";
            qcom,inst-id = <0x00000004>;
            port {
                endpoint {
                    remote-endpoint = <0x00000153>;
                    linux,phandle = <0x0000010f>;
                    phandle = <0x0000010f>;
                };
            };
        };
        funnel@7225000 {
            compatible = "arm,primecell";
            arm,primecell-periphid = <0x0003b908>;
            reg = <0x07225000 0x00001000>;
            reg-names = "funnel-base";
            coresight-name = "coresight-funnel-dlet-qatb";
            clocks = <0x0000003b 0x1492202a 0x0000003b 0xdd121669>;
            clock-names = "apb_pclk", "core_a_clk";
            ports {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                port@0 {
                    reg = <0x00000000>;
                    endpoint {
                        remote-endpoint = <0x00000154>;
                        linux,phandle = <0x00000133>;
                        phandle = <0x00000133>;
                    };
                };
                port@1 {
                    reg = <0x00000001>;
                    endpoint {
                        slave-mode;
                        remote-endpoint = <0x00000155>;
                        linux,phandle = <0x00000156>;
                        phandle = <0x00000156>;
                    };
                };
            };
        };
        dummy-tpdm-wcss {
            compatible = "qcom,coresight-dummy";
            coresight-name = "coresight-tpdm-wcss";
            port {
                endpoint {
                    remote-endpoint = <0x00000156>;
                    linux,phandle = <0x00000155>;
                    phandle = <0x00000155>;
                };
            };
        };
        dummy-spss-etm0 {
            compatible = "qcom,coresight-dummy";
            coresight-name = "coresight-spss-etm0";
            port {
                endpoint {
                    remote-endpoint = <0x00000157>;
                    linux,phandle = <0x0000014d>;
                    phandle = <0x0000014d>;
                };
            };
        };
        ad-hoc-bus {
            compatible = "qcom,msm-bus-device";
            reg = <0x01620000 0x00040000 0x01000000 0x00080000 0x01500000 0x00010000 0x01660000 0x00060000 0x01700000 0x00060000 0x17900000 0x00010000 0x01740000 0x00010000 0x01740000 0x00010000>;
            reg-names = "snoc-base", "bimc-base", "cnoc-base", "a1noc-base", "a2noc-base", "gnoc-base", "mmnoc-ahb-base", "mnoc-base";
            fab-a1noc {
                cell-id = <0x00001802>;
                label = "fab-a1noc";
                qcom,fab-dev;
                qcom,base-name = "a1noc-base";
                qcom,bus-type = <0x00000001>;
                qcom,qos-off = <0x00001000>;
                qcom,base-offset = <0x00009000>;
                clock-names = "bus_clk", "bus_a_clk";
                clocks = <0x0000003b 0x049abba8 0x0000003b 0xc12e4220>;
                linux,phandle = <0x00000159>;
                phandle = <0x00000159>;
                qcom,node-qos-clks {
                    clock-names = "clk-ufs-axi-clk", "clk-aggre1-ufs-axi-no-rate", "clk-aggre1-usb3-axi-cfg-no-rate", "clk-blsp2-ahb-no-rate";
                    clocks = <0x0000003b 0x47c743a7 0x0000003b 0x873459d8 0x0000003b 0xc5c3fbe8 0x0000003b 0x8f283c1d>;
                };
            };
            fab-a2noc {
                cell-id = <0x00001803>;
                label = "fab-a2noc";
                qcom,fab-dev;
                qcom,base-name = "a2noc-base";
                qcom,bus-type = <0x00000001>;
                qcom,qos-off = <0x00001000>;
                qcom,base-offset = <0x00005000>;
                clock-names = "bus_clk", "bus_a_clk";
                clocks = <0x0000003b 0xaa681404 0x0000003b 0xcab67089>;
                linux,phandle = <0x0000015b>;
                phandle = <0x0000015b>;
                qcom,node-qos-clks {
                    clock-names = "clk-ipa-clk", "clk-sdcc2-ahb-no-rate", "clk-sdcc4-ahb-no-rate", "clk-blsp1-ahb-no-rate";
                    clocks = <0x0000003b 0xfa685cda 0x0000003b 0x23d5727f 0x0000003b 0x64f3e6a8 0x0000003b 0x8caa5b4f>;
                };
            };
            fab-bimc {
                cell-id = <0x00000000>;
                label = "fab-bimc";
                qcom,fab-dev;
                qcom,base-name = "bimc-base";
                qcom,bus-type = <0x00000002>;
                qcom,util-fact = <0x00000099>;
                clock-names = "bus_clk", "bus_a_clk";
                clocks = <0x0000003b 0xd212feea 0x0000003b 0x71d1a499>;
                linux,phandle = <0x0000015e>;
                phandle = <0x0000015e>;
            };
            fab-cnoc {
                cell-id = <0x00001400>;
                label = "fab-cnoc";
                qcom,fab-dev;
                qcom,base-name = "cnoc-base";
                qcom,bus-type = <0x00000001>;
                clock-names = "bus_clk", "bus_a_clk";
                clocks = <0x0000003b 0xd5ccb7f4 0x0000003b 0xd8fe2ccc>;
                linux,phandle = <0x00000186>;
                phandle = <0x00000186>;
            };
            fab-cr_virt {
                cell-id = <0x00001805>;
                label = "fab-cr_virt";
                qcom,virt-dev;
                qcom,base-name = "cr_virt-base";
                qcom,bypass-qos-prg;
            };
            fab-gnoc {
                cell-id = <0x00001804>;
                label = "fab-gnoc";
                qcom,virt-dev;
                qcom,base-name = "gnoc-base";
                qcom,bypass-qos-prg;
                linux,phandle = <0x0000018a>;
                phandle = <0x0000018a>;
            };
            fab-mnoc {
                cell-id = <0x00000800>;
                label = "fab-mnoc";
                qcom,fab-dev;
                qcom,base-name = "mnoc-base";
                qcom,bus-type = <0x00000001>;
                qcom,qos-off = <0x00001000>;
                qcom,base-offset = <0x00004000>;
                qcom,util-fact = <0x00000099>;
                clock-names = "bus_clk", "bus_a_clk";
                clocks = <0x0000003b 0xdb4b31e6 0x0000003b 0xd4970614>;
                clk-camss-ahb-no-rate-supply = <0x00000029>;
                clk-video-ahb-no-rate-supply = <0x000000a8>;
                clk-video-axi-no-rate-supply = <0x000000a8>;
                linux,phandle = <0x00000198>;
                phandle = <0x00000198>;
                qcom,node-qos-clks {
                    clock-names = "clk-noc-cfg-ahb-no-rate", "clk-mnoc-ahb-no-rate", "clk-camss-ahb-no-rate", "clk-video-ahb-no-rate", "clk-video-axi-no-rate";
                    clocks = <0x0000003b 0xdb4b31e6 0x0000003b 0xb41a9d99 0x00000027 0x49a394f4 0x00000027 0xa51f2c1d 0x00000027 0x94334ae9 0x00000027 0xf3178ba5>;
                };
            };
            fab-snoc {
                cell-id = <0x00000400>;
                label = "fab-snoc";
                qcom,fab-dev;
                qcom,base-name = "snoc-base";
                qcom,bus-type = <0x00000001>;
                qcom,qos-off = <0x00001000>;
                qcom,base-offset = <0x00005000>;
                clock-names = "bus_clk", "bus_a_clk";
                clocks = <0x0000003b 0x2c341aa0 0x0000003b 0x8fcef2af>;
                linux,phandle = <0x0000019e>;
                phandle = <0x0000019e>;
            };
            fab-mnoc-ahb {
                cell-id = <0x00000801>;
                label = "fab-mnoc-ahb";
                qcom,fab-dev;
                qcom,base-name = "mmnoc-ahb-base";
                qcom,bypass-qos-prg;
                qcom,setrate-only-clk;
                qcom,bus-type = <0x00000001>;
                clock-names = "bus_clk", "bus_a_clk";
                clocks = <0x00000027 0x86f49203 0x00000027 0x86f49203>;
                linux,phandle = <0x00000196>;
                phandle = <0x00000196>;
            };
            mas-pcie-0 {
                cell-id = <0x0000002d>;
                label = "mas-pcie-0";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,qport = <0x00000001>;
                qcom,qos-mode = "fixed";
                qcom,connections = <0x00000158>;
                qcom,prio1 = <0x00000001>;
                qcom,prio0 = <0x00000001>;
                qcom,bus-dev = <0x00000159>;
                qcom,mas-rpm-id = <0x00000041>;
            };
            mas-usb3 {
                cell-id = <0x0000003d>;
                label = "mas-usb3";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,qport = <0x00000002>;
                qcom,qos-mode = "fixed";
                qcom,connections = <0x00000158>;
                qcom,prio1 = <0x00000001>;
                qcom,prio0 = <0x00000001>;
                qcom,bus-dev = <0x00000159>;
                qcom,mas-rpm-id = <0x00000020>;
            };
            mas-ufs {
                cell-id = <0x0000005f>;
                label = "mas-ufs";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,qport = <0x00000000>;
                qcom,qos-mode = "fixed";
                qcom,connections = <0x00000158>;
                qcom,prio1 = <0x00000001>;
                qcom,prio0 = <0x00000001>;
                qcom,bus-dev = <0x00000159>;
                qcom,mas-rpm-id = <0x00000044>;
            };
            mas-blsp-2 {
                cell-id = <0x00000054>;
                label = "mas-blsp-2";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,qport = <0x00000004>;
                qcom,qos-mode = "fixed";
                qcom,connections = <0x00000158>;
                qcom,bus-dev = <0x00000159>;
                qcom,mas-rpm-id = <0x00000027>;
            };
            mas-cnoc-a2noc {
                cell-id = <0x00000000>;
                label = "mas-cnoc-a2noc";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,connections = <0x0000015a>;
                qcom,bus-dev = <0x0000015b>;
                qcom,mas-rpm-id = <0x00000092>;
                linux,phandle = <0x000001aa>;
                phandle = <0x000001aa>;
            };
            mas-ipa {
                cell-id = <0x0000005a>;
                label = "mas-ipa";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,qport = <0x00000001>;
                qcom,qos-mode = "fixed";
                qcom,connections = <0x0000015a>;
                qcom,prio1 = <0x00000001>;
                qcom,prio0 = <0x00000001>;
                qcom,bus-dev = <0x0000015b>;
                qcom,mas-rpm-id = <0x0000003b>;
            };
            mas-sdcc-2 {
                cell-id = <0x00000051>;
                label = "mas-sdcc-2";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,qport = <0x00000006>;
                qcom,qos-mode = "fixed";
                qcom,connections = <0x0000015a>;
                qcom,bus-dev = <0x0000015b>;
                qcom,mas-rpm-id = <0x00000023>;
            };
            mas-sdcc-4 {
                cell-id = <0x00000050>;
                label = "mas-sdcc-4";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,qport = <0x00000007>;
                qcom,qos-mode = "fixed";
                qcom,connections = <0x0000015a>;
                qcom,bus-dev = <0x0000015b>;
                qcom,mas-rpm-id = <0x00000024>;
            };
            mas-tsif {
                cell-id = <0x00000052>;
                label = "mas-tsif";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,connections = <0x0000015a>;
                qcom,bus-dev = <0x0000015b>;
                qcom,mas-rpm-id = <0x00000025>;
            };
            mas-blsp-1 {
                cell-id = <0x00000056>;
                label = "mas-blsp-1";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,qport = <0x00000008>;
                qcom,qos-mode = "fixed";
                qcom,connections = <0x0000015a>;
                qcom,bus-dev = <0x0000015b>;
                qcom,mas-rpm-id = <0x00000029>;
            };
            mas-cr-virt-a2noc {
                cell-id = <0x00000075>;
                label = "mas-cr-virt-a2noc";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,qport = <0x00000009>;
                qcom,qos-mode = "fixed";
                qcom,connections = <0x0000015a>;
                qcom,bus-dev = <0x0000015b>;
                qcom,mas-rpm-id = <0x00000091>;
                linux,phandle = <0x000001ad>;
                phandle = <0x000001ad>;
            };
            mas-gnoc-bimc {
                cell-id = <0x00000074>;
                label = "mas-gnoc-bimc";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000002>;
                qcom,ap-owned;
                qcom,qport = <0x00000000>;
                qcom,qos-mode = "fixed";
                qcom,connections = <0x0000015c 0x0000015d>;
                qcom,prio-lvl = <0x00000000>;
                qcom,prio-rd = <0x00000000>;
                qcom,prio-wr = <0x00000000>;
                qcom,bus-dev = <0x0000015e>;
                qcom,mas-rpm-id = <0x00000090>;
                linux,phandle = <0x000001ae>;
                phandle = <0x000001ae>;
            };
            mas-oxili {
                cell-id = <0x0000001a>;
                label = "mas-oxili";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000002>;
                qcom,ap-owned;
                qcom,qport = <0x00000001>;
                qcom,qos-mode = "bypass";
                qcom,connections = <0x0000015f 0x00000160 0x0000015c 0x0000015d>;
                qcom,bus-dev = <0x0000015e>;
                qcom,mas-rpm-id = <0x00000006>;
            };
            mas-mnoc-bimc {
                cell-id = <0x0000272b>;
                label = "mas-mnoc-bimc";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000002>;
                qcom,ap-owned;
                qcom,qport = <0x00000002>;
                qcom,qos-mode = "bypass";
                qcom,connections = <0x0000015f 0x00000160 0x0000015c 0x0000015d>;
                qcom,bus-dev = <0x0000015e>;
                qcom,mas-rpm-id = <0x00000002>;
                linux,phandle = <0x000001af>;
                phandle = <0x000001af>;
            };
            mas-snoc-bimc {
                cell-id = <0x0000272f>;
                label = "mas-snoc-bimc";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000002>;
                qcom,qport = <0x00000003>;
                qcom,qos-mode = "bypass";
                qcom,connections = <0x00000160 0x0000015c>;
                qcom,bus-dev = <0x0000015e>;
                qcom,mas-rpm-id = <0x00000003>;
                linux,phandle = <0x000001b0>;
                phandle = <0x000001b0>;
            };
            mas-snoc-cnoc {
                cell-id = <0x00002733>;
                label = "mas-snoc-cnoc";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,connections = <0x00000161 0x00000162 0x00000163 0x00000164 0x00000165 0x00000166 0x00000167 0x00000168 0x00000169 0x0000016a 0x0000016b 0x0000016c 0x0000016d 0x0000016e 0x0000016f 0x00000170 0x00000171 0x00000172 0x00000173 0x00000174 0x00000175 0x00000176 0x00000177 0x00000178 0x00000179 0x0000017a 0x0000017b 0x0000017c 0x0000017d 0x0000017e 0x0000017f 0x00000180 0x00000181 0x00000182 0x00000183 0x00000184 0x00000185>;
                qcom,bus-dev = <0x00000186>;
                qcom,mas-rpm-id = <0x00000034>;
                linux,phandle = <0x000001b1>;
                phandle = <0x000001b1>;
            };
            mas-qdss-dap {
                cell-id = <0x0000004c>;
                label = "mas-qdss-dap";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,connections = <0x00000161 0x00000162 0x00000163 0x00000164 0x00000165 0x00000166 0x00000167 0x00000168 0x00000169 0x0000016a 0x0000016b 0x0000016c 0x0000016d 0x0000016e 0x0000016f 0x00000170 0x00000171 0x00000172 0x00000173 0x00000174 0x00000175 0x00000176 0x00000177 0x00000178 0x00000179 0x0000017b 0x0000017c 0x0000017d 0x0000017e 0x0000017f 0x00000180 0x00000181 0x00000182 0x00000183 0x0000017a 0x00000184 0x00000185 0x00000187>;
                qcom,bus-dev = <0x00000186>;
                qcom,mas-rpm-id = <0x00000031>;
            };
            mas-crypto-c0 {
                cell-id = <0x00000037>;
                label = "mas-crypto-c0";
                qcom,buswidth = <0x0000028a>;
                qcom,agg-ports = <0x00000001>;
                qcom,connections = <0x00000188>;
                qcom,bus-dev = <0x0000015b>;
                qcom,mas-rpm-id = <0x00000017>;
            };
            mas-apps-proc {
                cell-id = <0x00000001>;
                label = "mas-apps-proc";
                qcom,buswidth = <0x00000020>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,connections = <0x00000189>;
                qcom,bus-dev = <0x0000018a>;
                qcom,mas-rpm-id = <0x00000000>;
            };
            mas-cnoc-mnoc-mmss-cfg {
                cell-id = <0x00000066>;
                label = "mas-cnoc-mnoc-mmss-cfg";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,connections = <0x0000018b 0x0000018c 0x0000018d 0x0000018e 0x0000018f 0x00000190 0x00000191 0x00000192 0x00000193 0x00000194 0x00000195>;
                qcom,bus-dev = <0x00000196>;
                qcom,mas-rpm-id = <0x00000004>;
                linux,phandle = <0x000001ac>;
                phandle = <0x000001ac>;
            };
            mas-cnoc-mnoc-cfg {
                cell-id = <0x00000067>;
                label = "mas-cnoc-mnoc-cfg";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,connections = <0x00000197>;
                qcom,bus-dev = <0x00000198>;
                qcom,mas-rpm-id = <0x00000005>;
                linux,phandle = <0x000001ab>;
                phandle = <0x000001ab>;
            };
            mas-cpp {
                cell-id = <0x0000006a>;
                label = "mas-cpp";
                qcom,buswidth = <0x00000020>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,qport = <0x00000005>;
                qcom,qos-mode = "bypass";
                qcom,connections = <0x00000199>;
                qcom,bus-dev = <0x00000198>;
                qcom,mas-rpm-id = <0x00000073>;
            };
            mas-jpeg {
                cell-id = <0x0000003e>;
                label = "mas-jpeg";
                qcom,buswidth = <0x00000020>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,qport = <0x00000007>;
                qcom,qos-mode = "bypass";
                qcom,connections = <0x00000199>;
                qcom,bus-dev = <0x00000198>;
                qcom,mas-rpm-id = <0x00000007>;
            };
            mas-mdp-p0 {
                cell-id = <0x00000016>;
                label = "mas-mdp-p0";
                qcom,buswidth = <0x00000020>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,qport = <0x00000001>;
                qcom,qos-mode = "bypass";
                qcom,connections = <0x00000199>;
                qcom,bus-dev = <0x00000198>;
                qcom,vrail-comp = <0x00000019>;
                qcom,mas-rpm-id = <0x00000008>;
                clk-mdss-axi-no-rate-supply = <0x0000002a>;
                clk-mdss-ahb-no-rate-supply = <0x0000002a>;
                qcom,node-qos-clks {
                    clock-names = "clk-mdss-ahb-no-rate", "clk-mdss-axi-no-rate";
                    clocks = <0x00000027 0x85d37ab5 0x00000027 0xdf04fc1d>;
                };
            };
            mas-mdp-p1 {
                cell-id = <0x00000017>;
                label = "mas-mdp-p1";
                qcom,buswidth = <0x00000020>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,qport = <0x00000002>;
                qcom,qos-mode = "bypass";
                qcom,connections = <0x00000199>;
                qcom,bus-dev = <0x00000198>;
                qcom,vrail-comp = <0x00000019>;
                qcom,mas-rpm-id = <0x0000003d>;
            };
            mas-rotator {
                cell-id = <0x00000019>;
                label = "mas-rotator";
                qcom,buswidth = <0x00000020>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,qport = <0x00000000>;
                qcom,qos-mode = "bypass";
                qcom,connections = <0x00000199>;
                qcom,bus-dev = <0x00000198>;
                qcom,mas-rpm-id = <0x00000078>;
            };
            mas-venus {
                cell-id = <0x0000003f>;
                label = "mas-venus";
                qcom,buswidth = <0x00000020>;
                qcom,agg-ports = <0x00000002>;
                qcom,ap-owned;
                qcom,qport = <0x00000003 0x00000004>;
                qcom,qos-mode = "bypass";
                qcom,connections = <0x00000199>;
                qcom,bus-dev = <0x00000198>;
                qcom,mas-rpm-id = <0x00000009>;
            };
            mas-vfe {
                cell-id = <0x0000001d>;
                label = "mas-vfe";
                qcom,buswidth = <0x00000020>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,qport = <0x00000006>;
                qcom,qos-mode = "bypass";
                qcom,connections = <0x00000199>;
                qcom,bus-dev = <0x00000198>;
                qcom,mas-rpm-id = <0x0000000b>;
            };
            mas-venus-vmem {
                cell-id = <0x00000044>;
                label = "mas-venus-vmem";
                qcom,buswidth = <0x00000020>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,connections = <0x0000019a>;
                qcom,bus-dev = <0x00000198>;
                qcom,mas-rpm-id = <0x00000079>;
            };
            mas-hmss {
                cell-id = <0x0000002b>;
                label = "mas-hmss";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,qport = <0x00000003>;
                qcom,qos-mode = "fixed";
                qcom,connections = <0x0000019b 0x0000019c 0x0000019d>;
                qcom,prio1 = <0x00000001>;
                qcom,prio0 = <0x00000001>;
                qcom,bus-dev = <0x0000019e>;
                qcom,mas-rpm-id = <0x00000076>;
            };
            mas-qdss-bam {
                cell-id = <0x00000035>;
                label = "mas-qdss-bam";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,qport = <0x00000001>;
                qcom,qos-mode = "fixed";
                qcom,connections = <0x0000019c 0x0000019b 0x0000019f 0x0000019d>;
                qcom,prio1 = <0x00000001>;
                qcom,prio0 = <0x00000001>;
                qcom,bus-dev = <0x0000019e>;
                qcom,mas-rpm-id = <0x00000013>;
            };
            mas-snoc-cfg {
                cell-id = <0x00000036>;
                label = "mas-snoc-cfg";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,connections = <0x000001a0>;
                qcom,bus-dev = <0x0000019e>;
                qcom,mas-rpm-id = <0x00000014>;
            };
            mas-bimc-snoc-0 {
                cell-id = <0x00002720>;
                label = "mas-bimc-snoc-0";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,connections = <0x0000019b 0x000001a1 0x000001a2 0x000001a3 0x0000019f 0x0000019c 0x000001a4>;
                qcom,bus-dev = <0x0000019e>;
                qcom,mas-rpm-id = <0x00000015>;
                linux,phandle = <0x000001a8>;
                phandle = <0x000001a8>;
            };
            mas-bimc-snoc-1 {
                cell-id = <0x00002747>;
                label = "mas-bimc-snoc-1";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,connections = <0x000001a5>;
                qcom,bus-dev = <0x0000019e>;
                qcom,mas-rpm-id = <0x0000006d>;
                linux,phandle = <0x000001a9>;
                phandle = <0x000001a9>;
            };
            mas-a1noc-snoc {
                cell-id = <0x0000274f>;
                label = "mas-a1noc-snoc";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,connections = <0x0000019b 0x000001a5 0x000001a1 0x000001a2 0x0000019d 0x0000019f 0x0000019c 0x000001a4>;
                qcom,bus-dev = <0x0000019e>;
                qcom,mas-rpm-id = <0x0000006f>;
                linux,phandle = <0x000001a6>;
                phandle = <0x000001a6>;
            };
            mas-a2noc-snoc {
                cell-id = <0x00002750>;
                label = "mas-a2noc-snoc";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,connections = <0x0000019b 0x000001a5 0x000001a1 0x000001a2 0x0000019d 0x000001a3 0x0000019f 0x0000019c 0x000001a4>;
                qcom,bus-dev = <0x0000019e>;
                qcom,mas-rpm-id = <0x00000070>;
                linux,phandle = <0x000001a7>;
                phandle = <0x000001a7>;
            };
            mas-qdss-etr {
                cell-id = <0x0000003c>;
                label = "mas-qdss-etr";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,qport = <0x00000002>;
                qcom,qos-mode = "fixed";
                qcom,connections = <0x0000019c 0x0000019b 0x0000019f 0x0000019d>;
                qcom,prio1 = <0x00000001>;
                qcom,prio0 = <0x00000001>;
                qcom,bus-dev = <0x0000019e>;
                qcom,mas-rpm-id = <0x0000001f>;
            };
            slv-a1noc-snoc {
                cell-id = <0x0000274e>;
                label = "slv-a1noc-snoc";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,bus-dev = <0x00000159>;
                qcom,connections = <0x000001a6>;
                qcom,slv-rpm-id = <0x0000008e>;
                linux,phandle = <0x00000158>;
                phandle = <0x00000158>;
            };
            slv-a2noc-snoc {
                cell-id = <0x00002751>;
                label = "slv-a2noc-snoc";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,bus-dev = <0x0000015b>;
                qcom,connections = <0x000001a7>;
                qcom,slv-rpm-id = <0x0000008f>;
                linux,phandle = <0x0000015a>;
                phandle = <0x0000015a>;
            };
            slv-ebi {
                cell-id = <0x00000200>;
                label = "slv-ebi";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000002>;
                qcom,bus-dev = <0x0000015e>;
                qcom,slv-rpm-id = <0x00000000>;
                linux,phandle = <0x0000015c>;
                phandle = <0x0000015c>;
            };
            slv-hmss-l3 {
                cell-id = <0x000002a8>;
                label = "slv-hmss-l3";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,bus-dev = <0x0000015e>;
                qcom,slv-rpm-id = <0x000000a0>;
                linux,phandle = <0x00000160>;
                phandle = <0x00000160>;
            };
            slv-bimc-snoc-0 {
                cell-id = <0x00002721>;
                label = "slv-bimc-snoc-0";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,bus-dev = <0x0000015e>;
                qcom,connections = <0x000001a8>;
                qcom,slv-rpm-id = <0x00000002>;
                linux,phandle = <0x0000015d>;
                phandle = <0x0000015d>;
            };
            slv-bimc-snoc-1 {
                cell-id = <0x00002748>;
                label = "slv-bimc-snoc-1";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x0000015e>;
                qcom,connections = <0x000001a9>;
                qcom,slv-rpm-id = <0x0000008a>;
                linux,phandle = <0x0000015f>;
                phandle = <0x0000015f>;
            };
            slv-cnoc-a2noc {
                cell-id = <0x00002732>;
                label = "slv-cnoc-a2noc";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,connections = <0x000001aa>;
                qcom,slv-rpm-id = <0x000000d0>;
                linux,phandle = <0x00000187>;
                phandle = <0x00000187>;
            };
            slv-ssc-cfg {
                cell-id = <0x000002b9>;
                label = "slv-ssc-cfg";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x000000b1>;
                linux,phandle = <0x0000017a>;
                phandle = <0x0000017a>;
            };
            slv-mpm {
                cell-id = <0x00000218>;
                label = "slv-mpm";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x0000003e>;
                linux,phandle = <0x00000166>;
                phandle = <0x00000166>;
            };
            slv-pmic-arb {
                cell-id = <0x00000278>;
                label = "slv-pmic-arb";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x0000003b>;
                linux,phandle = <0x00000173>;
                phandle = <0x00000173>;
            };
            slv-tlmm-north {
                cell-id = <0x000002db>;
                label = "slv-tlmm-north";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x000000d6>;
                linux,phandle = <0x00000185>;
                phandle = <0x00000185>;
            };
            slv-pimem-cfg {
                cell-id = <0x000002a9>;
                label = "slv-pimem-cfg";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x000000a7>;
                linux,phandle = <0x0000016a>;
                phandle = <0x0000016a>;
            };
            slv-imem-cfg {
                cell-id = <0x00000273>;
                label = "slv-imem-cfg";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x00000036>;
                linux,phandle = <0x00000181>;
                phandle = <0x00000181>;
            };
            slv-message-ram {
                cell-id = <0x00000274>;
                label = "slv-message-ram";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x00000037>;
                linux,phandle = <0x00000163>;
                phandle = <0x00000163>;
            };
            slv-skl {
                cell-id = <0x000002dd>;
                label = "slv-skl";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x000000c4>;
                linux,phandle = <0x00000161>;
                phandle = <0x00000161>;
            };
            slv-bimc-cfg {
                cell-id = <0x00000275>;
                label = "slv-bimc-cfg";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x00000038>;
                linux,phandle = <0x00000167>;
                phandle = <0x00000167>;
            };
            slv-prng {
                cell-id = <0x0000026a>;
                label = "slv-prng";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x0000002c>;
                linux,phandle = <0x0000016e>;
                phandle = <0x0000016e>;
            };
            slv-a2noc-cfg {
                cell-id = <0x000002b0>;
                label = "slv-a2noc-cfg";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x00000096>;
                linux,phandle = <0x00000172>;
                phandle = <0x00000172>;
            };
            slv-ipa {
                cell-id = <0x000002a4>;
                label = "slv-ipa";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x000000b7>;
                linux,phandle = <0x00000177>;
                phandle = <0x00000177>;
            };
            slv-tcsr {
                cell-id = <0x0000026f>;
                label = "slv-tcsr";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x00000032>;
                linux,phandle = <0x00000184>;
                phandle = <0x00000184>;
            };
            slv-snoc-cfg {
                cell-id = <0x00000282>;
                label = "slv-snoc-cfg";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x00000046>;
                linux,phandle = <0x00000179>;
                phandle = <0x00000179>;
            };
            slv-clk-ctl {
                cell-id = <0x0000026c>;
                label = "slv-clk-ctl";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x0000002f>;
                linux,phandle = <0x0000016d>;
                phandle = <0x0000016d>;
            };
            slv-glm {
                cell-id = <0x000002d6>;
                label = "slv-glm";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x000000d1>;
                linux,phandle = <0x00000178>;
                phandle = <0x00000178>;
            };
            slv-spdm {
                cell-id = <0x00000279>;
                label = "slv-spdm";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x0000003c>;
                linux,phandle = <0x00000169>;
                phandle = <0x00000169>;
            };
            slv-gpuss-cfg {
                cell-id = <0x00000256>;
                label = "slv-gpuss-cfg";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x0000000b>;
                linux,phandle = <0x00000183>;
                phandle = <0x00000183>;
            };
            slv-cnoc-mnoc-cfg {
                cell-id = <0x00000280>;
                label = "slv-cnoc-mnoc-cfg";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,connections = <0x000001ab>;
                qcom,slv-rpm-id = <0x00000042>;
                linux,phandle = <0x0000017f>;
                phandle = <0x0000017f>;
            };
            slv-qm-cfg {
                cell-id = <0x000002d9>;
                label = "slv-qm-cfg";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x000000d4>;
                linux,phandle = <0x00000171>;
                phandle = <0x00000171>;
            };
            slv-mss-cfg {
                cell-id = <0x0000026d>;
                label = "slv-mss-cfg";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x00000030>;
                linux,phandle = <0x00000180>;
                phandle = <0x00000180>;
            };
            slv-ufs-cfg {
                cell-id = <0x0000028a>;
                label = "slv-ufs-cfg";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x0000005c>;
                linux,phandle = <0x00000174>;
                phandle = <0x00000174>;
            };
            slv-tlmm-west {
                cell-id = <0x000002dc>;
                label = "slv-tlmm-west";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x000000d7>;
                linux,phandle = <0x00000164>;
                phandle = <0x00000164>;
            };
            slv-a1noc-cfg {
                cell-id = <0x000002af>;
                label = "slv-a1noc-cfg";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x00000093>;
                linux,phandle = <0x00000182>;
                phandle = <0x00000182>;
            };
            slv-ahb2phy {
                cell-id = <0x000002ad>;
                label = "slv-ahb2phy";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x000000a3>;
                linux,phandle = <0x00000176>;
                phandle = <0x00000176>;
            };
            slv-blsp-2 {
                cell-id = <0x00000263>;
                label = "slv-blsp-2";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x00000025>;
                linux,phandle = <0x00000162>;
                phandle = <0x00000162>;
            };
            slv-pdm {
                cell-id = <0x00000267>;
                label = "slv-pdm";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x00000029>;
                linux,phandle = <0x0000017d>;
                phandle = <0x0000017d>;
            };
            slv-usb3-0 {
                cell-id = <0x00000247>;
                label = "slv-usb3-0";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x00000016>;
                linux,phandle = <0x0000016f>;
                phandle = <0x0000016f>;
            };
            slv-a1noc-smmu-cfg {
                cell-id = <0x000002b4>;
                label = "slv-a1noc-smmu-cfg";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x00000095>;
                linux,phandle = <0x0000016b>;
                phandle = <0x0000016b>;
            };
            slv-blsp-1 {
                cell-id = <0x00000265>;
                label = "slv-blsp-1";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x00000027>;
                linux,phandle = <0x0000016c>;
                phandle = <0x0000016c>;
            };
            slv-sdcc-2 {
                cell-id = <0x00000260>;
                label = "slv-sdcc-2";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x00000021>;
                linux,phandle = <0x0000017b>;
                phandle = <0x0000017b>;
            };
            slv-sdcc-4 {
                cell-id = <0x00000261>;
                label = "slv-sdcc-4";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x00000022>;
                linux,phandle = <0x0000017c>;
                phandle = <0x0000017c>;
            };
            slv-tsif {
                cell-id = <0x0000023f>;
                label = "slv-tsif";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x00000023>;
                linux,phandle = <0x00000165>;
                phandle = <0x00000165>;
            };
            slv-qdss-cfg {
                cell-id = <0x0000027b>;
                label = "slv-qdss-cfg";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x0000003f>;
                linux,phandle = <0x00000170>;
                phandle = <0x00000170>;
            };
            slv-tlmm-east {
                cell-id = <0x000002da>;
                label = "slv-tlmm-east";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x000000d5>;
                linux,phandle = <0x00000168>;
                phandle = <0x00000168>;
            };
            slv-cnoc-mnoc-mmss-cfg {
                cell-id = <0x00000277>;
                label = "slv-cnoc-mnoc-mmss-cfg";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,connections = <0x000001ac>;
                qcom,slv-rpm-id = <0x0000003a>;
                linux,phandle = <0x0000017e>;
                phandle = <0x0000017e>;
            };
            slv-srvc-cnoc {
                cell-id = <0x00000286>;
                label = "slv-srvc-cnoc";
                qcom,buswidth = <0x00000004>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000186>;
                qcom,slv-rpm-id = <0x0000004c>;
                linux,phandle = <0x00000175>;
                phandle = <0x00000175>;
            };
            slv-cr-virt-a2noc {
                cell-id = <0x000002d4>;
                label = "slv-cr-virt-a2noc";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x0000015b>;
                qcom,connections = <0x000001ad>;
                qcom,slv-rpm-id = <0x000000cf>;
                linux,phandle = <0x00000188>;
                phandle = <0x00000188>;
            };
            slv-gnoc-bimc {
                cell-id = <0x000002d7>;
                label = "slv-gnoc-bimc";
                qcom,buswidth = <0x00000020>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x0000018a>;
                qcom,connections = <0x000001ae>;
                qcom,slv-rpm-id = <0x000000d2>;
                linux,phandle = <0x00000189>;
                phandle = <0x00000189>;
            };
            slv-camera-cfg {
                cell-id = <0x0000024d>;
                label = "slv-camera-cfg";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000196>;
                qcom,slv-rpm-id = <0x00000003>;
                linux,phandle = <0x0000018e>;
                phandle = <0x0000018e>;
            };
            slv-camera-throttle-cfg {
                cell-id = <0x000002c5>;
                label = "slv-camera-throttle-cfg";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000196>;
                qcom,slv-rpm-id = <0x0000009a>;
                linux,phandle = <0x0000018b>;
                phandle = <0x0000018b>;
            };
            slv-misc-cfg {
                cell-id = <0x00000252>;
                label = "slv-misc-cfg";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000196>;
                qcom,slv-rpm-id = <0x00000008>;
                linux,phandle = <0x0000018d>;
                phandle = <0x0000018d>;
            };
            slv-venus-throttle-cfg {
                cell-id = <0x000002b8>;
                label = "slv-venus-throttle-cfg";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000196>;
                qcom,slv-rpm-id = <0x000000b2>;
                linux,phandle = <0x00000190>;
                phandle = <0x00000190>;
            };
            slv-venus-cfg {
                cell-id = <0x00000254>;
                label = "slv-venus-cfg";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000196>;
                qcom,slv-rpm-id = <0x0000000a>;
                linux,phandle = <0x0000018c>;
                phandle = <0x0000018c>;
            };
            slv-vmem-cfg {
                cell-id = <0x000002c4>;
                label = "slv-vmem-cfg";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000196>;
                qcom,slv-rpm-id = <0x000000b4>;
                qcom,enable-only-clk;
                clock-names = "node_clk";
                clocks = <0x00000027 0xd8b7278f>;
                linux,phandle = <0x00000193>;
                phandle = <0x00000193>;
            };
            slv-mmss-clk-xpu-cfg {
                cell-id = <0x00000258>;
                label = "slv-mmss-clk-xpu-cfg";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000196>;
                qcom,slv-rpm-id = <0x0000000d>;
                linux,phandle = <0x00000194>;
                phandle = <0x00000194>;
            };
            slv-mmss-clk-cfg {
                cell-id = <0x00000257>;
                label = "slv-mmss-clk-cfg";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000196>;
                qcom,slv-rpm-id = <0x0000000c>;
                linux,phandle = <0x00000192>;
                phandle = <0x00000192>;
            };
            slv-display-cfg {
                cell-id = <0x0000024e>;
                label = "slv-display-cfg";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000196>;
                qcom,slv-rpm-id = <0x00000004>;
                linux,phandle = <0x00000191>;
                phandle = <0x00000191>;
            };
            slv-display-throttle-cfg {
                cell-id = <0x000002bc>;
                label = "slv-display-throttle-cfg";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000196>;
                qcom,slv-rpm-id = <0x0000009c>;
                linux,phandle = <0x0000018f>;
                phandle = <0x0000018f>;
            };
            slv-smmu-cfg {
                cell-id = <0x000002d2>;
                label = "slv-smmu-cfg";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000196>;
                qcom,slv-rpm-id = <0x000000cd>;
                linux,phandle = <0x00000195>;
                phandle = <0x00000195>;
            };
            slv-mnoc-bimc {
                cell-id = <0x0000272c>;
                label = "slv-mnoc-bimc";
                qcom,buswidth = <0x00000020>;
                qcom,agg-ports = <0x00000002>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000198>;
                qcom,connections = <0x000001af>;
                qcom,slv-rpm-id = <0x00000010>;
                qcom,enable-only-clk;
                clock-names = "node_clk";
                clocks = <0x0000003b 0xdb4b31e6>;
                linux,phandle = <0x00000199>;
                phandle = <0x00000199>;
            };
            slv-vmem {
                cell-id = <0x000002c6>;
                label = "slv-vmem";
                qcom,buswidth = <0x00000020>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000198>;
                qcom,slv-rpm-id = <0x000000b3>;
                clock-names = "node_clk";
                clocks = <0x00000027 0xd8b7278f>;
                linux,phandle = <0x0000019a>;
                phandle = <0x0000019a>;
            };
            slv-srvc-mnoc {
                cell-id = <0x0000025b>;
                label = "slv-srvc-mnoc";
                qcom,buswidth = <0x00000008>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x00000198>;
                qcom,slv-rpm-id = <0x00000011>;
                linux,phandle = <0x00000197>;
                phandle = <0x00000197>;
            };
            slv-hmss {
                cell-id = <0x000002a1>;
                label = "slv-hmss";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x0000019e>;
                qcom,slv-rpm-id = <0x00000014>;
                linux,phandle = <0x000001a2>;
                phandle = <0x000001a2>;
            };
            slv-lpass {
                cell-id = <0x0000020a>;
                label = "slv-lpass";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x0000019e>;
                qcom,slv-rpm-id = <0x00000015>;
                linux,phandle = <0x000001a1>;
                phandle = <0x000001a1>;
            };
            slv-wlan {
                cell-id = <0x000002d3>;
                label = "slv-wlan";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,bus-dev = <0x0000019e>;
                qcom,slv-rpm-id = <0x000000ce>;
                linux,phandle = <0x000001a3>;
                phandle = <0x000001a3>;
            };
            slv-snoc-bimc {
                cell-id = <0x00002730>;
                label = "slv-snoc-bimc";
                qcom,buswidth = <0x00000020>;
                qcom,agg-ports = <0x00000002>;
                qcom,bus-dev = <0x0000019e>;
                qcom,connections = <0x000001b0>;
                qcom,slv-rpm-id = <0x00000018>;
                linux,phandle = <0x0000019d>;
                phandle = <0x0000019d>;
            };
            slv-snoc-cnoc {
                cell-id = <0x00002734>;
                label = "slv-snoc-cnoc";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,bus-dev = <0x0000019e>;
                qcom,connections = <0x000001b1>;
                qcom,slv-rpm-id = <0x00000019>;
                linux,phandle = <0x0000019f>;
                phandle = <0x0000019f>;
            };
            slv-imem {
                cell-id = <0x00000249>;
                label = "slv-imem";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,bus-dev = <0x0000019e>;
                qcom,slv-rpm-id = <0x0000001a>;
                linux,phandle = <0x0000019c>;
                phandle = <0x0000019c>;
            };
            slv-pimem {
                cell-id = <0x000002c8>;
                label = "slv-pimem";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,bus-dev = <0x0000019e>;
                qcom,slv-rpm-id = <0x000000a6>;
                linux,phandle = <0x0000019b>;
                phandle = <0x0000019b>;
            };
            slv-qdss-stm {
                cell-id = <0x0000024c>;
                label = "slv-qdss-stm";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,bus-dev = <0x0000019e>;
                qcom,slv-rpm-id = <0x0000001e>;
                linux,phandle = <0x000001a4>;
                phandle = <0x000001a4>;
            };
            slv-pcie-0 {
                cell-id = <0x00000299>;
                label = "slv-pcie-0";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,ap-owned;
                qcom,bus-dev = <0x0000019e>;
                qcom,slv-rpm-id = <0x00000054>;
                linux,phandle = <0x000001a5>;
                phandle = <0x000001a5>;
            };
            slv-srvc-snoc {
                cell-id = <0x0000024b>;
                label = "slv-srvc-snoc";
                qcom,buswidth = <0x00000010>;
                qcom,agg-ports = <0x00000001>;
                qcom,bus-dev = <0x0000019e>;
                qcom,slv-rpm-id = <0x0000001d>;
                linux,phandle = <0x000001a0>;
                phandle = <0x000001a0>;
            };
        };
        devfreq_spdm_cpu {
            compatible = "qcom,devfreq_spdm";
            qcom,msm-bus,name = "devfreq_spdm";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000001 0x00000200 0x00000000 0x00000000 0x00000001 0x00000200 0x00000000 0x00000000>;
            qcom,msm-bus,active-only;
            qcom,spdm-client = <0x00000000>;
            qcom,bw-upstep = <0x000003e8>;
            qcom,bw-dwnstep = <0x000003e8>;
            qcom,max-vote = <0x00002710>;
            qcom,up-step-multp = <0x00000002>;
            qcom,spdm-interval = <0x00000064>;
            qcom,ports = <0x00000018>;
            qcom,alpha-up = <0x0000000c>;
            qcom,alpha-down = <0x0000000f>;
            qcom,bucket-size = <0x00000008>;
            qcom,pl-freqs = <0x0003f7a0 0x000bbfd0>;
            qcom,reject-rate = <0x00001388 0x00001388 0x00001388 0x00001388 0x00001388 0x00001388>;
            qcom,response-time-us = <0x00002710 0x00002710 0x00002710 0x00002710 0x00002710 0x00002710>;
            qcom,cci-response-time-us = <0x00002710 0x00002710 0x00002710 0x00002710 0x00002710 0x00002710>;
            qcom,max-cci-freq = <0x000fd200>;
        };
        devfreq_spdm_gov {
            compatible = "qcom,gov_spdm_hyp";
            interrupt-names = "spdm-irq";
            interrupts = <0x00000000 0x000000c0 0x00000001>;
        };
        qcom,kgsl-hyp {
            compatible = "qcom,pil-tz-generic";
            qcom,pas-id = <0x0000000d>;
            qcom,firmware-name = "a540_zap";
        };
        qcom,kgsl-busmon {
            label = "kgsl-busmon";
            compatible = "qcom,kgsl-busmon";
        };
        qcom,gpubw {
            compatible = "qcom,devbw";
            governor = "bw_vbif";
            qcom,src-dst-ports = <0x0000001a 0x00000200>;
            qcom,active-only;
            qcom,bw-tbl = <0x00000000 0x000002fa 0x00000478 0x000005f5 0x000008f0 0x00000c47 0x0000104d 0x0000144b 0x000016e3 0x00001e4f 0x0000269f 0x00002e57 0x000035c3>;
            linux,phandle = <0x000001b2>;
            phandle = <0x000001b2>;
        };
        qcom,kgsl-3d0@5000000 {
            label = "kgsl-3d0";
            compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
            status = "ok";
            reg = <0x05000000 0x00040000>;
            reg-names = "kgsl_3d0_reg_memory";
            interrupts = <0x00000000 0x0000012c 0x00000000>;
            interrupt-names = "kgsl_3d0_irq";
            qcom,id = <0x00000000>;
            qcom,chipid = <0x05040001>;
            qcom,gpu-efuse-leakage = <0x00070130 0x00000018>;
            qcom,base-leakage-coefficient = <0x00000022>;
            qcom,lm-limit = <0x00001770>;
            qcom,initial-pwrlevel = <0x00000006>;
            qcom,idle-timeout = <0x00000050>;
            qcom,no-nap;
            qcom,highest-bank-bit = <0x0000000f>;
            qcom,snapshot-size = <0x00100000>;
            qcom,gpu-qdss-stm = <0x161c0000 0x00040000>;
            qcom,gpu-qtimer = <0x17921000 0x00001000>;
            qcom,tsens-name = "tsens_tz_sensor12";
            qcom,l2pc-cpu-mask = <0x000000f0>;
            qcom,gpu-quirk-lmloadkill-disable;
            qcom,gpmu-tsens = <0x000c000d>;
            qcom,max-power = <0x00001548>;
            qcom,gpmu-firmware = "a540_gpmu.fw2";
            qcom,gpmu-version = <0x00000003 0x00000000>;
            qcom,zap-shader = "a540_zap";
            clocks = <0x0000002b 0x95f01bd5 0x0000003b 0x72f20a57 0x00000062 0x58a0a7ca 0x0000003b 0x3edd69ad 0x0000003b 0x3909459b 0x00000062 0xb2678e80 0x00000062 0x7bd750e8 0x0000003b 0xfd82abad>;
            clock-names = "core_clk", "iface_clk", "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "isense_clk", "rbcpr_clk", "iref_clk";
            qcom,isense-clk-on-level = <0x00000001>;
            qcom,gpubw-dev = <0x000001b2>;
            qcom,bus-control;
            qcom,msm-bus,name = "grp3d";
            qcom,bus-width = <0x00000020>;
            qcom,msm-bus,num-cases = <0x0000000d>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x0000001a 0x00000200 0x00000000 0x00000000 0x0000001a 0x00000200 0x00000000 0x000c3500 0x0000001a 0x00000200 0x00000000 0x00124f80 0x0000001a 0x00000200 0x00000000 0x00186a00 0x0000001a 0x00000200 0x00000000 0x00249f00 0x0000001a 0x00000200 0x00000000 0x00324b00 0x0000001a 0x00000200 0x00000000 0x0042c5c0 0x0000001a 0x00000200 0x00000000 0x00532140 0x0000001a 0x00000200 0x00000000 0x005dc000 0x0000001a 0x00000200 0x00000000 0x007c2540 0x0000001a 0x00000200 0x00000000 0x009e3400 0x0000001a 0x00000200 0x00000000 0x00bdd1c0 0x0000001a 0x00000200 0x00000000 0x00dc3700>;
            regulator-names = "vddcx", "vdd";
            vddcx-supply = <0x000000d5>;
            vdd-supply = <0x000001b3>;
            coresight-name = "coresight-gfx";
            coresight-atid = <0x00000003>;
            linux,phandle = <0x0000005f>;
            phandle = <0x0000005f>;
            port {
                endpoint {
                    remote-endpoint = <0x000001b4>;
                    linux,phandle = <0x00000119>;
                    phandle = <0x00000119>;
                };
            };
            qcom,gpu-mempools {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                compatible = "qcom,gpu-mempools";
                qcom,gpu-mempool@0 {
                    reg = <0x00000000>;
                    qcom,mempool-page-size = <0x00001000>;
                    qcom,mempool-reserved = <0x00000800>;
                    qcom,mempool-allocate;
                };
                qcom,gpu-mempool@1 {
                    reg = <0x00000001>;
                    qcom,mempool-page-size = <0x00002000>;
                    qcom,mempool-reserved = <0x00000400>;
                    qcom,mempool-allocate;
                };
                qcom,gpu-mempool@2 {
                    reg = <0x00000002>;
                    qcom,mempool-page-size = <0x00010000>;
                    qcom,mempool-reserved = <0x00000100>;
                };
                qcom,gpu-mempool@3 {
                    reg = <0x00000003>;
                    qcom,mempool-page-size = <0x00100000>;
                    qcom,mempool-reserved = <0x00000020>;
                };
            };
            qcom,gpu-pwrlevels {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                compatible = "qcom,gpu-pwrlevels";
                qcom,gpu-pwrlevel@0 {
                    reg = <0x00000000>;
                    qcom,gpu-freq = <0x2a51bd80>;
                    qcom,bus-freq = <0x0000000c>;
                    qcom,bus-min = <0x0000000c>;
                    qcom,bus-max = <0x0000000c>;
                };
                qcom,gpu-pwrlevel@1 {
                    reg = <0x00000001>;
                    qcom,gpu-freq = <0x27ef6380>;
                    qcom,bus-freq = <0x0000000c>;
                    qcom,bus-min = <0x0000000b>;
                    qcom,bus-max = <0x0000000c>;
                };
                qcom,gpu-pwrlevel@2 {
                    reg = <0x00000002>;
                    qcom,gpu-freq = <0x23863d00>;
                    qcom,bus-freq = <0x0000000b>;
                    qcom,bus-min = <0x00000009>;
                    qcom,bus-max = <0x0000000c>;
                };
                qcom,gpu-pwrlevel@3 {
                    reg = <0x00000003>;
                    qcom,gpu-freq = <0x1eb246c0>;
                    qcom,bus-freq = <0x0000000b>;
                    qcom,bus-min = <0x00000009>;
                    qcom,bus-max = <0x0000000c>;
                };
                qcom,gpu-pwrlevel@4 {
                    reg = <0x00000004>;
                    qcom,gpu-freq = <0x18ad2380>;
                    qcom,bus-freq = <0x00000009>;
                    qcom,bus-min = <0x00000008>;
                    qcom,bus-max = <0x0000000b>;
                };
                qcom,gpu-pwrlevel@5 {
                    reg = <0x00000005>;
                    qcom,gpu-freq = <0x14628180>;
                    qcom,bus-freq = <0x00000008>;
                    qcom,bus-min = <0x00000005>;
                    qcom,bus-max = <0x00000009>;
                };
                qcom,gpu-pwrlevel@6 {
                    reg = <0x00000006>;
                    qcom,gpu-freq = <0x0f518240>;
                    qcom,bus-freq = <0x00000005>;
                    qcom,bus-min = <0x00000003>;
                    qcom,bus-max = <0x00000008>;
                };
                qcom,gpu-pwrlevel@7 {
                    reg = <0x00000007>;
                    qcom,gpu-freq = <0x019bfcc0>;
                    qcom,bus-freq = <0x00000000>;
                    qcom,bus-min = <0x00000000>;
                    qcom,bus-max = <0x00000000>;
                };
            };
        };
        qcom,kgsl-iommu {
            compatible = "qcom,kgsl-smmu-v2";
            reg = <0x05040000 0x00010000>;
            qcom,protect = <0x00040000 0x00010000>;
            qcom,micro-mmu-control = <0x00006000>;
            clocks = <0x0000003b 0x72f20a57 0x0000003b 0x3edd69ad 0x0000003b 0x3909459b>;
            clock-names = "iface_clk", "mem_clk", "mem_iface_clk";
            qcom,secure_align_mask = <0x00000fff>;
            qcom,retention;
            qcom,hyp_secure_alloc;
            gfx3d_user {
                compatible = "qcom,smmu-kgsl-cb";
                label = "gfx3d_user";
                iommus = <0x000001b5 0x00000000>;
                qcom,gpu-offset = <0x00048000>;
            };
            gfx3d_secure {
                compatible = "qcom,smmu-kgsl-cb";
                iommus = <0x000001b5 0x00000002>;
            };
        };
        pinctrl@03400000 {
            compatible = "qcom,msm8998-pinctrl";
            reg = <0x03400000 0x00c00000>;
            interrupts = <0x00000000 0x000000d0 0x00000000>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x0000007e>;
            phandle = <0x0000007e>;
            uart_console_active {
                linux,phandle = <0x0000003c>;
                phandle = <0x0000003c>;
                mux {
                    pins = "gpio4", "gpio5";
                    function = "blsp_uart8_a";
                };
                config {
                    pins = "gpio4", "gpio5";
                    drive-strength = <0x00000002>;
                    bias-disable;
                };
            };
            wcd9xxx_intr {
                wcd_intr_default {
                    linux,phandle = <0x000002ac>;
                    phandle = <0x000002ac>;
                    mux {
                        pins = "gpio54";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio54";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
            };
            i2c_1 {
                i2c_1_active {
                    linux,phandle = <0x000001f0>;
                    phandle = <0x000001f0>;
                    mux {
                        pins = "gpio2", "gpio3";
                        function = "blsp_i2c1";
                    };
                    config {
                        pins = "gpio2", "gpio3";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                i2c_1_sleep {
                    linux,phandle = <0x000001f1>;
                    phandle = <0x000001f1>;
                    mux {
                        pins = "gpio2", "gpio3";
                        function = "blsp_i2c1";
                    };
                    config {
                        pins = "gpio2", "gpio3";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
                i2c_1_bitbang {
                    linux,phandle = <0x000001f2>;
                    phandle = <0x000001f2>;
                    mux {
                        pins = "gpio2", "gpio3";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio2", "gpio3";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
            };
            i2c_2 {
                i2c_2_active {
                    linux,phandle = <0x000001f3>;
                    phandle = <0x000001f3>;
                    mux {
                        pins = "gpio32", "gpio33";
                        function = "blsp_i2c2";
                    };
                    config {
                        pins = "gpio32", "gpio33";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                i2c_2_sleep {
                    linux,phandle = <0x000001f4>;
                    phandle = <0x000001f4>;
                    mux {
                        pins = "gpio32", "gpio33";
                        function = "blsp_i2c2";
                    };
                    config {
                        pins = "gpio32", "gpio33";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
                i2c_2_bitbang {
                    linux,phandle = <0x000001f5>;
                    phandle = <0x000001f5>;
                    mux {
                        pins = "gpio32", "gpio33";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio32", "gpio33";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
            };
            i2c_3 {
                i2c_3_active {
                    linux,phandle = <0x000001f6>;
                    phandle = <0x000001f6>;
                    mux {
                        pins = "gpio47", "gpio48";
                        function = "blsp_i2c3";
                    };
                    config {
                        pins = "gpio47", "gpio48";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                i2c_3_sleep {
                    linux,phandle = <0x000001f7>;
                    phandle = <0x000001f7>;
                    mux {
                        pins = "gpio47", "gpio48";
                        function = "blsp_i2c3";
                    };
                    config {
                        pins = "gpio47", "gpio48";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
                i2c_3_bitbang {
                    linux,phandle = <0x000001f8>;
                    phandle = <0x000001f8>;
                    mux {
                        pins = "gpio47", "gpio48";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio47", "gpio48";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
            };
            i2c_4 {
                i2c_4_active {
                    linux,phandle = <0x000001f9>;
                    phandle = <0x000001f9>;
                    mux {
                        pins = "gpio10", "gpio11";
                        function = "blsp_i2c4";
                    };
                    config {
                        pins = "gpio10", "gpio11";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                i2c_4_sleep {
                    linux,phandle = <0x000001fa>;
                    phandle = <0x000001fa>;
                    mux {
                        pins = "gpio10", "gpio11";
                        function = "blsp_i2c4";
                    };
                    config {
                        pins = "gpio10", "gpio11";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
                i2c_4_bitbang {
                    linux,phandle = <0x000001fb>;
                    phandle = <0x000001fb>;
                    mux {
                        pins = "gpio10", "gpio11";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio10", "gpio11";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
            };
            i2c_5 {
                i2c_5_active {
                    linux,phandle = <0x000001fc>;
                    phandle = <0x000001fc>;
                    mux {
                        pins = "gpio87", "gpio88";
                        function = "blsp_i2c5";
                    };
                    config {
                        pins = "gpio87", "gpio88";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                i2c_5_sleep {
                    linux,phandle = <0x000001fd>;
                    phandle = <0x000001fd>;
                    mux {
                        pins = "gpio87", "gpio88";
                        function = "blsp_i2c5";
                    };
                    config {
                        pins = "gpio87", "gpio88";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                i2c_5_bitbang {
                    linux,phandle = <0x000001fe>;
                    phandle = <0x000001fe>;
                    mux {
                        pins = "gpio87", "gpio88";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio87", "gpio88";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
            };
            i2c_6 {
                i2c_6_active {
                    linux,phandle = <0x00000204>;
                    phandle = <0x00000204>;
                    mux {
                        pins = "gpio43", "gpio44";
                        function = "blsp_i2c6";
                    };
                    config {
                        pins = "gpio43", "gpio44";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                i2c_6_sleep {
                    linux,phandle = <0x00000205>;
                    phandle = <0x00000205>;
                    mux {
                        pins = "gpio43", "gpio44";
                        function = "blsp_i2c6";
                    };
                    config {
                        pins = "gpio43", "gpio44";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
                i2c_6_bitbang {
                    linux,phandle = <0x00000206>;
                    phandle = <0x00000206>;
                    mux {
                        pins = "gpio43", "gpio44";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio43", "gpio44";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
            };
            nfc {
                nfc_int_active {
                    linux,phandle = <0x00000207>;
                    phandle = <0x00000207>;
                    mux {
                        pins = "gpio92";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio92";
                        drive-strength = <0x00000006>;
                        bias-pull-up;
                    };
                };
                nfc_int_suspend {
                    linux,phandle = <0x00000209>;
                    phandle = <0x00000209>;
                    mux {
                        pins = "gpio92";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio92";
                        drive-strength = <0x00000006>;
                        bias-pull-up;
                    };
                };
                nfc_enable_active {
                    linux,phandle = <0x00000208>;
                    phandle = <0x00000208>;
                    mux {
                        pins = "gpio12", "gpio116";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio12", "gpio116";
                        drive-strength = <0x00000006>;
                        bias-pull-up;
                    };
                };
                nfc_enable_suspend {
                    linux,phandle = <0x0000020a>;
                    phandle = <0x0000020a>;
                    mux {
                        pins = "gpio12", "gpio116";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio12", "gpio116";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
            };
            i2c_7 {
                i2c_7_active {
                    linux,phandle = <0x0000020c>;
                    phandle = <0x0000020c>;
                    mux {
                        pins = "gpio55", "gpio56";
                        function = "blsp_i2c7";
                    };
                    config {
                        pins = "gpio55", "gpio56";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                i2c_7_sleep {
                    linux,phandle = <0x0000020d>;
                    phandle = <0x0000020d>;
                    mux {
                        pins = "gpio55", "gpio56";
                        function = "blsp_i2c7";
                    };
                    config {
                        pins = "gpio55", "gpio56";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
                i2c_7_bitbang {
                    linux,phandle = <0x0000020e>;
                    phandle = <0x0000020e>;
                    mux {
                        pins = "gpio55", "gpio56";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio55", "gpio56";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
            };
            i2c_8 {
                i2c_8_active {
                    linux,phandle = <0x0000021b>;
                    phandle = <0x0000021b>;
                    mux {
                        pins = "gpio6", "gpio7";
                        function = "blsp_i2c8";
                    };
                    config {
                        pins = "gpio6", "gpio7";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                i2c_8_sleep {
                    linux,phandle = <0x0000021c>;
                    phandle = <0x0000021c>;
                    mux {
                        pins = "gpio6", "gpio7";
                        function = "blsp_i2c8";
                    };
                    config {
                        pins = "gpio6", "gpio7";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
                i2c_8_bitbang {
                    linux,phandle = <0x0000021d>;
                    phandle = <0x0000021d>;
                    mux {
                        pins = "gpio6", "gpio7";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio6", "gpio7";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
            };
            i2c_9 {
                i2c_9_active {
                    linux,phandle = <0x0000021e>;
                    phandle = <0x0000021e>;
                    mux {
                        pins = "gpio51", "gpio52";
                        function = "blsp_i2c9";
                    };
                    config {
                        pins = "gpio51", "gpio52";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                i2c_9_sleep {
                    linux,phandle = <0x0000021f>;
                    phandle = <0x0000021f>;
                    mux {
                        pins = "gpio51", "gpio52";
                        function = "blsp_i2c9";
                    };
                    config {
                        pins = "gpio51", "gpio52";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
                i2c_9_bitbang {
                    linux,phandle = <0x00000220>;
                    phandle = <0x00000220>;
                    mux {
                        pins = "gpio51", "gpio52";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio51", "gpio52";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
            };
            i2c_10 {
                i2c_10_active {
                    linux,phandle = <0x00000221>;
                    phandle = <0x00000221>;
                    mux {
                        pins = "gpio67", "gpio68";
                        function = "blsp_i2c10";
                    };
                    config {
                        pins = "gpio67", "gpio68";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                i2c_10_sleep {
                    linux,phandle = <0x00000222>;
                    phandle = <0x00000222>;
                    mux {
                        pins = "gpio67", "gpio68";
                        function = "blsp_i2c10";
                    };
                    config {
                        pins = "gpio67", "gpio68";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
                i2c_10_bitbang {
                    linux,phandle = <0x00000223>;
                    phandle = <0x00000223>;
                    mux {
                        pins = "gpio67", "gpio68";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio67", "gpio68";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
            };
            i2c_11 {
                i2c_11_active {
                    linux,phandle = <0x00000224>;
                    phandle = <0x00000224>;
                    mux {
                        pins = "gpio60", "gpio61";
                        function = "blsp_i2c11";
                    };
                    config {
                        pins = "gpio60", "gpio61";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                i2c_11_sleep {
                    linux,phandle = <0x00000225>;
                    phandle = <0x00000225>;
                    mux {
                        pins = "gpio60", "gpio61";
                        function = "blsp_i2c11";
                    };
                    config {
                        pins = "gpio60", "gpio61";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
                i2c_11_bitbang {
                    linux,phandle = <0x00000226>;
                    phandle = <0x00000226>;
                    mux {
                        pins = "gpio60", "gpio61";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio60", "gpio61";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
            };
            i2c_12 {
                i2c_12_active {
                    linux,phandle = <0x00000227>;
                    phandle = <0x00000227>;
                    mux {
                        pins = "gpio83", "gpio84";
                        function = "blsp_i2c12";
                    };
                    config {
                        pins = "gpio83", "gpio84";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                i2c_12_sleep {
                    linux,phandle = <0x00000228>;
                    phandle = <0x00000228>;
                    mux {
                        pins = "gpio83", "gpio84";
                        function = "blsp_i2c12";
                    };
                    config {
                        pins = "gpio83", "gpio84";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
                i2c_12_bitbang {
                    linux,phandle = <0x00000229>;
                    phandle = <0x00000229>;
                    mux {
                        pins = "gpio83", "gpio84";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio83", "gpio84";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
            };
            spi_1 {
                spi_1_active {
                    linux,phandle = <0x0000022a>;
                    phandle = <0x0000022a>;
                    mux {
                        pins = "gpio0", "gpio1", "gpio2", "gpio3";
                        function = "blsp_spi1";
                    };
                    config {
                        pins = "gpio0", "gpio1", "gpio2", "gpio3";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
                spi_1_sleep {
                    linux,phandle = <0x0000022b>;
                    phandle = <0x0000022b>;
                    mux {
                        pins = "gpio0", "gpio1", "gpio2", "gpio3";
                        function = "blsp_spi1";
                    };
                    config {
                        pins = "gpio0", "gpio1", "gpio2", "gpio3";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
            };
            spi_2 {
                spi_2_active {
                    linux,phandle = <0x0000022c>;
                    phandle = <0x0000022c>;
                    mux {
                        pins = "gpio31", "gpio34", "gpio32", "gpio33";
                        function = "blsp_spi2";
                    };
                    config {
                        pins = "gpio31", "gpio34", "gpio32", "gpio33";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
                spi_2_sleep {
                    linux,phandle = <0x0000022d>;
                    phandle = <0x0000022d>;
                    mux {
                        pins = "gpio31", "gpio34", "gpio32", "gpio33";
                        function = "blsp_spi2";
                    };
                    config {
                        pins = "gpio31", "gpio34", "gpio32", "gpio33";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
            };
            spi_3 {
                spi_3_active {
                    linux,phandle = <0x0000022e>;
                    phandle = <0x0000022e>;
                    mux {
                        pins = "gpio45", "gpio46", "gpio47", "gpio48";
                        function = "blsp_spi3";
                    };
                    config {
                        pins = "gpio45", "gpio46", "gpio47", "gpio48";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
                spi_3_sleep {
                    linux,phandle = <0x0000022f>;
                    phandle = <0x0000022f>;
                    mux {
                        pins = "gpio45", "gpio46", "gpio47", "gpio48";
                        function = "blsp_spi3";
                    };
                    config {
                        pins = "gpio45", "gpio46", "gpio47", "gpio48";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
            };
            pcie0 {
                pcie0_clkreq_default {
                    linux,phandle = <0x0000009c>;
                    phandle = <0x0000009c>;
                    mux {
                        pins = "gpio36";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio36";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
                pcie0_perst_default {
                    linux,phandle = <0x0000009d>;
                    phandle = <0x0000009d>;
                    mux {
                        pins = "gpio35";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio35";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                    };
                };
                pcie0_wake_default {
                    linux,phandle = <0x0000009e>;
                    phandle = <0x0000009e>;
                    mux {
                        pins = "gpio37";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio37";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
                pcie0_wake_sleep {
                    linux,phandle = <0x0000009f>;
                    phandle = <0x0000009f>;
                    mux {
                        pins = "gpio37";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio37";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
            };
            hph_en0_ctrl {
                hph_en0_idle {
                    linux,phandle = <0x00000299>;
                    phandle = <0x00000299>;
                    mux {
                        pins = "gpio67";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio67";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        output-low;
                    };
                };
                hph_en0_active {
                    linux,phandle = <0x00000298>;
                    phandle = <0x00000298>;
                    mux {
                        pins = "gpio67";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio67";
                        drive-strength = <0x00000002>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            hph_en1_ctrl {
                hph_en1_idle {
                    linux,phandle = <0x0000029b>;
                    phandle = <0x0000029b>;
                    mux {
                        pins = "gpio68";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio68";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        output-low;
                    };
                };
                hph_en1_active {
                    linux,phandle = <0x0000029a>;
                    phandle = <0x0000029a>;
                    mux {
                        pins = "gpio68";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio68";
                        drive-strength = <0x00000002>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            wcd_gnd_mic_swap {
                wcd_gnd_mic_swap_idle {
                    linux,phandle = <0x000002a7>;
                    phandle = <0x000002a7>;
                    mux {
                        pins = "gpio75";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio75";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        output-low;
                    };
                };
                wcd_gnd_mic_swap_active {
                    linux,phandle = <0x000002a6>;
                    phandle = <0x000002a6>;
                    mux {
                        pins = "gpio75";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio75";
                        drive-strength = <0x00000002>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            wcd_usbc_analog_en1 {
                wcd_usbc_ana_en1_idle {
                    linux,phandle = <0x000002a9>;
                    phandle = <0x000002a9>;
                    mux {
                        pins = "gpio59";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio59";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        output-low;
                    };
                };
                wcd_usbc_ana_en1_active {
                    linux,phandle = <0x000002a8>;
                    phandle = <0x000002a8>;
                    mux {
                        pins = "gpio59";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio59";
                        drive-strength = <0x00000002>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            wcd_usbc_analog_en2n {
                wcd_usbc_ana_en2n_idle {
                    linux,phandle = <0x000002ab>;
                    phandle = <0x000002ab>;
                    mux {
                        pins = "gpio60";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio60";
                        drive-strength = <0x00000002>;
                        bias-disable;
                        output-high;
                    };
                };
                wcd_usbc_ana_en2n_active {
                    linux,phandle = <0x000002aa>;
                    phandle = <0x000002aa>;
                    mux {
                        pins = "gpio60";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio60";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        output-low;
                    };
                };
            };
            cdc_reset_ctrl {
                cdc_reset_sleep {
                    linux,phandle = <0x000002b0>;
                    phandle = <0x000002b0>;
                    mux {
                        pins = "gpio64";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio64";
                        drive-strength = <0x00000010>;
                        bias-disable;
                        output-low;
                    };
                };
                cdc_reset_active {
                    linux,phandle = <0x000002af>;
                    phandle = <0x000002af>;
                    mux {
                        pins = "gpio64";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio64";
                        drive-strength = <0x00000010>;
                        bias-pull-down;
                        output-high;
                    };
                };
            };
            spi_4 {
                spi_4_active {
                    linux,phandle = <0x00000230>;
                    phandle = <0x00000230>;
                    mux {
                        pins = "gpio8", "gpio9", "gpio10", "gpio11";
                        function = "blsp_spi4";
                    };
                    config {
                        pins = "gpio8", "gpio9", "gpio10", "gpio11";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
                spi_4_sleep {
                    linux,phandle = <0x00000231>;
                    phandle = <0x00000231>;
                    mux {
                        pins = "gpio8", "gpio9", "gpio10", "gpio11";
                        function = "blsp_spi4";
                    };
                    config {
                        pins = "gpio8", "gpio9", "gpio10", "gpio11";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
            };
            spkr_1_sd_n {
                spkr_1_sd_n_sleep {
                    linux,phandle = <0x00000043>;
                    phandle = <0x00000043>;
                    mux {
                        pins = "gpio65";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio65";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                spkr_1_sd_n_active {
                    linux,phandle = <0x00000042>;
                    phandle = <0x00000042>;
                    mux {
                        pins = "gpio65";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio65";
                        drive-strength = <0x00000010>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            spi_5 {
                spi_5_active {
                    linux,phandle = <0x00000232>;
                    phandle = <0x00000232>;
                    mux {
                        pins = "gpio85", "gpio86", "gpio87", "gpio88";
                        function = "blsp_spi5";
                    };
                    config {
                        pins = "gpio85", "gpio86", "gpio87", "gpio88";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
                spi_5_sleep {
                    linux,phandle = <0x00000233>;
                    phandle = <0x00000233>;
                    mux {
                        pins = "gpio85", "gpio86", "gpio87", "gpio88";
                        function = "blsp_spi5";
                    };
                    config {
                        pins = "gpio85", "gpio86", "gpio87", "gpio88";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
            };
            spkr_2_sd_n {
                spkr_2_sd_n_sleep {
                    mux {
                        pins = "gpio66";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio66";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                spkr_2_sd_n_active {
                    mux {
                        pins = "gpio66";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio66";
                        drive-strength = <0x00000010>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            cci0_active {
                linux,phandle = <0x000000dd>;
                phandle = <0x000000dd>;
                mux {
                    pins = "gpio17", "gpio18";
                    function = "cci_i2c";
                };
                config {
                    pins = "gpio17", "gpio18";
                    bias-pull-up;
                    drive-strength = <0x00000002>;
                };
            };
            cci0_suspend {
                linux,phandle = <0x000000df>;
                phandle = <0x000000df>;
                mux {
                    pins = "gpio17", "gpio18";
                    function = "cci_i2c";
                };
                config {
                    pins = "gpio17", "gpio18";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            cci1_active {
                linux,phandle = <0x000000de>;
                phandle = <0x000000de>;
                mux {
                    pins = "gpio19", "gpio20";
                    function = "cci_i2c";
                };
                config {
                    pins = "gpio19", "gpio20";
                    bias-pull-up;
                    drive-strength = <0x00000002>;
                };
            };
            cci1_suspend {
                linux,phandle = <0x000000e0>;
                phandle = <0x000000e0>;
                mux {
                    pins = "gpio19", "gpio20";
                    function = "cci_i2c";
                };
                config {
                    pins = "gpio19", "gpio20";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            cam_actuator_vaf_active {
                mux {
                    pins = "gpio27";
                    function = "gpio";
                };
                config {
                    pins = "gpio27";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_actuator_vaf_suspend {
                linux,phandle = <0x000000ef>;
                phandle = <0x000000ef>;
                mux {
                    pins = "gpio27";
                    function = "gpio";
                };
                config {
                    pins = "gpio27";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            cam_tof_active {
                mux {
                    pins = "gpio26", "gpio126";
                    function = "gpio";
                };
                config {
                    pins = "gpio26", "gpio126";
                    bias-pull-up;
                    drive-strength = <0x00000002>;
                };
            };
            cam_tof_suspend {
                mux {
                    pins = "gpio26", "gpio126";
                    function = "gpio";
                };
                config {
                    pins = "gpio26", "gpio126";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_depth_default {
                mux {
                    pins = "gpio28", "gpio23", "gpio7";
                    function = "gpio";
                };
                config {
                    pins = "gpio28", "gpio23", "gpio7";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_depth_sleep {
                mux {
                    pins = "gpio28", "gpio23", "gpio7";
                    function = "gpio";
                };
                config {
                    pins = "gpio28", "gpio23", "gpio7";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_depth_v1_active {
                mux {
                    pins = "gpio24";
                    function = "gpio";
                };
                config {
                    pins = "gpio24";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_depth_v1_sleep {
                mux {
                    pins = "gpio24";
                    function = "gpio";
                };
                config {
                    pins = "gpio24";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_depth_v2_active {
                mux {
                    pins = "gpio21";
                    function = "gpio";
                };
                config {
                    pins = "gpio21";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_depth_v2_sleep {
                mux {
                    pins = "gpio21";
                    function = "gpio";
                };
                config {
                    pins = "gpio21";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_mclk0_active {
                mux {
                    pins = "gpio13";
                    function = "cam_mclk";
                };
                config {
                    pins = "gpio13";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_mclk0_suspend {
                mux {
                    pins = "gpio13";
                    function = "cam_mclk";
                };
                config {
                    pins = "gpio13";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear_active {
                mux {
                    pins = "gpio30", "gpio29";
                    function = "gpio";
                };
                config {
                    pins = "gpio30", "gpio29";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            spi_6 {
                spi_6_active {
                    linux,phandle = <0x00000234>;
                    phandle = <0x00000234>;
                    mux {
                        pins = "gpio41", "gpio42", "gpio43", "gpio44";
                        function = "blsp_spi6";
                    };
                    config {
                        pins = "gpio41", "gpio42", "gpio43", "gpio44";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
                spi_6_sleep {
                    linux,phandle = <0x00000235>;
                    phandle = <0x00000235>;
                    mux {
                        pins = "gpio41", "gpio42", "gpio43", "gpio44";
                        function = "blsp_spi6";
                    };
                    config {
                        pins = "gpio41", "gpio42", "gpio43", "gpio44";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
            };
            spi_7 {
                spi_7_active {
                    linux,phandle = <0x00000236>;
                    phandle = <0x00000236>;
                    mux {
                        pins = "gpio53", "gpio54", "gpio55", "gpio56";
                        function = "blsp_spi7";
                    };
                    config {
                        pins = "gpio53", "gpio54", "gpio55", "gpio56";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
                spi_7_sleep {
                    linux,phandle = <0x00000237>;
                    phandle = <0x00000237>;
                    mux {
                        pins = "gpio53", "gpio54", "gpio55", "gpio56";
                        function = "blsp_spi7";
                    };
                    config {
                        pins = "gpio53", "gpio54", "gpio55", "gpio56";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
            };
            spi_8 {
                spi_8_active {
                    linux,phandle = <0x00000238>;
                    phandle = <0x00000238>;
                    mux {
                        pins = "gpio4", "gpio5", "gpio6", "gpio7";
                        function = "blsp_spi8";
                    };
                    config {
                        pins = "gpio4", "gpio5", "gpio6", "gpio7";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
                spi_8_sleep {
                    linux,phandle = <0x00000239>;
                    phandle = <0x00000239>;
                    mux {
                        pins = "gpio4", "gpio5", "gpio6", "gpio7";
                        function = "blsp_spi8";
                    };
                    config {
                        pins = "gpio4", "gpio5", "gpio6", "gpio7";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
            };
            spi_9 {
                spi_9_active {
                    linux,phandle = <0x0000023a>;
                    phandle = <0x0000023a>;
                    mux {
                        pins = "gpio49", "gpio50", "gpio51", "gpio52";
                        function = "blsp_spi9";
                    };
                    config {
                        pins = "gpio49", "gpio50", "gpio51", "gpio52";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
                spi_9_sleep {
                    linux,phandle = <0x0000023b>;
                    phandle = <0x0000023b>;
                    mux {
                        pins = "gpio49", "gpio50", "gpio51", "gpio52";
                        function = "blsp_spi9";
                    };
                    config {
                        pins = "gpio49", "gpio50", "gpio51", "gpio52";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
            };
            spi_10 {
                spi_10_active {
                    linux,phandle = <0x0000023c>;
                    phandle = <0x0000023c>;
                    mux {
                        pins = "gpio65", "gpio66", "gpio67", "gpio68";
                        function = "blsp_spi10";
                    };
                    config {
                        pins = "gpio65", "gpio66", "gpio67", "gpio68";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
                spi_10_sleep {
                    linux,phandle = <0x0000023d>;
                    phandle = <0x0000023d>;
                    mux {
                        pins = "gpio65", "gpio66", "gpio67", "gpio68";
                        function = "blsp_spi10";
                    };
                    config {
                        pins = "gpio65", "gpio66", "gpio67", "gpio68";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
            };
            spi_11 {
                spi_11_active {
                    linux,phandle = <0x0000023e>;
                    phandle = <0x0000023e>;
                    mux {
                        pins = "gpio58", "gpio59", "gpio60", "gpio61";
                        function = "blsp_spi11";
                    };
                    config {
                        pins = "gpio58", "gpio59", "gpio60", "gpio61";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
                spi_11_sleep {
                    linux,phandle = <0x0000023f>;
                    phandle = <0x0000023f>;
                    mux {
                        pins = "gpio58", "gpio59", "gpio60", "gpio61";
                        function = "blsp_spi11";
                    };
                    config {
                        pins = "gpio58", "gpio59", "gpio60", "gpio61";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
            };
            spi_12 {
                spi_12_active {
                    linux,phandle = <0x00000240>;
                    phandle = <0x00000240>;
                    mux {
                        pins = "gpio81", "gpio82", "gpio83", "gpio84";
                        function = "blsp_spi12";
                    };
                    config {
                        pins = "gpio81", "gpio82", "gpio83", "gpio84";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
                spi_12_sleep {
                    linux,phandle = <0x00000241>;
                    phandle = <0x00000241>;
                    mux {
                        pins = "gpio81", "gpio82", "gpio83", "gpio84";
                        function = "blsp_spi12";
                    };
                    config {
                        pins = "gpio81", "gpio82", "gpio83", "gpio84";
                        drive-strength = <0x00000006>;
                        bias-disable;
                    };
                };
            };
            blsp1_uart1_active {
                linux,phandle = <0x00000244>;
                phandle = <0x00000244>;
                mux {
                    pins = "gpio0", "gpio1", "gpio2", "gpio3";
                    function = "blsp_uart1_a";
                };
                config {
                    pins = "gpio0", "gpio1", "gpio2", "gpio3";
                    drive-strength = <0x00000002>;
                    bias-disable;
                };
            };
            blsp1_uart1_sleep {
                linux,phandle = <0x00000243>;
                phandle = <0x00000243>;
                mux {
                    pins = "gpio0", "gpio1", "gpio2", "gpio3";
                    function = "gpio";
                };
                config {
                    pins = "gpio0", "gpio1", "gpio2", "gpio3";
                    drive-strength = <0x00000002>;
                    bias-disable;
                };
            };
            cam_sensor_rear_suspend {
                linux,phandle = <0x000000f1>;
                phandle = <0x000000f1>;
                mux {
                    pins = "gpio30", "gpio29";
                    function = "gpio";
                };
                config {
                    pins = "gpio30", "gpio29";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_mclk1_active {
                mux {
                    pins = "gpio14";
                    function = "cam_mclk";
                };
                config {
                    pins = "gpio14";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_mclk1_suspend {
                mux {
                    pins = "gpio14";
                    function = "cam_mclk";
                };
                config {
                    pins = "gpio14";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_mclk3_active {
                mux {
                    pins = "gpio16";
                    function = "cam_mclk";
                };
                config {
                    pins = "gpio16";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_mclk3_suspend {
                mux {
                    pins = "gpio16";
                    function = "cam_mclk";
                };
                config {
                    pins = "gpio16";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear2_active {
                mux {
                    pins = "gpio9", "gpio8";
                    function = "gpio";
                };
                config {
                    pins = "gpio9", "gpio8";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            blsp1_uart2_active {
                linux,phandle = <0x00000247>;
                phandle = <0x00000247>;
                mux {
                    pins = "gpio31", "gpio34", "gpio33", "gpio32";
                    function = "blsp_uart2_a";
                };
                config {
                    pins = "gpio31", "gpio34", "gpio33", "gpio32";
                    drive-strength = <0x00000002>;
                    bias-disable;
                };
            };
            blsp1_uart2_sleep {
                linux,phandle = <0x00000246>;
                phandle = <0x00000246>;
                mux {
                    pins = "gpio31", "gpio34", "gpio33", "gpio32";
                    function = "gpio";
                };
                config {
                    pins = "gpio31", "gpio34", "gpio33", "gpio32";
                    drive-strength = <0x00000002>;
                    bias-disable;
                };
            };
            blsp1_uart3 {
                blsp1_uart3_tx_active {
                    linux,phandle = <0x0000024c>;
                    phandle = <0x0000024c>;
                    mux {
                        pins = "gpio45";
                        function = "blsp_uart3_a";
                    };
                    config {
                        pins = "gpio45";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                blsp1_uart3_tx_sleep {
                    linux,phandle = <0x00000249>;
                    phandle = <0x00000249>;
                    mux {
                        pins = "gpio45";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio45";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
                blsp1_uart3_rxcts_active {
                    linux,phandle = <0x0000024d>;
                    phandle = <0x0000024d>;
                    mux {
                        pins = "gpio46", "gpio47";
                        function = "blsp_uart3_a";
                    };
                    config {
                        pins = "gpio46", "gpio47";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                blsp1_uart3_rxcts_sleep {
                    linux,phandle = <0x0000024a>;
                    phandle = <0x0000024a>;
                    mux {
                        pins = "gpio46", "gpio47";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio46", "gpio47";
                        drive-strength = <0x00000002>;
                        bias-no-pull;
                    };
                };
                blsp1_uart3_rfr_active {
                    linux,phandle = <0x0000024e>;
                    phandle = <0x0000024e>;
                    mux {
                        pins = "gpio48";
                        function = "blsp_uart3_a";
                    };
                    config {
                        pins = "gpio48";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                blsp1_uart3_rfr_sleep {
                    linux,phandle = <0x0000024b>;
                    phandle = <0x0000024b>;
                    mux {
                        pins = "gpio48";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio48";
                        drive-strength = <0x00000002>;
                        bias-no-pull;
                    };
                };
            };
            cam_sensor_rear2_suspend {
                mux {
                    pins = "gpio9", "gpio8";
                    function = "gpio";
                };
                config {
                    pins = "gpio9", "gpio8";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_mclk2_active {
                mux {
                    pins = "gpio15";
                    function = "cam_mclk";
                };
                config {
                    pins = "gpio15";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_mclk2_suspend {
                mux {
                    pins = "gpio15";
                    function = "cam_mclk";
                };
                config {
                    pins = "gpio15";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_front_active {
                mux {
                    pins = "gpio28", "gpio29";
                    function = "gpio";
                };
                config {
                    pins = "gpio28", "gpio29";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_front_iris_active {
                mux {
                    pins = "gpio23";
                    function = "gpio";
                };
                config {
                    pins = "gpio23";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            blsp2_uart1_active {
                linux,phandle = <0x00000251>;
                phandle = <0x00000251>;
                mux {
                    pins = "gpio53", "gpio54", "gpio55", "gpio56";
                    function = "blsp_uart7_a";
                };
                config {
                    pins = "gpio53", "gpio54", "gpio55", "gpio56";
                    drive-strength = <0x00000002>;
                    bias-disable;
                };
            };
            blsp2_uart1_sleep {
                linux,phandle = <0x00000250>;
                phandle = <0x00000250>;
                mux {
                    pins = "gpio53", "gpio54", "gpio55", "gpio56";
                    function = "gpio";
                };
                config {
                    pins = "gpio53", "gpio54", "gpio55", "gpio56";
                    drive-strength = <0x00000002>;
                    bias-disable;
                };
            };
            blsp2_uart2_active {
                linux,phandle = <0x00000254>;
                phandle = <0x00000254>;
                mux {
                    pins = "gpio4", "gpio5", "gpio6", "gpio7";
                    function = "blsp_uart8_a";
                };
                config {
                    pins = "gpio4", "gpio5", "gpio6", "gpio7";
                    drive-strength = <0x00000002>;
                    bias-disable;
                };
            };
            blsp2_uart2_sleep {
                linux,phandle = <0x00000253>;
                phandle = <0x00000253>;
                mux {
                    pins = "gpio4", "gpio5", "gpio6", "gpio7";
                    function = "gpio";
                };
                config {
                    pins = "gpio4", "gpio5", "gpio6", "gpio7";
                    drive-strength = <0x00000002>;
                    bias-disable;
                };
            };
            cam_sensor_front_suspend {
                mux {
                    pins = "gpio28";
                    function = "gpio";
                };
                config {
                    pins = "gpio28";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_front_iris_suspend {
                mux {
                    pins = "gpio23";
                    function = "gpio";
                };
                config {
                    pins = "gpio23";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            pmx_mdss {
                mdss_dsi_active {
                    linux,phandle = <0x000001cf>;
                    phandle = <0x000001cf>;
                    mux {
                        pins = "gpio94", "gpio21", "gpio62";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio94", "gpio21", "gpio62";
                        drive-strength = <0x00000008>;
                        bias-disable = <0x00000000>;
                    };
                };
                mdss_dsi_suspend {
                    linux,phandle = <0x000001d1>;
                    phandle = <0x000001d1>;
                    mux {
                        pins = "gpio94", "gpio21", "gpio62";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio94", "gpio21", "gpio62";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                    };
                };
            };
            pmx_mdss_te {
                mdss_te_active {
                    linux,phandle = <0x000001d0>;
                    phandle = <0x000001d0>;
                    mux {
                        pins = "gpio10";
                        function = "mdp_vsync_a";
                    };
                    config {
                        pins = "gpio10";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                    };
                };
                mdss_te_suspend {
                    linux,phandle = <0x000001d2>;
                    phandle = <0x000001d2>;
                    mux {
                        pins = "gpio10";
                        function = "mdp_vsync_a";
                    };
                    config {
                        pins = "gpio10";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                    };
                };
            };
            mdss_dp_aux_active {
                linux,phandle = <0x000001dc>;
                phandle = <0x000001dc>;
                mux {
                    pins = "gpio77", "gpio78";
                    function = "gpio";
                };
                config {
                    pins = "gpio77", "gpio78";
                    bias-disable = <0x00000000>;
                    drive-strength = <0x00000008>;
                };
            };
            mdss_dp_aux_suspend {
                linux,phandle = <0x000001de>;
                phandle = <0x000001de>;
                mux {
                    pins = "gpio77", "gpio78";
                    function = "gpio";
                };
                config {
                    pins = "gpio77", "gpio78";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            mdss_dp_usbplug_cc_active {
                linux,phandle = <0x000001dd>;
                phandle = <0x000001dd>;
                mux {
                    pins = "gpio38";
                    function = "gpio";
                };
                config {
                    pins = "gpio38";
                    bias-disable;
                    drive-strength = <0x00000010>;
                };
            };
            mdss_dp_usbplug_cc_suspend {
                linux,phandle = <0x000001df>;
                phandle = <0x000001df>;
                mux {
                    pins = "gpio38";
                    function = "gpio";
                };
                config {
                    pins = "gpio38";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            mdss_dp_hpd_active {
                mux {
                    pins = "gpio34";
                    function = "edp_hot";
                };
                config {
                    pins = "gpio34";
                    bias-pull-down;
                    drive-strength = <0x00000010>;
                };
            };
            mdss_dp_hpd_suspend {
                mux {
                    pins = "gpio34";
                    function = "edp_hot";
                };
                config {
                    pins = "gpio34";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            blsp2_uart3_active {
                linux,phandle = <0x00000257>;
                phandle = <0x00000257>;
                mux {
                    pins = "gpio49", "gpio50", "gpio51", "gpio52";
                    function = "blsp_uart9_a";
                };
                config {
                    pins = "gpio49", "gpio50", "gpio51", "gpio52";
                    drive-strength = <0x00000002>;
                    bias-disable;
                };
            };
            blsp2_uart3_sleep {
                linux,phandle = <0x00000256>;
                phandle = <0x00000256>;
                mux {
                    pins = "gpio49", "gpio50", "gpio51", "gpio52";
                    function = "gpio";
                };
                config {
                    pins = "gpio49", "gpio50", "gpio51", "gpio52";
                    drive-strength = <0x00000002>;
                    bias-disable;
                };
            };
            pmx_ts_int_active {
                ts_int_active {
                    mux {
                        pins = "gpio125";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio125";
                        drive-strength = <0x00000008>;
                        bias-pull-up;
                    };
                };
            };
            pmx_ts_int_suspend {
                ts_int_suspend1 {
                    mux {
                        pins = "gpio125";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio125";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                    };
                };
            };
            pmx_ts_reset_active {
                ts_reset_active {
                    mux {
                        pins = "gpio89";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio89";
                        drive-strength = <0x00000008>;
                        bias-pull-up;
                    };
                };
            };
            pmx_ts_reset_suspend {
                ts_reset_suspend1 {
                    mux {
                        pins = "gpio89";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio89";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                    };
                };
            };
            pmx_ts_release {
                ts_release {
                    mux {
                        pins = "gpio125", "gpio89";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio125", "gpio89";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                    };
                };
            };
            ts_mux {
                ts_active {
                    linux,phandle = <0x00000201>;
                    phandle = <0x00000201>;
                    mux {
                        pins = "gpio89", "gpio125";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio89", "gpio125";
                        drive-strength = <0x00000010>;
                        bias-pull-up;
                    };
                };
                ts_reset_suspend {
                    linux,phandle = <0x00000203>;
                    phandle = <0x00000203>;
                    mux {
                        pins = "gpio89";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio89";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                    };
                };
                ts_int_suspend {
                    linux,phandle = <0x00000202>;
                    phandle = <0x00000202>;
                    mux {
                        pins = "gpio125";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio125";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
            };
            ufs_dev_reset_assert {
                linux,phandle = <0x00000083>;
                phandle = <0x00000083>;
                config {
                    pins = "ufs_reset";
                    bias-pull-down;
                    drive-strength = <0x00000008>;
                    output-low;
                };
            };
            ufs_dev_reset_deassert {
                linux,phandle = <0x00000084>;
                phandle = <0x00000084>;
                config {
                    pins = "ufs_reset";
                    bias-pull-down;
                    drive-strength = <0x00000008>;
                    output-high;
                };
            };
            sdc2_clk_on {
                linux,phandle = <0x00000076>;
                phandle = <0x00000076>;
                config {
                    pins = "sdc2_clk";
                    bias-disable;
                    drive-strength = <0x00000010>;
                };
            };
            sdc2_clk_off {
                linux,phandle = <0x0000007a>;
                phandle = <0x0000007a>;
                config {
                    pins = "sdc2_clk";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            sdc2_cmd_on {
                linux,phandle = <0x00000077>;
                phandle = <0x00000077>;
                config {
                    pins = "sdc2_cmd";
                    bias-pull-up;
                    drive-strength = <0x0000000a>;
                };
            };
            sdc2_cmd_off {
                linux,phandle = <0x0000007b>;
                phandle = <0x0000007b>;
                config {
                    pins = "sdc2_cmd";
                    bias-pull-up;
                    drive-strength = <0x00000002>;
                };
            };
            sdc2_data_on {
                linux,phandle = <0x00000078>;
                phandle = <0x00000078>;
                config {
                    pins = "sdc2_data";
                    bias-pull-up;
                    drive-strength = <0x0000000a>;
                };
            };
            sdc2_data_off {
                linux,phandle = <0x0000007c>;
                phandle = <0x0000007c>;
                config {
                    pins = "sdc2_data";
                    bias-pull-up;
                    drive-strength = <0x00000002>;
                };
            };
            sdc2_cd_on {
                linux,phandle = <0x00000079>;
                phandle = <0x00000079>;
                mux {
                    pins = "gpio95";
                    function = "gpio";
                };
                config {
                    pins = "gpio95";
                    bias-pull-up;
                    drive-strength = <0x00000002>;
                };
            };
            sdc2_cd_off {
                linux,phandle = <0x0000007d>;
                phandle = <0x0000007d>;
                mux {
                    pins = "gpio95";
                    function = "gpio";
                };
                config {
                    pins = "gpio95";
                    bias-pull-up;
                    drive-strength = <0x00000002>;
                };
            };
            led_enable {
                mux {
                    pins = "gpio21";
                    function = "gpio";
                };
                config {
                    pins = "gpio21";
                    drive_strength = <0x00000002>;
                    output-high;
                    bias-disable;
                };
            };
            led_disable {
                mux {
                    pins = "gpio21";
                    function = "gpio";
                };
                config {
                    pins = "gpio21";
                    drive_strength = <0x00000002>;
                    output-low;
                    bias-disable;
                };
            };
            trigout_a {
                linux,phandle = <0x00000130>;
                phandle = <0x00000130>;
                mux {
                    pins = "gpio58";
                    function = "qdss_cti1_a";
                };
                config {
                    pins = "gpio58";
                    drive-strength = <0x00000002>;
                    bias-disable;
                };
            };
            mdss_hdmi_5v_active {
                linux,phandle = <0x000001e1>;
                phandle = <0x000001e1>;
                mux {
                    pins = "gpio133";
                    function = "gpio";
                };
                config {
                    pins = "gpio133";
                    bias-pull-up;
                    drive-strength = <0x00000010>;
                };
            };
            mdss_hdmi_5v_suspend {
                linux,phandle = <0x000001e7>;
                phandle = <0x000001e7>;
                mux {
                    pins = "gpio133";
                    function = "gpio";
                };
                config {
                    pins = "gpio133";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            mdss_hdmi_hpd_active {
                linux,phandle = <0x000001e2>;
                phandle = <0x000001e2>;
                mux {
                    pins = "gpio34";
                    function = "hdmi_hot";
                };
                config {
                    pins = "gpio34";
                    bias-pull-down;
                    drive-strength = <0x00000010>;
                };
            };
            mdss_hdmi_hpd_suspend {
                linux,phandle = <0x000001e8>;
                phandle = <0x000001e8>;
                mux {
                    pins = "gpio34";
                    function = "hdmi_hot";
                };
                config {
                    pins = "gpio34";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            mdss_hdmi_ddc_active {
                linux,phandle = <0x000001e5>;
                phandle = <0x000001e5>;
                mux {
                    pins = "gpio32", "gpio33";
                    function = "hdmi_ddc";
                };
                config {
                    pins = "gpio32", "gpio33";
                    drive-strength = <0x00000002>;
                    bias-pull-up;
                };
            };
            mdss_hdmi_ddc_suspend {
                linux,phandle = <0x000001e3>;
                phandle = <0x000001e3>;
                mux {
                    pins = "gpio32", "gpio33";
                    function = "hdmi_ddc";
                };
                config {
                    pins = "gpio32", "gpio33";
                    drive-strength = <0x00000002>;
                    bias-pull-up;
                };
            };
            mdss_hdmi_cec_active {
                linux,phandle = <0x000001e6>;
                phandle = <0x000001e6>;
                mux {
                    pins = "gpio31";
                    function = "hdmi_cec";
                };
                config {
                    pins = "gpio31";
                    drive-strength = <0x00000002>;
                    bias-pull-up;
                };
            };
            mdss_hdmi_cec_suspend {
                linux,phandle = <0x000001e4>;
                phandle = <0x000001e4>;
                mux {
                    pins = "gpio31";
                    function = "hdmi_cec";
                };
                config {
                    pins = "gpio31";
                    drive-strength = <0x00000002>;
                    bias-pull-up;
                };
            };
            tsif0_signals_active {
                linux,phandle = <0x000000c8>;
                phandle = <0x000000c8>;
                tsif1_clk {
                    pins = "gpio89";
                    function = "tsif1_clk";
                };
                tsif1_en {
                    pins = "gpio90";
                    function = "tsif1_en";
                };
                tsif1_data {
                    pins = "gpio91";
                    function = "tsif1_data";
                };
                signals_cfg {
                    pins = "gpio89", "gpio90", "gpio91";
                    drive_strength = <0x00000002>;
                    bias-pull-down;
                };
            };
            tsif0_sync_active {
                linux,phandle = <0x000000c9>;
                phandle = <0x000000c9>;
                tsif1_sync {
                    pins = "gpio9";
                    function = "tsif1_sync";
                    drive_strength = <0x00000002>;
                    bias-pull-down;
                };
            };
            tsif1_signals_active {
                linux,phandle = <0x000000ca>;
                phandle = <0x000000ca>;
                tsif2_clk {
                    pins = "gpio93";
                    function = "tsif2_clk";
                };
                tsif2_en {
                    pins = "gpio94";
                    function = "tsif2_en";
                };
                tsif2_data {
                    pins = "gpio95";
                    function = "tsif2_data";
                };
                signals_cfg {
                    pins = "gpio93", "gpio94", "gpio95";
                    drive_strength = <0x00000002>;
                    bias-pull-down;
                };
            };
            tsif1_sync_active {
                linux,phandle = <0x000000cb>;
                phandle = <0x000000cb>;
                tsif2_sync {
                    pins = "gpio96";
                    function = "tsif2_sync";
                    drive_strength = <0x00000002>;
                    bias-pull-down;
                };
            };
            pri_aux_pcm_clk {
                pri_aux_pcm_clk_sleep {
                    mux {
                        pins = "gpio65";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio65";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                pri_aux_pcm_clk_active {
                    mux {
                        pins = "gpio65";
                        function = "pri_mi2s";
                    };
                    config {
                        pins = "gpio65";
                        drive-strength = <0x00000008>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            pri_aux_pcm_sync {
                pri_aux_pcm_sync_sleep {
                    mux {
                        pins = "gpio66";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio66";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                pri_aux_pcm_sync_active {
                    mux {
                        pins = "gpio66";
                        function = "pri_mi2s_ws";
                    };
                    config {
                        pins = "gpio66";
                        drive-strength = <0x00000008>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            pri_aux_pcm_din {
                pri_aux_pcm_din_sleep {
                    mux {
                        pins = "gpio67";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio67";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                pri_aux_pcm_din_active {
                    mux {
                        pins = "gpio67";
                        function = "pri_mi2s";
                    };
                    config {
                        pins = "gpio67";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            pri_aux_pcm_dout {
                pri_aux_pcm_dout_sleep {
                    mux {
                        pins = "gpio68";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio68";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                pri_aux_pcm_dout_active {
                    mux {
                        pins = "gpio68";
                        function = "pri_mi2s";
                    };
                    config {
                        pins = "gpio68";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            sec_aux_pcm {
                sec_aux_pcm_sleep {
                    mux {
                        pins = "gpio80", "gpio81";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio80", "gpio81";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                sec_aux_pcm_active {
                    mux {
                        pins = "gpio80", "gpio81";
                        function = "sec_mi2s";
                    };
                    config {
                        pins = "gpio80", "gpio81";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            sec_aux_pcm_din {
                sec_aux_pcm_din_sleep {
                    mux {
                        pins = "gpio82";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio82";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                sec_aux_pcm_din_active {
                    mux {
                        pins = "gpio82";
                        function = "sec_mi2s";
                    };
                    config {
                        pins = "gpio82";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            sec_aux_pcm_dout {
                sec_aux_pcm_dout_sleep {
                    mux {
                        pins = "gpio83";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio83";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                sec_aux_pcm_dout_active {
                    mux {
                        pins = "gpio83";
                        function = "sec_mi2s";
                    };
                    config {
                        pins = "gpio83";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            tert_aux_pcm {
                tert_aux_pcm_sleep {
                    mux {
                        pins = "gpio75", "gpio76";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio75", "gpio76";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                tert_aux_pcm_active {
                    mux {
                        pins = "gpio75", "gpio76";
                        function = "ter_mi2s";
                    };
                    config {
                        pins = "gpio75", "gpio76";
                        drive-strength = <0x00000008>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            tert_aux_pcm_din {
                tert_aux_pcm_din_sleep {
                    mux {
                        pins = "gpio77";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio77";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                tert_aux_pcm_din_active {
                    mux {
                        pins = "gpio77";
                        function = "ter_mi2s";
                    };
                    config {
                        pins = "gpio77";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            tert_aux_pcm_dout {
                tert_aux_pcm_dout_sleep {
                    mux {
                        pins = "gpio78";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio78";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                tert_aux_pcm_dout_active {
                    mux {
                        pins = "gpio78";
                        function = "ter_mi2s";
                    };
                    config {
                        pins = "gpio78";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            quat_aux_pcm {
                quat_aux_pcm_sleep {
                    mux {
                        pins = "gpio58", "gpio59";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio58", "gpio59";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                quat_aux_pcm_active {
                    mux {
                        pins = "gpio58", "gpio59";
                        function = "qua_mi2s";
                    };
                    config {
                        pins = "gpio58", "gpio59";
                        drive-strength = <0x00000008>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            quat_aux_pcm_din {
                quat_aux_pcm_din_sleep {
                    mux {
                        pins = "gpio60";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio60";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                quat_aux_pcm_din_active {
                    mux {
                        pins = "gpio60";
                        function = "qua_mi2s";
                    };
                    config {
                        pins = "gpio60";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            quat_aux_pcm_dout {
                quat_aux_pcm_dout_sleep {
                    mux {
                        pins = "gpio61";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio61";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                quat_aux_pcm_dout_active {
                    mux {
                        pins = "gpio61";
                        function = "qua_mi2s";
                    };
                    config {
                        pins = "gpio61";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            pri_mi2s_mclk {
                pri_mi2s_mclk_sleep {
                    mux {
                        pins = "gpio64";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio64";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                pri_mi2s_mclk_active {
                    mux {
                        pins = "gpio64";
                        function = "pri_mi2s";
                    };
                    config {
                        pins = "gpio64";
                        drive-strength = <0x00000008>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            pri_mi2s_sck {
                pri_mi2s_sck_sleep {
                    mux {
                        pins = "gpio65";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio65";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                pri_mi2s_sck_active {
                    mux {
                        pins = "gpio65";
                        function = "pri_mi2s";
                    };
                    config {
                        pins = "gpio65";
                        drive-strength = <0x00000008>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            pri_mi2s_ws {
                pri_mi2s_ws_sleep {
                    mux {
                        pins = "gpio66";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio66";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                pri_mi2s_ws_active {
                    mux {
                        pins = "gpio66";
                        function = "pri_mi2s_ws";
                    };
                    config {
                        pins = "gpio66";
                        drive-strength = <0x00000008>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            pri_mi2s_sd0 {
                pri_mi2s_sd0_sleep {
                    mux {
                        pins = "gpio67";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio67";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                pri_mi2s_sd0_active {
                    mux {
                        pins = "gpio67";
                        function = "pri_mi2s";
                    };
                    config {
                        pins = "gpio67";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            pri_mi2s_sd1 {
                pri_mi2s_sd1_sleep {
                    mux {
                        pins = "gpio68";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio68";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                pri_mi2s_sd1_active {
                    mux {
                        pins = "gpio68";
                        function = "pri_mi2s";
                    };
                    config {
                        pins = "gpio68";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            sec_mi2s_mclk {
                sec_mi2s_mclk_sleep {
                    mux {
                        pins = "gpio79";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio79";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                sec_mi2s_mclk_active {
                    mux {
                        pins = "gpio79";
                        function = "sec_mi2s";
                    };
                    config {
                        pins = "gpio79";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            sec_mi2s {
                sec_mi2s_sleep {
                    mux {
                        pins = "gpio80", "gpio81";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio80", "gpio81";
                        drive-strength = <0x00000002>;
                        bias-disable;
                        input-enable;
                    };
                };
                sec_mi2s_active {
                    mux {
                        pins = "gpio80", "gpio81";
                        function = "sec_mi2s";
                    };
                    config {
                        pins = "gpio80", "gpio81";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            sec_mi2s_sd0 {
                sec_mi2s_sd0_sleep {
                    mux {
                        pins = "gpio82";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio82";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                sec_mi2s_sd0_active {
                    mux {
                        pins = "gpio82";
                        function = "sec_mi2s";
                    };
                    config {
                        pins = "gpio82";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            sec_mi2s_sd1 {
                sec_mi2s_sd1_sleep {
                    mux {
                        pins = "gpio83";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio83";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                sec_mi2s_sd1_active {
                    mux {
                        pins = "gpio83";
                        function = "sec_mi2s";
                    };
                    config {
                        pins = "gpio83";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            tert_mi2s_mclk {
                tert_mi2s_mclk_sleep {
                    mux {
                        pins = "gpio74";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio74";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                tert_mi2s_mclk_active {
                    mux {
                        pins = "gpio74";
                        function = "ter_mi2s";
                    };
                    config {
                        pins = "gpio74";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            tert_mi2s {
                tert_mi2s_sleep {
                    mux {
                        pins = "gpio75", "gpio76";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio75", "gpio76";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                tert_mi2s_active {
                    mux {
                        pins = "gpio75", "gpio76";
                        function = "ter_mi2s";
                    };
                    config {
                        pins = "gpio75", "gpio76";
                        drive-strength = <0x00000008>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            tert_mi2s_sd0 {
                tert_mi2s_sd0_sleep {
                    mux {
                        pins = "gpio77";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio77";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                tert_mi2s_sd0_active {
                    mux {
                        pins = "gpio77";
                        function = "ter_mi2s";
                    };
                    config {
                        pins = "gpio77";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            tert_mi2s_sd1 {
                tert_mi2s_sd1_sleep {
                    mux {
                        pins = "gpio78";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio78";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                tert_mi2s_sd1_active {
                    mux {
                        pins = "gpio78";
                        function = "ter_mi2s";
                    };
                    config {
                        pins = "gpio78";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            quat_mi2s_mclk {
                quat_mi2s_mclk_sleep {
                    mux {
                        pins = "gpio57";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio57";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                quat_mi2s_mclk_active {
                    mux {
                        pins = "gpio57";
                        function = "qua_mi2s";
                    };
                    config {
                        pins = "gpio57";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            quat_mi2s {
                quat_mi2s_sleep {
                    linux,phandle = <0x000001b9>;
                    phandle = <0x000001b9>;
                    mux {
                        pins = "gpio58", "gpio59";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio58", "gpio59";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                quat_mi2s_active {
                    linux,phandle = <0x000001b6>;
                    phandle = <0x000001b6>;
                    mux {
                        pins = "gpio58", "gpio59";
                        function = "qua_mi2s";
                    };
                    config {
                        pins = "gpio58", "gpio59";
                        drive-strength = <0x00000008>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            quat_mi2s_sd0 {
                quat_mi2s_sd0_sleep {
                    linux,phandle = <0x000001ba>;
                    phandle = <0x000001ba>;
                    mux {
                        pins = "gpio60";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio60";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                quat_mi2s_sd0_active {
                    linux,phandle = <0x000001b7>;
                    phandle = <0x000001b7>;
                    mux {
                        pins = "gpio60";
                        function = "qua_mi2s";
                    };
                    config {
                        pins = "gpio60";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            quat_mi2s_sd1 {
                quat_mi2s_sd1_sleep {
                    linux,phandle = <0x000001bb>;
                    phandle = <0x000001bb>;
                    mux {
                        pins = "gpio61";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio61";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                quat_mi2s_sd1_active {
                    linux,phandle = <0x000001b8>;
                    phandle = <0x000001b8>;
                    mux {
                        pins = "gpio61";
                        function = "qua_mi2s";
                    };
                    config {
                        pins = "gpio61";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            quat_mi2s_sd2 {
                quat_mi2s_sd2_sleep {
                    mux {
                        pins = "gpio62";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio62";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                quat_mi2s_sd2_active {
                    mux {
                        pins = "gpio62";
                        function = "qua_mi2s";
                    };
                    config {
                        pins = "gpio62";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            quat_mi2s_sd3 {
                quat_mi2s_sd3_sleep {
                    mux {
                        pins = "gpio63";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio63";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                quat_mi2s_sd3_active {
                    mux {
                        pins = "gpio63";
                        function = "qua_mi2s";
                    };
                    config {
                        pins = "gpio63";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            spkr_i2s_clk_pin {
                spkr_i2s_clk_sleep {
                    linux,phandle = <0x000002ad>;
                    phandle = <0x000002ad>;
                    mux {
                        pins = "gpio69";
                        function = "spkr_i2s";
                    };
                    config {
                        pins = "gpio69";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                    };
                };
                spkr_i2s_clk_active {
                    linux,phandle = <0x000002ae>;
                    phandle = <0x000002ae>;
                    mux {
                        pins = "gpio69";
                        function = "spkr_i2s";
                    };
                    config {
                        pins = "gpio69";
                        drive-strength = <0x00000008>;
                        bias-disable;
                    };
                };
            };
            spkr_1_sd_mediabox {
                spkr_1_sd_sleep_mediabox {
                    mux {
                        pins = "gpio85";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio85";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                spkr_1_sd_active_mediabox {
                    mux {
                        pins = "gpio85";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio85";
                        drive-strength = <0x00000008>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            spkr_2_sd_mediabox_mediabox {
                spkr_2_sd_sleep_mediabox {
                    mux {
                        pins = "gpio112";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio112";
                        drive-strength = <0x00000002>;
                        bias-pull-down;
                        input-enable;
                    };
                };
                spkr_2_sd_active_mediabox {
                    mux {
                        pins = "gpio112";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio112";
                        drive-strength = <0x00000008>;
                        bias-disable;
                        output-high;
                    };
                };
            };
            sdc2_cd_on_mediabox {
                mux {
                    pins = "gpio86";
                    function = "gpio";
                };
                config {
                    pins = "gpio86";
                    bias-pull-up;
                    drive-strength = <0x00000002>;
                };
            };
            sdc2_cd_off_mediabox {
                mux {
                    pins = "gpio86";
                    function = "gpio";
                };
                config {
                    pins = "gpio86";
                    bias-pull-up;
                    drive-strength = <0x00000002>;
                };
            };
            tri_state_key_mux {
                tri_state_key_active {
                    linux,phandle = <0x000002b5>;
                    phandle = <0x000002b5>;
                    mux {
                        pins = "gpio42", "gpio26", "gpio40";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio42", "gpio26", "gpio40";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                tri_state_key_suspend {
                    linux,phandle = <0x000002b6>;
                    phandle = <0x000002b6>;
                    mux {
                        pins = "gpio42", "gpio26", "gpio40";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio42", "gpio26", "gpio40";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
            };
            oem_rf_cable_mux {
                oem_rf_cable_active {
                    linux,phandle = <0x000002b7>;
                    phandle = <0x000002b7>;
                    mux {
                        pins = "gpio36";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio36";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
                oem_rf_cable_suspend {
                    linux,phandle = <0x000002b8>;
                    phandle = <0x000002b8>;
                    mux {
                        pins = "gpio36";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio36";
                        drive-strength = <0x00000002>;
                        bias-pull-up;
                    };
                };
            };
            fp_enable {
                linux,phandle = <0x000002b9>;
                phandle = <0x000002b9>;
                mux {
                    pins = "gpio25";
                    function = "gpio";
                };
                config {
                    pins = "gpio25";
                    drive-strength = <0x00000002>;
                    bias-pull-up;
                    output-enable;
                    output-high;
                };
            };
            fp_id0_init {
                linux,phandle = <0x000002ba>;
                phandle = <0x000002ba>;
                mux {
                    pins = "gpio39";
                    function = "gpio";
                };
                config {
                    pins = "gpio39";
                    drive-strength = <0x00000002>;
                    bias-disable;
                    input-enable;
                };
            };
            fp_id1_init {
                linux,phandle = <0x000002bb>;
                phandle = <0x000002bb>;
                mux {
                    pins = "gpio41";
                    function = "gpio";
                };
                config {
                    pins = "gpio41";
                    drive-strength = <0x00000002>;
                    bias-disable;
                    input-enable;
                };
            };
            fp_id2_init {
                linux,phandle = <0x000002bc>;
                phandle = <0x000002bc>;
                mux {
                    pins = "gpio63";
                    function = "gpio";
                };
                config {
                    pins = "gpio63";
                    drive-strength = <0x00000002>;
                    bias-disable;
                    input-enable;
                };
            };
            oneplus_fastchg {
                usb_sw_active {
                    linux,phandle = <0x00000214>;
                    phandle = <0x00000214>;
                    mux {
                        pins = "gpio90", "gpio91";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio90", "gpio91";
                        drive-strength = <0x00000010>;
                        bias-pull-up;
                    };
                };
                usb_sw_suspend {
                    linux,phandle = <0x00000216>;
                    phandle = <0x00000216>;
                    mux {
                        pins = "gpio90", "gpio91";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio90", "gpio91";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                fastchg_active {
                    linux,phandle = <0x00000213>;
                    phandle = <0x00000213>;
                    mux {
                        pins = "gpio96";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio96";
                        drive-strength = <0x00000010>;
                        bias-pull-up;
                    };
                };
                fastchg_suspend {
                    linux,phandle = <0x00000217>;
                    phandle = <0x00000217>;
                    mux {
                        pins = "gpio96";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio96";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                ap_clk_active {
                    linux,phandle = <0x00000215>;
                    phandle = <0x00000215>;
                    mux {
                        pins = "gpio79";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio79";
                        drive-strength = <0x00000010>;
                        bias-pull-up;
                    };
                };
                ap_clk_suspend {
                    linux,phandle = <0x00000218>;
                    phandle = <0x00000218>;
                    mux {
                        pins = "gpio79";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio79";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
                ap_data_active {
                    linux,phandle = <0x00000219>;
                    phandle = <0x00000219>;
                    mux {
                        pins = "gpio80";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio80";
                        drive-strength = <0x00000010>;
                        bias-pull-up;
                    };
                };
                ap_data_suspend {
                    linux,phandle = <0x0000021a>;
                    phandle = <0x0000021a>;
                    mux {
                        pins = "gpio80";
                        function = "gpio";
                    };
                    config {
                        pins = "gpio80";
                        drive-strength = <0x00000002>;
                        bias-disable;
                    };
                };
            };
            uart_console_deactive {
                linux,phandle = <0x0000003d>;
                phandle = <0x0000003d>;
                mux {
                    pins = "gpio4", "gpio5";
                    function = "gpio";
                };
                config {
                    pins = "gpio4", "gpio5";
                    drive-strength = <0x00000002>;
                    bias-pull-down;
                    bias-disable;
                };
            };
            cam_sensor_rear_0_mclk_active {
                linux,phandle = <0x000000f7>;
                phandle = <0x000000f7>;
                mux {
                    pins = "gpio13";
                    function = "cam_mclk";
                };
                config {
                    pins = "gpio13";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear_0_mclk_suspend {
                linux,phandle = <0x000000f9>;
                phandle = <0x000000f9>;
                mux {
                    pins = "gpio13";
                    function = "cam_mclk";
                };
                config {
                    pins = "gpio13";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear_0_active {
                linux,phandle = <0x000000f0>;
                phandle = <0x000000f0>;
                mux {
                    pins = "gpio30", "gpio7";
                    function = "gpio";
                };
                config {
                    pins = "gpio30", "gpio7";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear_0_suspend {
                linux,phandle = <0x000000fa>;
                phandle = <0x000000fa>;
                mux {
                    pins = "gpio30", "gpio7";
                    function = "gpio";
                };
                config {
                    pins = "gpio30", "gpio7";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear_0_ana_active {
                linux,phandle = <0x000000f8>;
                phandle = <0x000000f8>;
                mux {
                    pins = "gpio27";
                    function = "gpio";
                };
                config {
                    pins = "gpio27";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear_0_ana_suspend {
                linux,phandle = <0x000000fb>;
                phandle = <0x000000fb>;
                mux {
                    pins = "gpio27";
                    function = "gpio";
                };
                config {
                    pins = "gpio27";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear_0_actuator_vaf_active {
                linux,phandle = <0x000000ee>;
                phandle = <0x000000ee>;
                mux {
                    pins = "gpio6";
                    function = "gpio";
                };
                config {
                    pins = "gpio6";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear_0_actuator_vaf_suspend {
                linux,phandle = <0x000000fc>;
                phandle = <0x000000fc>;
                mux {
                    pins = "gpio6";
                    function = "gpio";
                };
                config {
                    pins = "gpio6";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear_1_mclk_active {
                linux,phandle = <0x000000e8>;
                phandle = <0x000000e8>;
                mux {
                    pins = "gpio15";
                    function = "cam_mclk";
                };
                config {
                    pins = "gpio15";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear_1_mclk_suspend {
                linux,phandle = <0x000000eb>;
                phandle = <0x000000eb>;
                mux {
                    pins = "gpio15";
                    function = "cam_mclk";
                };
                config {
                    pins = "gpio15";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear_1_active {
                linux,phandle = <0x000000e2>;
                phandle = <0x000000e2>;
                mux {
                    pins = "gpio9", "gpio8";
                    function = "gpio";
                };
                config {
                    pins = "gpio9", "gpio8";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear_1_suspend {
                linux,phandle = <0x000000e3>;
                phandle = <0x000000e3>;
                mux {
                    pins = "gpio9", "gpio8";
                    function = "gpio";
                };
                config {
                    pins = "gpio9", "gpio8";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear_1_ana_active {
                linux,phandle = <0x000000e9>;
                phandle = <0x000000e9>;
                mux {
                    pins = "gpio23";
                    function = "gpio";
                };
                config {
                    pins = "gpio23";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear_1_ana_suspend {
                linux,phandle = <0x000000ec>;
                phandle = <0x000000ec>;
                mux {
                    pins = "gpio23";
                    function = "gpio";
                };
                config {
                    pins = "gpio23";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear_1_vaf_active {
                linux,phandle = <0x000000ea>;
                phandle = <0x000000ea>;
                mux {
                    pins = "gpio77";
                    function = "gpio";
                };
                config {
                    pins = "gpio77";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_rear_1_vaf_suspend {
                linux,phandle = <0x000000ed>;
                phandle = <0x000000ed>;
                mux {
                    pins = "gpio77";
                    function = "gpio";
                };
                config {
                    pins = "gpio77";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_front_0_mclk_active {
                linux,phandle = <0x000000fe>;
                phandle = <0x000000fe>;
                mux {
                    pins = "gpio14";
                    function = "cam_mclk";
                };
                config {
                    pins = "gpio14";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_front_0_mclk_suspend {
                linux,phandle = <0x00000100>;
                phandle = <0x00000100>;
                mux {
                    pins = "gpio14";
                    function = "cam_mclk";
                };
                config {
                    pins = "gpio14";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_front_0_active {
                linux,phandle = <0x000000f2>;
                phandle = <0x000000f2>;
                mux {
                    pins = "gpio28", "gpio78";
                    function = "gpio";
                };
                config {
                    pins = "gpio28", "gpio78";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_front_0_suspend {
                linux,phandle = <0x000000f3>;
                phandle = <0x000000f3>;
                mux {
                    pins = "gpio28", "gpio78";
                    function = "gpio";
                };
                config {
                    pins = "gpio28", "gpio78";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_front_0_ana_active {
                linux,phandle = <0x000000ff>;
                phandle = <0x000000ff>;
                mux {
                    pins = "gpio85";
                    function = "gpio";
                };
                config {
                    pins = "gpio85";
                    bias-disable;
                    drive-strength = <0x00000002>;
                };
            };
            cam_sensor_front_0_ana_suspend {
                linux,phandle = <0x00000101>;
                phandle = <0x00000101>;
                mux {
                    pins = "gpio85";
                    function = "gpio";
                };
                config {
                    pins = "gpio85";
                    bias-pull-down;
                    drive-strength = <0x00000002>;
                };
            };
        };
        qcom,msm-pcm {
            compatible = "qcom,msm-pcm-dsp";
            qcom,msm-pcm-dsp-id = <0x00000000>;
            linux,phandle = <0x0000025a>;
            phandle = <0x0000025a>;
        };
        qcom,msm-pcm-routing {
            compatible = "qcom,msm-pcm-routing";
            linux,phandle = <0x00000264>;
            phandle = <0x00000264>;
        };
        qcom,msm-compr-dsp {
            compatible = "qcom,msm-compr-dsp";
            linux,phandle = <0x00000266>;
            phandle = <0x00000266>;
        };
        qcom,msm-pcm-low-latency {
            compatible = "qcom,msm-pcm-dsp";
            qcom,msm-pcm-dsp-id = <0x00000001>;
            qcom,msm-pcm-low-latency;
            qcom,latency-level = "regular";
            linux,phandle = <0x0000025b>;
            phandle = <0x0000025b>;
        };
        qcom,msm-ultra-low-latency {
            compatible = "qcom,msm-pcm-dsp";
            qcom,msm-pcm-dsp-id = <0x00000002>;
            qcom,msm-pcm-low-latency;
            qcom,latency-level = "ultra";
            linux,phandle = <0x0000025c>;
            phandle = <0x0000025c>;
        };
        qcom,msm-pcm-dsp-noirq {
            compatible = "qcom,msm-pcm-dsp-noirq";
            qcom,msm-pcm-low-latency;
            qcom,latency-level = "ultra";
            linux,phandle = <0x00000267>;
            phandle = <0x00000267>;
        };
        qcom,msm-compress-dsp {
            compatible = "qcom,msm-compress-dsp";
            linux,phandle = <0x00000260>;
            phandle = <0x00000260>;
        };
        qcom,msm-voip-dsp {
            compatible = "qcom,msm-voip-dsp";
            linux,phandle = <0x0000025d>;
            phandle = <0x0000025d>;
        };
        qcom,msm-pcm-voice {
            compatible = "qcom,msm-pcm-voice";
            qcom,destroy-cvd;
            linux,phandle = <0x0000025e>;
            phandle = <0x0000025e>;
        };
        qcom,msm-stub-codec {
            compatible = "qcom,msm-stub-codec";
            linux,phandle = <0x00000296>;
            phandle = <0x00000296>;
        };
        qcom,msm-dai-fe {
            compatible = "qcom,msm-dai-fe";
        };
        qcom,msm-pcm-afe {
            compatible = "qcom,msm-pcm-afe";
            linux,phandle = <0x00000262>;
            phandle = <0x00000262>;
        };
        qcom,msm-dai-q6-hdmi {
            compatible = "qcom,msm-dai-q6-hdmi";
            qcom,msm-dai-q6-dev-id = <0x00000008>;
            linux,phandle = <0x0000026a>;
            phandle = <0x0000026a>;
        };
        qcom,msm-dai-q6-dp {
            compatible = "qcom,msm-dai-q6-hdmi";
            qcom,msm-dai-q6-dev-id = <0x00006020>;
            linux,phandle = <0x0000026b>;
            phandle = <0x0000026b>;
        };
        qcom,msm-pcm-loopback {
            compatible = "qcom,msm-pcm-loopback";
            linux,phandle = <0x0000025f>;
            phandle = <0x0000025f>;
        };
        qcom,msm-transcode-loopback {
            compatible = "qcom,msm-transcode-loopback";
            linux,phandle = <0x00000269>;
            phandle = <0x00000269>;
        };
        qcom,msm-dai-mi2s {
            compatible = "qcom,msm-dai-mi2s";
            qcom,msm-dai-q6-mi2s-prim {
                compatible = "qcom,msm-dai-q6-mi2s";
                qcom,msm-dai-q6-mi2s-dev-id = <0x00000000>;
                qcom,msm-mi2s-rx-lines = <0x00000003>;
                qcom,msm-mi2s-tx-lines = <0x00000000>;
                linux,phandle = <0x0000026c>;
                phandle = <0x0000026c>;
            };
            qcom,msm-dai-q6-mi2s-sec {
                compatible = "qcom,msm-dai-q6-mi2s";
                qcom,msm-dai-q6-mi2s-dev-id = <0x00000001>;
                qcom,msm-mi2s-rx-lines = <0x00000001>;
                qcom,msm-mi2s-tx-lines = <0x00000000>;
                linux,phandle = <0x0000026d>;
                phandle = <0x0000026d>;
            };
            qcom,msm-dai-q6-mi2s-tert {
                compatible = "qcom,msm-dai-q6-mi2s";
                qcom,msm-dai-q6-mi2s-dev-id = <0x00000002>;
                qcom,msm-mi2s-rx-lines = <0x00000000>;
                qcom,msm-mi2s-tx-lines = <0x00000003>;
                linux,phandle = <0x0000026e>;
                phandle = <0x0000026e>;
            };
            qcom,msm-dai-q6-mi2s-quat {
                compatible = "qcom,msm-dai-q6-mi2s";
                qcom,msm-dai-q6-mi2s-dev-id = <0x00000003>;
                qcom,msm-mi2s-rx-lines = <0x00000002>;
                qcom,msm-mi2s-tx-lines = <0x00000001>;
                qcom,msm-mi2s-slave = <0x00000000>;
                qcom,msm-mi2s-ext-mclk = <0x00000000>;
                pinctrl-names = "default", "sleep";
                pinctrl-0 = <0x000001b6 0x000001b7 0x000001b8>;
                pinctrl-1 = <0x000001b9 0x000001ba 0x000001bb>;
                linux,phandle = <0x0000026f>;
                phandle = <0x0000026f>;
            };
            qcom,msm-dai-q6-mi2s-quin {
                compatible = "qcom,msm-dai-q6-mi2s";
                qcom,msm-dai-q6-mi2s-dev-id = <0x00000005>;
                qcom,msm-mi2s-rx-lines = <0x00000001>;
                qcom,msm-mi2s-tx-lines = <0x00000002>;
            };
            qcom,msm-dai-q6-mi2s-senary {
                compatible = "qcom,msm-dai-q6-mi2s";
                qcom,msm-dai-q6-mi2s-dev-id = <0x00000006>;
                qcom,msm-mi2s-rx-lines = <0x00000000>;
                qcom,msm-mi2s-tx-lines = <0x00000003>;
            };
        };
        qcom,msm-lsm-client {
            compatible = "qcom,msm-lsm-client";
            linux,phandle = <0x00000263>;
            phandle = <0x00000263>;
        };
        qcom,msm-dai-q6 {
            compatible = "qcom,msm-dai-q6";
            qcom,msm-dai-q6-sb-0-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00004000>;
                linux,phandle = <0x00000274>;
                phandle = <0x00000274>;
            };
            qcom,msm-dai-q6-sb-0-tx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00004001>;
                linux,phandle = <0x00000275>;
                phandle = <0x00000275>;
            };
            qcom,msm-dai-q6-sb-1-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00004002>;
                linux,phandle = <0x00000276>;
                phandle = <0x00000276>;
            };
            qcom,msm-dai-q6-sb-1-tx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00004003>;
                linux,phandle = <0x00000277>;
                phandle = <0x00000277>;
            };
            qcom,msm-dai-q6-sb-2-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00004004>;
                linux,phandle = <0x00000278>;
                phandle = <0x00000278>;
            };
            qcom,msm-dai-q6-sb-2-tx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00004005>;
                linux,phandle = <0x00000279>;
                phandle = <0x00000279>;
            };
            qcom,msm-dai-q6-sb-3-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00004006>;
                linux,phandle = <0x0000027a>;
                phandle = <0x0000027a>;
            };
            qcom,msm-dai-q6-sb-3-tx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00004007>;
                linux,phandle = <0x0000027b>;
                phandle = <0x0000027b>;
            };
            qcom,msm-dai-q6-sb-4-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00004008>;
                linux,phandle = <0x0000027c>;
                phandle = <0x0000027c>;
            };
            qcom,msm-dai-q6-sb-4-tx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00004009>;
                linux,phandle = <0x0000027d>;
                phandle = <0x0000027d>;
            };
            qcom,msm-dai-q6-sb-5-tx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x0000400b>;
                linux,phandle = <0x0000027e>;
                phandle = <0x0000027e>;
            };
            qcom,msm-dai-q6-sb-5-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x0000400a>;
                linux,phandle = <0x00000287>;
                phandle = <0x00000287>;
            };
            qcom,msm-dai-q6-sb-6-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x0000400c>;
                linux,phandle = <0x00000288>;
                phandle = <0x00000288>;
            };
            qcom,msm-dai-q6-sb-7-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x0000400e>;
                linux,phandle = <0x00000289>;
                phandle = <0x00000289>;
            };
            qcom,msm-dai-q6-sb-7-tx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x0000400f>;
                linux,phandle = <0x0000028a>;
                phandle = <0x0000028a>;
            };
            qcom,msm-dai-q6-sb-8-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00004010>;
            };
            qcom,msm-dai-q6-sb-8-tx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00004011>;
                linux,phandle = <0x0000028b>;
                phandle = <0x0000028b>;
            };
            qcom,msm-dai-q6-bt-sco-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00003000>;
            };
            qcom,msm-dai-q6-bt-sco-tx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00003001>;
            };
            qcom,msm-dai-q6-int-fm-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00003004>;
            };
            qcom,msm-dai-q6-int-fm-tx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00003005>;
            };
            qcom,msm-dai-q6-be-afe-pcm-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x000000e0>;
                linux,phandle = <0x0000027f>;
                phandle = <0x0000027f>;
            };
            qcom,msm-dai-q6-be-afe-pcm-tx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x000000e1>;
                linux,phandle = <0x00000280>;
                phandle = <0x00000280>;
            };
            qcom,msm-dai-q6-afe-proxy-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x000000f1>;
                linux,phandle = <0x00000281>;
                phandle = <0x00000281>;
            };
            qcom,msm-dai-q6-afe-proxy-tx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x000000f0>;
                linux,phandle = <0x00000282>;
                phandle = <0x00000282>;
            };
            qcom,msm-dai-q6-incall-record-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00008003>;
                linux,phandle = <0x00000283>;
                phandle = <0x00000283>;
            };
            qcom,msm-dai-q6-incall-record-tx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00008004>;
                linux,phandle = <0x00000284>;
                phandle = <0x00000284>;
            };
            qcom,msm-dai-q6-incall-music-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00008005>;
                linux,phandle = <0x00000285>;
                phandle = <0x00000285>;
            };
            qcom,msm-dai-q6-incall-music-2-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00008002>;
                linux,phandle = <0x00000286>;
                phandle = <0x00000286>;
            };
            qcom,msm-dai-q6-usb-audio-rx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00007000>;
                linux,phandle = <0x0000028c>;
                phandle = <0x0000028c>;
            };
            qcom,msm-dai-q6-usb-audio-tx {
                compatible = "qcom,msm-dai-q6-dev";
                qcom,msm-dai-q6-dev-id = <0x00007001>;
                linux,phandle = <0x0000028d>;
                phandle = <0x0000028d>;
            };
        };
        qcom,msm-pcm-hostless {
            compatible = "qcom,msm-pcm-hostless";
            linux,phandle = <0x00000261>;
            phandle = <0x00000261>;
        };
        qcom,msm-pri-auxpcm {
            compatible = "qcom,msm-auxpcm-dev";
            qcom,msm-cpudai-auxpcm-mode = <0x00000000 0x00000000>;
            qcom,msm-cpudai-auxpcm-sync = <0x00000001 0x00000001>;
            qcom,msm-cpudai-auxpcm-frame = <0x00000005 0x00000004>;
            qcom,msm-cpudai-auxpcm-quant = <0x00000002 0x00000002>;
            qcom,msm-cpudai-auxpcm-num-slots = <0x00000001 0x00000001>;
            qcom,msm-cpudai-auxpcm-slot-mapping = <0x00000001 0x00000001>;
            qcom,msm-cpudai-auxpcm-data = <0x00000000 0x00000000>;
            qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x001f4000 0x001f4000>;
            qcom,msm-auxpcm-interface = "primary";
            qcom,msm-cpudai-afe-clk-ver = <0x00000002>;
            linux,phandle = <0x00000270>;
            phandle = <0x00000270>;
        };
        qcom,msm-sec-auxpcm {
            compatible = "qcom,msm-auxpcm-dev";
            qcom,msm-cpudai-auxpcm-mode = <0x00000000 0x00000000>;
            qcom,msm-cpudai-auxpcm-sync = <0x00000001 0x00000001>;
            qcom,msm-cpudai-auxpcm-frame = <0x00000005 0x00000004>;
            qcom,msm-cpudai-auxpcm-quant = <0x00000002 0x00000002>;
            qcom,msm-cpudai-auxpcm-num-slots = <0x00000001 0x00000001>;
            qcom,msm-cpudai-auxpcm-slot-mapping = <0x00000001 0x00000001>;
            qcom,msm-cpudai-auxpcm-data = <0x00000000 0x00000000>;
            qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x001f4000 0x001f4000>;
            qcom,msm-auxpcm-interface = "secondary";
            qcom,msm-cpudai-afe-clk-ver = <0x00000002>;
            linux,phandle = <0x00000271>;
            phandle = <0x00000271>;
        };
        qcom,msm-tert-auxpcm {
            compatible = "qcom,msm-auxpcm-dev";
            qcom,msm-cpudai-auxpcm-mode = <0x00000000 0x00000000>;
            qcom,msm-cpudai-auxpcm-sync = <0x00000001 0x00000001>;
            qcom,msm-cpudai-auxpcm-frame = <0x00000005 0x00000004>;
            qcom,msm-cpudai-auxpcm-quant = <0x00000002 0x00000002>;
            qcom,msm-cpudai-auxpcm-num-slots = <0x00000001 0x00000001>;
            qcom,msm-cpudai-auxpcm-slot-mapping = <0x00000001 0x00000001>;
            qcom,msm-cpudai-auxpcm-data = <0x00000000 0x00000000>;
            qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x001f4000 0x001f4000>;
            qcom,msm-auxpcm-interface = "tertiary";
            qcom,msm-cpudai-afe-clk-ver = <0x00000002>;
            linux,phandle = <0x00000272>;
            phandle = <0x00000272>;
        };
        qcom,msm-quat-auxpcm {
            compatible = "qcom,msm-auxpcm-dev";
            qcom,msm-cpudai-auxpcm-mode = <0x00000000 0x00000000>;
            qcom,msm-cpudai-auxpcm-sync = <0x00000001 0x00000001>;
            qcom,msm-cpudai-auxpcm-frame = <0x00000005 0x00000004>;
            qcom,msm-cpudai-auxpcm-quant = <0x00000002 0x00000002>;
            qcom,msm-cpudai-auxpcm-num-slots = <0x00000001 0x00000001>;
            qcom,msm-cpudai-auxpcm-slot-mapping = <0x00000001 0x00000001>;
            qcom,msm-cpudai-auxpcm-data = <0x00000000 0x00000000>;
            qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x001f4000 0x001f4000>;
            qcom,msm-auxpcm-interface = "quaternary";
            qcom,msm-cpudai-afe-clk-ver = <0x00000002>;
            linux,phandle = <0x00000273>;
            phandle = <0x00000273>;
        };
        qcom,msm-hdmi-dba-codec-rx {
            compatible = "qcom,msm-hdmi-dba-codec-rx";
            qcom,dba-bridge-chip = "adv7533";
        };
        qcom,msm-audio-ion {
            compatible = "qcom,msm-audio-ion";
            qcom,smmu-version = <0x00000002>;
            qcom,smmu-enabled;
            iommus = <0x00000067 0x00000001>;
        };
        qcom,msm-adsp-loader {
            status = "ok";
            compatible = "qcom,adsp-loader";
            qcom,adsp-state = <0x00000000>;
        };
        qcom,msm-dai-tdm-pri-rx {
            compatible = "qcom,msm-dai-tdm";
            qcom,msm-cpudai-tdm-group-id = <0x00009100>;
            qcom,msm-cpudai-tdm-group-num-ports = <0x00000001>;
            qcom,msm-cpudai-tdm-group-port-id = <0x00009000>;
            qcom,msm-cpudai-tdm-clk-rate = <0x00177000>;
            qcom,msm-cpudai-tdm-clk-internal = <0x00000001>;
            qcom,msm-cpudai-tdm-sync-mode = <0x00000001>;
            qcom,msm-cpudai-tdm-sync-src = <0x00000001>;
            qcom,msm-cpudai-tdm-data-out = <0x00000000>;
            qcom,msm-cpudai-tdm-invert-sync = <0x00000001>;
            qcom,msm-cpudai-tdm-data-delay = <0x00000001>;
            qcom,msm-dai-q6-tdm-pri-rx-0 {
                compatible = "qcom,msm-dai-q6-tdm";
                qcom,msm-cpudai-tdm-dev-id = <0x00009000>;
                qcom,msm-cpudai-tdm-data-align = <0x00000000>;
                linux,phandle = <0x0000028e>;
                phandle = <0x0000028e>;
            };
        };
        qcom,msm-dai-tdm-pri-tx {
            compatible = "qcom,msm-dai-tdm";
            qcom,msm-cpudai-tdm-group-id = <0x00009101>;
            qcom,msm-cpudai-tdm-group-num-ports = <0x00000001>;
            qcom,msm-cpudai-tdm-group-port-id = <0x00009001>;
            qcom,msm-cpudai-tdm-clk-rate = <0x00177000>;
            qcom,msm-cpudai-tdm-clk-internal = <0x00000001>;
            qcom,msm-cpudai-tdm-sync-mode = <0x00000001>;
            qcom,msm-cpudai-tdm-sync-src = <0x00000001>;
            qcom,msm-cpudai-tdm-data-out = <0x00000000>;
            qcom,msm-cpudai-tdm-invert-sync = <0x00000001>;
            qcom,msm-cpudai-tdm-data-delay = <0x00000001>;
            qcom,msm-dai-q6-tdm-pri-tx-0 {
                compatible = "qcom,msm-dai-q6-tdm";
                qcom,msm-cpudai-tdm-dev-id = <0x00009001>;
                qcom,msm-cpudai-tdm-data-align = <0x00000000>;
                linux,phandle = <0x0000028f>;
                phandle = <0x0000028f>;
            };
        };
        qcom,msm-dai-tdm-sec-rx {
            compatible = "qcom,msm-dai-tdm";
            qcom,msm-cpudai-tdm-group-id = <0x00009110>;
            qcom,msm-cpudai-tdm-group-num-ports = <0x00000001>;
            qcom,msm-cpudai-tdm-group-port-id = <0x00009010>;
            qcom,msm-cpudai-tdm-clk-rate = <0x00177000>;
            qcom,msm-cpudai-tdm-clk-internal = <0x00000001>;
            qcom,msm-cpudai-tdm-sync-mode = <0x00000001>;
            qcom,msm-cpudai-tdm-sync-src = <0x00000001>;
            qcom,msm-cpudai-tdm-data-out = <0x00000000>;
            qcom,msm-cpudai-tdm-invert-sync = <0x00000001>;
            qcom,msm-cpudai-tdm-data-delay = <0x00000001>;
            qcom,msm-dai-q6-tdm-sec-rx-0 {
                compatible = "qcom,msm-dai-q6-tdm";
                qcom,msm-cpudai-tdm-dev-id = <0x00009010>;
                qcom,msm-cpudai-tdm-data-align = <0x00000000>;
                linux,phandle = <0x00000290>;
                phandle = <0x00000290>;
            };
        };
        qcom,msm-dai-tdm-sec-tx {
            compatible = "qcom,msm-dai-tdm";
            qcom,msm-cpudai-tdm-group-id = <0x00009111>;
            qcom,msm-cpudai-tdm-group-num-ports = <0x00000001>;
            qcom,msm-cpudai-tdm-group-port-id = <0x00009011>;
            qcom,msm-cpudai-tdm-clk-rate = <0x00177000>;
            qcom,msm-cpudai-tdm-clk-internal = <0x00000001>;
            qcom,msm-cpudai-tdm-sync-mode = <0x00000001>;
            qcom,msm-cpudai-tdm-sync-src = <0x00000001>;
            qcom,msm-cpudai-tdm-data-out = <0x00000000>;
            qcom,msm-cpudai-tdm-invert-sync = <0x00000001>;
            qcom,msm-cpudai-tdm-data-delay = <0x00000001>;
            qcom,msm-dai-q6-tdm-sec-tx-0 {
                compatible = "qcom,msm-dai-q6-tdm";
                qcom,msm-cpudai-tdm-dev-id = <0x00009011>;
                qcom,msm-cpudai-tdm-data-align = <0x00000000>;
                linux,phandle = <0x00000291>;
                phandle = <0x00000291>;
            };
        };
        qcom,msm-dai-tdm-tert-rx {
            compatible = "qcom,msm-dai-tdm";
            qcom,msm-cpudai-tdm-group-id = <0x00009120>;
            qcom,msm-cpudai-tdm-group-num-ports = <0x00000001>;
            qcom,msm-cpudai-tdm-group-port-id = <0x00009020>;
            qcom,msm-cpudai-tdm-clk-rate = <0x00177000>;
            qcom,msm-cpudai-tdm-clk-internal = <0x00000001>;
            qcom,msm-cpudai-tdm-sync-mode = <0x00000001>;
            qcom,msm-cpudai-tdm-sync-src = <0x00000001>;
            qcom,msm-cpudai-tdm-data-out = <0x00000000>;
            qcom,msm-cpudai-tdm-invert-sync = <0x00000001>;
            qcom,msm-cpudai-tdm-data-delay = <0x00000001>;
            qcom,msm-dai-q6-tdm-tert-rx-0 {
                compatible = "qcom,msm-dai-q6-tdm";
                qcom,msm-cpudai-tdm-dev-id = <0x00009020>;
                qcom,msm-cpudai-tdm-data-align = <0x00000000>;
                linux,phandle = <0x00000292>;
                phandle = <0x00000292>;
            };
        };
        qcom,msm-dai-tdm-tert-tx {
            compatible = "qcom,msm-dai-tdm";
            qcom,msm-cpudai-tdm-group-id = <0x00009121>;
            qcom,msm-cpudai-tdm-group-num-ports = <0x00000001>;
            qcom,msm-cpudai-tdm-group-port-id = <0x00009021>;
            qcom,msm-cpudai-tdm-clk-rate = <0x00177000>;
            qcom,msm-cpudai-tdm-clk-internal = <0x00000001>;
            qcom,msm-cpudai-tdm-sync-mode = <0x00000001>;
            qcom,msm-cpudai-tdm-sync-src = <0x00000001>;
            qcom,msm-cpudai-tdm-data-out = <0x00000000>;
            qcom,msm-cpudai-tdm-invert-sync = <0x00000001>;
            qcom,msm-cpudai-tdm-data-delay = <0x00000001>;
            qcom,msm-dai-q6-tdm-tert-tx-0 {
                compatible = "qcom,msm-dai-q6-tdm";
                qcom,msm-cpudai-tdm-dev-id = <0x00009021>;
                qcom,msm-cpudai-tdm-data-align = <0x00000000>;
                linux,phandle = <0x00000293>;
                phandle = <0x00000293>;
            };
        };
        qcom,msm-dai-tdm-quat-rx {
            compatible = "qcom,msm-dai-tdm";
            qcom,msm-cpudai-tdm-group-id = <0x00009130>;
            qcom,msm-cpudai-tdm-group-num-ports = <0x00000001>;
            qcom,msm-cpudai-tdm-group-port-id = <0x00009030>;
            qcom,msm-cpudai-tdm-clk-rate = <0x00177000>;
            qcom,msm-cpudai-tdm-clk-internal = <0x00000001>;
            qcom,msm-cpudai-tdm-sync-mode = <0x00000001>;
            qcom,msm-cpudai-tdm-sync-src = <0x00000001>;
            qcom,msm-cpudai-tdm-data-out = <0x00000000>;
            qcom,msm-cpudai-tdm-invert-sync = <0x00000001>;
            qcom,msm-cpudai-tdm-data-delay = <0x00000001>;
            qcom,msm-dai-q6-tdm-quat-rx-0 {
                compatible = "qcom,msm-dai-q6-tdm";
                qcom,msm-cpudai-tdm-dev-id = <0x00009030>;
                qcom,msm-cpudai-tdm-data-align = <0x00000000>;
                linux,phandle = <0x00000294>;
                phandle = <0x00000294>;
            };
        };
        qcom,msm-dai-tdm-quat-tx {
            compatible = "qcom,msm-dai-tdm";
            qcom,msm-cpudai-tdm-group-id = <0x00009131>;
            qcom,msm-cpudai-tdm-group-num-ports = <0x00000001>;
            qcom,msm-cpudai-tdm-group-port-id = <0x00009031>;
            qcom,msm-cpudai-tdm-clk-rate = <0x00177000>;
            qcom,msm-cpudai-tdm-clk-internal = <0x00000001>;
            qcom,msm-cpudai-tdm-sync-mode = <0x00000001>;
            qcom,msm-cpudai-tdm-sync-src = <0x00000001>;
            qcom,msm-cpudai-tdm-data-out = <0x00000000>;
            qcom,msm-cpudai-tdm-invert-sync = <0x00000001>;
            qcom,msm-cpudai-tdm-data-delay = <0x00000001>;
            qcom,msm-dai-q6-tdm-quat-tx-0 {
                compatible = "qcom,msm-dai-q6-tdm";
                qcom,msm-cpudai-tdm-dev-id = <0x00009031>;
                qcom,msm-cpudai-tdm-data-align = <0x00000000>;
                linux,phandle = <0x00000295>;
                phandle = <0x00000295>;
            };
        };
        qcom,mdss_mdp@c900000 {
            compatible = "qcom,mdss_mdp";
            status = "ok";
            reg = <0x0c900000 0x00090000 0x0c9b0000 0x00001040>;
            reg-names = "mdp_phys", "vbif_phys";
            interrupts = <0x00000000 0x00000053 0x00000000>;
            interrupt-controller;
            #interrupt-cells = <0x00000001>;
            vdd-supply = <0x0000002a>;
            gdsc-core-supply = <0x00000028>;
            qcom,msm-bus,name = "mdss_mdp";
            qcom,msm-bus,num-cases = <0x00000003>;
            qcom,msm-bus,num-paths = <0x00000002>;
            qcom,msm-bus,vectors-KBps = <0x00000016 0x00000200 0x00000000 0x00000000 0x00000017 0x00000200 0x00000000 0x00000000 0x00000016 0x00000200 0x00000000 0x0061a800 0x00000017 0x00000200 0x00000000 0x0061a800 0x00000016 0x00000200 0x00000000 0x0061a800 0x00000017 0x00000200 0x00000000 0x0061a800>;
            qcom,mdss-ab-factor = <0x00000001 0x00000001>;
            qcom,mdss-ib-factor = <0x00000001 0x00000001>;
            qcom,mdss-clk-factor = <0x00000069 0x00000064>;
            qcom,max-mixer-width = <0x00000a00>;
            qcom,max-pipe-width = <0x00000a00>;
            qcom,max-dest-scaler-input-width = <0x00000800>;
            qcom,max-dest-scaler-output-width = <0x00000a00>;
            qcom,mdss-vbif-qos-rt-setting = <0x00000001 0x00000002 0x00000002 0x00000002>;
            qcom,mdss-vbif-qos-nrt-setting = <0x00000001 0x00000001 0x00000001 0x00000001>;
            qcom,vbif-settings = <0x000000d0 0x00002020>;
            qcom,mdss-has-panic-ctrl;
            qcom,mdss-per-pipe-panic-luts = <0x0000000f 0x0000ffff 0x0000fffc 0x0000ff00>;
            qcom,mdss-mdp-reg-offset = <0x00001000>;
            qcom,max-bandwidth-low-kbps = <0x008f6ec0>;
            qcom,max-bandwidth-high-kbps = <0x008f6ec0>;
            qcom,max-bandwidth-per-pipe-kbps = <0x0047b760>;
            qcom,max-clk-rate = <0x18964020>;
            qcom,mdss-default-ot-rd-limit = <0x00000020>;
            qcom,mdss-default-ot-wr-limit = <0x00000020>;
            qcom,mdss-dram-channels = <0x00000002>;
            qcom,mdss-pipe-vig-off = <0x00005000 0x00007000 0x00009000 0x0000b000>;
            qcom,mdss-pipe-dma-off = <0x00025000 0x00027000 0x00029000 0x0002b000>;
            qcom,mdss-pipe-cursor-off = <0x00035000 0x00037000>;
            qcom,mdss-pipe-vig-xin-id = <0x00000000 0x00000004 0x00000008 0x0000000c>;
            qcom,mdss-pipe-dma-xin-id = <0x00000001 0x00000005 0x00000009 0x0000000d>;
            qcom,mdss-pipe-cursor-xin-id = <0x00000002 0x0000000a>;
            qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x000002ac 0x00000000 0x00000000 0x000002b4 0x00000000 0x00000000 0x000002bc 0x00000000 0x00000000 0x000002c4 0x00000000 0x00000000>;
            qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x000002ac 0x00000008 0x0000000c 0x000002b4 0x00000008 0x0000000c 0x000002c4 0x00000008 0x0000000c 0x000002c4 0x0000000c 0x0000000e>;
            qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x000003a8 0x00000010 0x0000000f 0x000003b0 0x00000010 0x0000000f>;
            qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400 0x00002600 0x00002800>;
            qcom,mdss-mixer-intf-off = <0x00045000 0x00046000 0x00047000 0x0004a000>;
            qcom,mdss-dspp-off = <0x00055000 0x00057000>;
            qcom,mdss-wb-off = <0x00066000>;
            qcom,mdss-intf-off = <0x0006b000 0x0006b800 0x0006c000 0x0006c800>;
            qcom,mdss-pingpong-off = <0x00071000 0x00071800 0x00072000 0x00072800>;
            qcom,mdss-slave-pingpong-off = <0x00073000>;
            qcom,mdss-ppb-ctl-off = <0x00000330 0x00000338 0x00000370 0x00000374>;
            qcom,mdss-ppb-cfg-off = <0x00000334 0x0000033c>;
            qcom,mdss-has-pingpong-split;
            qcom,mdss-has-separate-rotator;
            qcom,mdss-ad-off = <0x00079000 0x00079800>;
            qcom,mdss-cdm-off = <0x0007a200>;
            qcom,mdss-dsc-off = <0x00081000 0x00081400>;
            qcom,mdss-wfd-mode = "intf";
            qcom,mdss-has-source-split;
            qcom,mdss-highest-bank-bit = <0x00000002>;
            qcom,mdss-has-decimation;
            qcom,mdss-idle-power-collapse-enabled;
            clocks = <0x00000027 0x49a394f4 0x00000027 0x85d37ab5 0x00000027 0xdf04fc1d 0x00000027 0x6dc1f8f1 0x00000027 0x43539b0e 0x00000027 0x629b36dc 0x00000027 0x00627b2b>;
            clock-names = "mnoc_clk", "iface_clk", "bus_clk", "core_clk_src", "core_clk", "vsync_clk", "lut_clk";
            qcom,mdp-settings = <0x00001190 0x00000000 0x000012ac 0xc0000ccc 0x000012b4 0xc0000ccc 0x000012bc 0x00cccccc 0x000012c4 0x0000cccc 0x000013a8 0x0cccc0c0 0x000013b0 0xccccc0c0 0x000013b8 0xcccc0000 0x000013d0 0x00cc0000 0x0000506c 0x00000000 0x0000706c 0x00000000 0x0000906c 0x00000000 0x0000b06c 0x00000000 0x0001506c 0x00000000 0x0001706c 0x00000000 0x0001906c 0x00000000 0x0001b06c 0x00000000 0x0002506c 0x00000000 0x0002706c 0x00000000>;
            qcom,regs-dump-mdp = <0x00001000 0x00001458 0x00002000 0x00002094 0x00002200 0x00002294 0x00002400 0x00002494 0x00002600 0x00002694 0x00002800 0x00002894 0x00005000 0x00005154 0x00005a00 0x00005b00 0x00007000 0x00007154 0x00007a00 0x00007b00 0x00009000 0x00009154 0x00009a00 0x00009b00 0x0000b000 0x0000b154 0x0000ba00 0x0000bb00 0x00025000 0x00025184 0x00027000 0x00027184 0x00029000 0x00029184 0x0002b000 0x0002b184 0x00035000 0x00035150 0x00037000 0x00037150 0x00045000 0x000452bc 0x00046000 0x000462bc 0x00047000 0x000472bc 0x00048000 0x000482bc 0x00049000 0x000492bc 0x0004a000 0x0004a2bc 0x00055000 0x0005522c 0x00057000 0x0005722c 0x00061000 0x00061014 0x00061800 0x00061888 0x00062000 0x00062088 0x00066000 0x000662c0 0x0006b000 0x0006b268 0x0006b800 0x0006ba68 0x0006c000 0x0006c268 0x0006c800 0x0006ca68 0x00071000 0x000710d4 0x00071800 0x000718d4 0x00073000 0x000730d4 0x00081000 0x00081140 0x00081400 0x00081540>;
            qcom,regs-dump-names-mdp = "MDP", "CTL_0", "CTL_1", "CTL_2", "CTL_3", "CTL_4", "VIG0_SSPP", "VIG0", "VIG1_SSPP", "VIG1", "VIG2_SSPP", "VIG2", "VIG3_SSPP", "VIG3", "DMA0_SSPP", "DMA1_SSPP", "DMA2_SSPP", "DMA3_SSPP", "CURSOR0_SSPP", "CURSOR1_SSPP", "LAYER_0", "LAYER_1", "LAYER_2", "LAYER_3", "LAYER_4", "LAYER_5", "DSPP_0", "DSPP_1", "DEST_SCALER_OP", "DEST_SCALER_0", "DEST_SCALER_1", "WB_2", "INTF_0", "INTF_1", "INTF_2", "INTF_3", "PP_0", "PP_1", "PP_4", "DSC_0", "DSC_1";
            qcom,mdss-prefill-outstanding-buffer-bytes = <0x00000000>;
            qcom,mdss-prefill-y-buffer-bytes = <0x00000000>;
            qcom,mdss-prefill-scaler-buffer-lines-bilinear = <0x00000002>;
            qcom,mdss-prefill-scaler-buffer-lines-caf = <0x00000004>;
            qcom,mdss-prefill-post-scaler-buffer-pixels = <0x00000a00>;
            qcom,mdss-prefill-pingpong-buffer-pixels = <0x00001400>;
            qcom,mdss-pref-prim-intf = "dsi";
            linux,phandle = <0x000001d3>;
            phandle = <0x000001d3>;
            qcom,mdss-pp-offsets {
                qcom,mdss-sspp-mdss-igc-lut-off = <0x00002000>;
                qcom,mdss-sspp-vig-pcc-off = <0x00001b00>;
                qcom,mdss-sspp-rgb-pcc-off = <0x00000380>;
                qcom,mdss-sspp-dma-pcc-off = <0x00000380>;
                qcom,mdss-lm-pgc-off = <0x000003c0>;
                qcom,mdss-dspp-gamut-off = <0x00001600>;
                qcom,mdss-dspp-pcc-off = <0x00001700>;
                qcom,mdss-dspp-pgc-off = <0x000017c0>;
            };
            qcom,mdss-scaler-offsets {
                qcom,mdss-vig-scaler-off = <0x00000a00>;
                qcom,mdss-vig-scaler-lut-off = <0x00000b00>;
                qcom,mdss-has-dest-scaler;
                qcom,mdss-dest-block-off = <0x00061000>;
                qcom,mdss-dest-scaler-off = <0x00000800 0x00001000>;
                qcom,mdss-dest-scaler-lut-off = <0x00000900 0x00001100>;
            };
            qcom,smmu_mdp_unsec_cb {
                compatible = "qcom,smmu_mdp_unsec";
                iommus = <0x000000d6 0x00000000>;
                gdsc-mmagic-mdss-supply = <0x00000028>;
                clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39>;
                clock-names = "mmss_noc_axi_clk", "mmss_noc_ahb_clk", "mmss_smmu_ahb_clk", "mmss_smmu_axi_clk";
            };
            qcom,smmu_mdp_sec_cb {
                compatible = "qcom,smmu_mdp_sec";
                iommus = <0x000000d6 0x00000001>;
                gdsc-mmagic-mdss-supply = <0x00000028>;
                clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39>;
                clock-names = "mmss_noc_axi_clk", "mmss_noc_ahb_clk", "mmss_smmu_ahb_clk", "mmss_smmu_axi_clk";
            };
            qcom,mdss_fb_primary {
                cell-index = <0x00000000>;
                compatible = "qcom,mdss-fb";
                linux,phandle = <0x000001d4>;
                phandle = <0x000001d4>;
                qcom,cont-splash-memory {
                    linux,contiguous-region = <0x000001bc>;
                };
            };
            qcom,mdss_fb_wfd {
                cell-index = <0x00000001>;
                compatible = "qcom,mdss-fb";
                linux,phandle = <0x000001d9>;
                phandle = <0x000001d9>;
            };
            qcom,mdss_fb_hdmi {
                cell-index = <0x00000002>;
                compatible = "qcom,mdss-fb";
                qcom,mdss-intf = <0x000001bd>;
                linux,phandle = <0x000001e0>;
                phandle = <0x000001e0>;
            };
            qcom,mdss_fb_dp {
                cell-index = <0x00000003>;
                compatible = "qcom,mdss-fb";
                qcom,mdss-intf = <0x000001be>;
                linux,phandle = <0x000001db>;
                phandle = <0x000001db>;
            };
            qcom,mdss_dsi_nt35597_wqxga_video {
                qcom,mdss-dsi-panel-name = "Dual nt35597 video mode dsi panel without DSC";
                qcom,mdss-dsi-panel-type = "dsi_video_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x000002d0>;
                qcom,mdss-dsi-panel-height = <0x00000a00>;
                qcom,mdss-dsi-h-front-porch = <0x00000064>;
                qcom,mdss-dsi-h-back-porch = <0x00000020>;
                qcom,mdss-dsi-h-pulse-width = <0x00000010>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000007>;
                qcom,mdss-dsi-v-front-porch = <0x00000008>;
                qcom,mdss-dsi-v-pulse-width = <0x00000001>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-underflow-color = <0x000003ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-panel-hdr-enabled;
                qcom,mdss-dsi-panel-hdr-color-primaries = <0x000038a4 0x00003c8c 0x00007d00 0x00004268 0x00003c8c 0x00007530 0x00001f40 0x00000bb8>;
                qcom,mdss-dsi-panel-peak-brightness = <0x00401640>;
                qcom,mdss-dsi-panel-blackness-level = <0x00000c9e>;
                qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ba 03 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 bb 03 15 01 00 00 00 00 02 b0 03 39 01 00 00 00 00 06 3b 03 08 08 64 9a 15 01 00 00 00 00 02 ff e0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 6b 3d 15 01 00 00 00 00 02 6c 3d 15 01 00 00 00 00 02 6d 3d 15 01 00 00 00 00 02 6e 3d 15 01 00 00 00 00 02 6f 3d 15 01 00 00 00 00 02 35 02 15 01 00 00 00 00 02 36 72 15 01 00 00 00 00 02 37 10 15 01 00 00 00 00 02 08 c0 15 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 02 11 00 05 01 00 00 32 00 02 29 00];
                qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00 05 01 00 00 3c 00 02 10 00];
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x001a0406 0x0a0a0506 0x05030400>;
                qcom,mdss-dsi-t-clk-post = <0x00000007>;
                qcom,mdss-dsi-t-clk-pre = <0x00000025>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x0000000a 0x00000000 0x0000000a 0x00000001 0x0000000a>;
                qcom,mdss-pan-physical-width-dimension = <0x0000004a>;
                qcom,mdss-pan-physical-height-dimension = <0x00000083>;
                qcom,mdss-dsi-min-refresh-rate = <0x00000037>;
                qcom,mdss-dsi-max-refresh-rate = <0x0000003c>;
                qcom,mdss-dsi-pan-enable-dynamic-fps;
                qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
                qcom,config-select = <0x000001bf>;
                qcom,mdss-dsi-tx-eot-append;
                qcom,esd-check-enabled;
                qcom,mdss-dsi-panel-status-check-mode = "reg_read";
                qcom,mdss-dsi-panel-status-command = <0x06010001 0x0000010a>;
                qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-panel-status-value = <0x0000009c>;
                qcom,mdss-dsi-panel-on-check-value = <0x0000009c>;
                qcom,mdss-dsi-panel-status-read-length = <0x00000001>;
                qcom,mdss-dsi-panel-max-error-count = <0x00000003>;
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
                qcom,panel-supply-entries = <0x000001c0>;
                linux,phandle = <0x000001d8>;
                phandle = <0x000001d8>;
                config0 {
                    qcom,split-mode = "dualctl-split";
                    linux,phandle = <0x000001bf>;
                    phandle = <0x000001bf>;
                };
                config1 {
                    qcom,split-mode = "pingpong-split";
                };
            };
            qcom,mdss_dsi_nt35597_wqxga_cmd {
                qcom,mdss-dsi-panel-name = "Dual nt35597 cmd mode dsi panel without DSC";
                qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x000002d0>;
                qcom,mdss-dsi-panel-height = <0x00000a00>;
                qcom,mdss-dsi-h-front-porch = <0x00000064>;
                qcom,mdss-dsi-h-back-porch = <0x00000020>;
                qcom,mdss-dsi-h-pulse-width = <0x00000010>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000007>;
                qcom,mdss-dsi-v-front-porch = <0x00000008>;
                qcom,mdss-dsi-v-pulse-width = <0x00000001>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-color-order = "rgb_swap_rgb";
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x001c0807 0x23220707 0x05030400>;
                qcom,adjust-timer-wakeup-ms = <0x00000001>;
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x0000000a 0x00000000 0x0000000a 0x00000001 0x0000000a>;
                qcom,mdss-pan-physical-width-dimension = <0x0000004a>;
                qcom,mdss-pan-physical-height-dimension = <0x00000083>;
                qcom,mdss-dsi-t-clk-post = <0x0000000d>;
                qcom,mdss-dsi-t-clk-pre = <0x0000002d>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-te-pin-select = <0x00000001>;
                qcom,mdss-dsi-wr-mem-start = <0x0000002c>;
                qcom,mdss-dsi-wr-mem-continue = <0x0000003c>;
                qcom,mdss-dsi-te-dcs-command = <0x00000001>;
                qcom,mdss-dsi-te-check-enable;
                qcom,mdss-dsi-te-using-te-pin;
                qcom,ulps-enabled;
                qcom,mdss-dsi-on-command = <0x15010000 0x100002ff 0x10150100 0x00100002 0xfb011501 0x00001000 0x02ba0315 0x01000010 0x0002e501 0x15010000 0x10000235 0x00150100 0x00100002 0xbb101501 0x00001000 0x02b00315 0x01000010 0x0002ffe0 0x15010000 0x100002fb 0x01150100 0x00100002 0x6b3d1501 0x00001000 0x026c3d15 0x01000010 0x00026d3d 0x15010000 0x1000026e 0x3d150100 0x00100002 0x6f3d1501 0x00001000 0x02350215 0x01000010 0x00023672 0x15010000 0x10000237 0x10150100 0x00100002 0x08c01501 0x00001000 0x02ff2415 0x01000010 0x0002fb01 0x15010000 0x100002c6 0x06150100 0x00100002 0xff100501 0x0000a000 0x02110005 0x010000a0 0x00022900>;
                qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00 05 01 00 00 3c 00 02 10 00];
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,config-select = <0x000001c1>;
                qcom,mdss-dsi-tx-eot-append;
                qcom,esd-check-enabled;
                qcom,mdss-dsi-panel-status-check-mode = "reg_read";
                qcom,mdss-dsi-panel-status-command = <0x06010001 0x0000010a>;
                qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-panel-status-value = <0x0000009c>;
                qcom,mdss-dsi-panel-on-check-value = <0x0000009c>;
                qcom,mdss-dsi-panel-status-read-length = <0x00000001>;
                qcom,mdss-dsi-panel-max-error-count = <0x00000003>;
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
                qcom,panel-supply-entries = <0x000001c0>;
                qcom,partial-update-enabled = "single_roi";
                qcom,panel-roi-alignment = <0x000002d0 0x00000100 0x000002d0 0x00000100 0x000005a0 0x00000100>;
                config0 {
                    qcom,split-mode = "dualctl-split";
                    linux,phandle = <0x000001c1>;
                    phandle = <0x000001c1>;
                };
                config1 {
                    qcom,split-mode = "pingpong-split";
                };
            };
            qcom,mdss_dsi_nt35597_wqxga_video_truly {
                qcom,mdss-dsi-panel-name = "Dual nt35597 video mode dsi truly panel without DSC";
                qcom,mdss-dsi-panel-type = "dsi_video_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x000002d0>;
                qcom,mdss-dsi-panel-height = <0x00000a00>;
                qcom,mdss-dsi-h-front-porch = <0x00000064>;
                qcom,mdss-dsi-h-back-porch = <0x00000020>;
                qcom,mdss-dsi-h-pulse-width = <0x00000010>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000007>;
                qcom,mdss-dsi-v-front-porch = <0x00000008>;
                qcom,mdss-dsi-v-pulse-width = <0x00000001>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-underflow-color = <0x000003ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 03 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
                qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x00190506 0x0a0f0506 0x05030400>;
                qcom,mdss-dsi-t-clk-post = <0x00000007>;
                qcom,mdss-dsi-t-clk-pre = <0x00000026>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x00000014 0x00000000 0x00000014 0x00000001 0x00000032>;
                qcom,mdss-dsi-tx-eot-append;
                qcom,mdss-pan-physical-width-dimension = <0x0000004a>;
                qcom,mdss-pan-physical-height-dimension = <0x00000083>;
                qcom,config-select = <0x000001c2>;
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
                qcom,panel-supply-entries = <0x000001c0>;
                config0 {
                    qcom,split-mode = "dualctl-split";
                    linux,phandle = <0x000001c2>;
                    phandle = <0x000001c2>;
                };
            };
            qcom,mdss_dsi_nt35597_truly_wqxga_cmd {
                qcom,mdss-dsi-panel-name = "Dual nt35597 cmd mode dsi truly panel without DSC";
                qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x000002d0>;
                qcom,mdss-dsi-panel-height = <0x00000a00>;
                qcom,mdss-dsi-h-front-porch = <0x00000064>;
                qcom,mdss-dsi-h-back-porch = <0x00000020>;
                qcom,mdss-dsi-h-pulse-width = <0x00000010>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000007>;
                qcom,mdss-dsi-v-front-porch = <0x00000008>;
                qcom,mdss-dsi-v-pulse-width = <0x00000001>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-color-order = "rgb_swap_rgb";
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x00190506 0x0a0f0506 0x05030400>;
                qcom,adjust-timer-wakeup-ms = <0x00000001>;
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x0000000a 0x00000000 0x0000000a 0x00000001 0x0000000a>;
                qcom,mdss-dsi-tx-eot-append;
                qcom,mdss-dsi-t-clk-post = <0x00000007>;
                qcom,mdss-dsi-t-clk-pre = <0x00000026>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-te-pin-select = <0x00000001>;
                qcom,mdss-dsi-wr-mem-start = <0x0000002c>;
                qcom,mdss-dsi-wr-mem-continue = <0x0000003c>;
                qcom,mdss-dsi-te-dcs-command = <0x00000001>;
                qcom,mdss-dsi-te-check-enable;
                qcom,mdss-dsi-te-using-te-pin;
                qcom,ulps-enabled;
                qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
                qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-pan-physical-width-dimension = <0x0000004a>;
                qcom,mdss-pan-physical-height-dimension = <0x00000083>;
                qcom,config-select = <0x000001c3>;
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-mode-sel-gpio-state = "dual_port";
                qcom,panel-supply-entries = <0x000001c0>;
                config0 {
                    qcom,split-mode = "dualctl-split";
                    linux,phandle = <0x000001c3>;
                    phandle = <0x000001c3>;
                };
            };
            qcom,mdss_dsi_nt35597_dsc_wqxga_video {
                qcom,mdss-dsi-panel-name = "NT35597 video mode dsc dsi panel";
                qcom,mdss-dsi-panel-type = "dsi_video_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x000005a0>;
                qcom,mdss-dsi-panel-height = <0x00000a00>;
                qcom,mdss-dsi-h-front-porch = <0x00000064>;
                qcom,mdss-dsi-h-back-porch = <0x00000020>;
                qcom,mdss-dsi-h-pulse-width = <0x00000010>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000007>;
                qcom,mdss-dsi-v-front-porch = <0x00000008>;
                qcom,mdss-dsi-v-pulse-width = <0x00000001>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-panel-hdr-enabled;
                qcom,mdss-dsi-panel-hdr-color-primaries = <0x000038a4 0x00003c8c 0x00007d00 0x00004268 0x00003c8c 0x00007530 0x00001f40 0x00000bb8>;
                qcom,mdss-dsi-panel-peak-brightness = <0x00401640>;
                qcom,mdss-dsi-panel-blackness-level = <0x00000c9e>;
                qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ba 03 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 b0 03 39 01 00 00 00 00 06 3b 03 08 08 2e 64 15 01 00 00 00 00 02 ff 28 15 01 00 00 00 00 02 7a 02 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 02 bb 03 15 01 00 00 00 00 02 ff e0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 6b 3d 15 01 00 00 00 00 02 6c 3d 15 01 00 00 00 00 02 6d 3d 15 01 00 00 00 00 02 6e 3d 15 01 00 00 00 00 02 6f 3d 15 01 00 00 00 00 02 35 02 15 01 00 00 00 00 02 36 72 15 01 00 00 00 00 02 37 10 15 01 00 00 00 00 02 08 c0 15 01 00 00 00 00 02 ff 10 05 01 00 00 a0 00 01 11 05 01 00 00 00 00 01 29 07 01 00 00 0a 00 01 01];
                qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00 05 01 00 00 0a 00 02 10 00];
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x00110404 0x070c0404 0x03030400>;
                qcom,mdss-dsi-t-clk-post = <0x00000005>;
                qcom,mdss-dsi-t-clk-pre = <0x0000001b>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x0000000a 0x00000000 0x0000000a 0x00000001 0x0000000a>;
                qcom,mdss-pan-physical-width-dimension = <0x0000004a>;
                qcom,mdss-pan-physical-height-dimension = <0x00000083>;
                qcom,compression-mode = "dsc";
                qcom,config-select = <0x000001c4>;
                qcom,mdss-dsi-tx-eot-append;
                qcom,esd-check-enabled;
                qcom,mdss-dsi-panel-status-check-mode = "reg_read";
                qcom,mdss-dsi-panel-status-command = <0x06010001 0x0000010a>;
                qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-panel-status-value = <0x0000009c>;
                qcom,mdss-dsi-panel-on-check-value = <0x0000009c>;
                qcom,mdss-dsi-panel-status-read-length = <0x00000001>;
                qcom,mdss-dsi-panel-max-error-count = <0x00000003>;
                qcom,mdss-dsi-min-refresh-rate = <0x00000037>;
                qcom,mdss-dsi-max-refresh-rate = <0x0000003c>;
                qcom,mdss-dsi-pan-enable-dynamic-fps;
                qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
                qcom,panel-supply-entries = <0x000001c0>;
                config0 {
                    qcom,mdss-dsc-encoders = <0x00000001>;
                    qcom,mdss-dsc-slice-height = <0x00000010>;
                    qcom,mdss-dsc-slice-width = <0x000002d0>;
                    qcom,mdss-dsc-slice-per-pkt = <0x00000002>;
                    qcom,mdss-dsc-bit-per-component = <0x00000008>;
                    qcom,mdss-dsc-bit-per-pixel = <0x00000008>;
                    qcom,mdss-dsc-block-prediction-enable;
                    linux,phandle = <0x000001c4>;
                    phandle = <0x000001c4>;
                };
                config1 {
                    qcom,lm-split = <0x000002d0 0x000002d0>;
                    qcom,mdss-dsc-encoders = <0x00000001>;
                    qcom,mdss-dsc-slice-height = <0x00000010>;
                    qcom,mdss-dsc-slice-width = <0x000002d0>;
                    qcom,mdss-dsc-slice-per-pkt = <0x00000002>;
                    qcom,mdss-dsc-bit-per-component = <0x00000008>;
                    qcom,mdss-dsc-bit-per-pixel = <0x00000008>;
                    qcom,mdss-dsc-block-prediction-enable;
                };
                config2 {
                    qcom,lm-split = <0x000002d0 0x000002d0>;
                    qcom,mdss-dsc-encoders = <0x00000002>;
                    qcom,mdss-dsc-slice-height = <0x00000010>;
                    qcom,mdss-dsc-slice-width = <0x000002d0>;
                    qcom,mdss-dsc-slice-per-pkt = <0x00000002>;
                    qcom,mdss-dsc-bit-per-component = <0x00000008>;
                    qcom,mdss-dsc-bit-per-pixel = <0x00000008>;
                    qcom,mdss-dsc-block-prediction-enable;
                };
            };
            qcom,mdss_dsi_nt35597_dsc_wqxga_cmd {
                qcom,mdss-dsi-panel-name = "NT35597 cmd mode dsc dsi panel";
                qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x000005a0>;
                qcom,mdss-dsi-panel-height = <0x00000a00>;
                qcom,mdss-dsi-h-front-porch = <0x00000064>;
                qcom,mdss-dsi-h-back-porch = <0x00000020>;
                qcom,mdss-dsi-h-pulse-width = <0x00000010>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000007>;
                qcom,mdss-dsi-v-front-porch = <0x00000008>;
                qcom,mdss-dsi-v-pulse-width = <0x00000001>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x00110404 0x070c0404 0x03030400>;
                qcom,mdss-dsi-t-clk-post = <0x00000005>;
                qcom,mdss-dsi-t-clk-pre = <0x0000001b>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x0000000a 0x00000000 0x0000000a 0x00000001 0x0000000a>;
                qcom,mdss-pan-physical-width-dimension = <0x0000004a>;
                qcom,mdss-pan-physical-height-dimension = <0x00000083>;
                qcom,mdss-dsi-te-pin-select = <0x00000001>;
                qcom,mdss-dsi-wr-mem-start = <0x0000002c>;
                qcom,mdss-dsi-wr-mem-continue = <0x0000003c>;
                qcom,mdss-dsi-te-dcs-command = <0x00000001>;
                qcom,mdss-dsi-te-check-enable;
                qcom,mdss-dsi-te-using-te-pin;
                qcom,ulps-enabled;
                qcom,mdss-dsi-panel-hdr-enabled;
                qcom,mdss-dsi-panel-hdr-color-primaries = <0x000038a4 0x00003c8c 0x00007d00 0x00004268 0x00003c8c 0x00007530 0x00001f40 0x00000bb8>;
                qcom,mdss-dsi-panel-peak-brightness = <0x00401640>;
                qcom,mdss-dsi-panel-blackness-level = <0x00000c9e>;
                qcom,adjust-timer-wakeup-ms = <0x00000001>;
                qcom,mdss-dsi-on-command = <0x15010000 0x000002ff 0x10150100 0x00000002 0xfb011501 0x00000000 0x02ba0315 0x01000000 0x0002e501 0x15010000 0x000002b0 0x03150100 0x00000002 0xff281501 0x00000000 0x027a0215 0x01000000 0x0002fb01 0x15010000 0x000002ff 0x10150100 0x00000002 0xfb011501 0x00000000 0x02c00315 0x01000000 0x0002bb10 0x15010000 0x000002ff 0xe0150100 0x00000002 0xfb011501 0x00000000 0x026b3d15 0x01000000 0x00026c3d 0x15010000 0x0000026d 0x3d150100 0x00000002 0x6e3d1501 0x00000000 0x026f3d15 0x01000000 0x00023502 0x15010000 0x00000236 0x72150100 0x00000002 0x37101501 0x00000000 0x0208c015 0x01000000 0x0002ff24 0x15010000 0x000002fb 0x01150100 0x00000002 0xc6061501 0x00000000 0x02ff1005 0x010000a0 0x00011105 0x01000000 0x00012907 0x0100000a 0x00020100>;
                qcom,mdss-dsi-post-panel-on-command = <0x05010000 0xa0000129>;
                qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00 05 01 00 00 0a 00 02 10 00];
                qcom,compression-mode = "dsc";
                qcom,config-select = <0x000001c5>;
                qcom,mdss-dsi-tx-eot-append;
                qcom,esd-check-enabled;
                qcom,mdss-dsi-panel-status-check-mode = "reg_read";
                qcom,mdss-dsi-panel-status-command = <0x06010001 0x0000010a>;
                qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-panel-status-value = <0x0000009c>;
                qcom,mdss-dsi-panel-on-check-value = <0x0000009c>;
                qcom,mdss-dsi-panel-status-read-length = <0x00000001>;
                qcom,mdss-dsi-panel-max-error-count = <0x00000003>;
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,mdss-dsi-mode-sel-gpio-state = "single_port";
                qcom,panel-supply-entries = <0x000001c0>;
                config0 {
                    qcom,mdss-dsc-encoders = <0x00000001>;
                    qcom,mdss-dsc-slice-height = <0x00000010>;
                    qcom,mdss-dsc-slice-width = <0x000002d0>;
                    qcom,mdss-dsc-slice-per-pkt = <0x00000002>;
                    qcom,mdss-dsc-bit-per-component = <0x00000008>;
                    qcom,mdss-dsc-bit-per-pixel = <0x00000008>;
                    qcom,mdss-dsc-block-prediction-enable;
                };
                config1 {
                    qcom,lm-split = <0x000002d0 0x000002d0>;
                    qcom,mdss-dsc-encoders = <0x00000001>;
                    qcom,mdss-dsc-slice-height = <0x00000010>;
                    qcom,mdss-dsc-slice-width = <0x000002d0>;
                    qcom,mdss-dsc-slice-per-pkt = <0x00000002>;
                    qcom,mdss-dsc-bit-per-component = <0x00000008>;
                    qcom,mdss-dsc-bit-per-pixel = <0x00000008>;
                    qcom,mdss-dsc-block-prediction-enable;
                };
                config2 {
                    qcom,lm-split = <0x000002d0 0x000002d0>;
                    qcom,mdss-dsc-encoders = <0x00000002>;
                    qcom,mdss-dsc-slice-height = <0x00000010>;
                    qcom,mdss-dsc-slice-width = <0x000002d0>;
                    qcom,mdss-dsc-slice-per-pkt = <0x00000002>;
                    qcom,mdss-dsc-bit-per-component = <0x00000008>;
                    qcom,mdss-dsc-bit-per-pixel = <0x00000008>;
                    qcom,mdss-dsc-block-prediction-enable;
                    linux,phandle = <0x000001c5>;
                    phandle = <0x000001c5>;
                };
            };
            qcom,mdss_dsi_sharp_4k_dsc_video {
                qcom,mdss-dsi-panel-name = "Sharp 4k video mode dsc dsi panel";
                qcom,mdss-dsi-panel-type = "dsi_video_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x00000438>;
                qcom,mdss-dsi-panel-height = <0x00000f00>;
                qcom,mdss-dsi-h-front-porch = <0x0000001e>;
                qcom,mdss-dsi-h-back-porch = <0x00000064>;
                qcom,mdss-dsi-h-pulse-width = <0x00000004>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000007>;
                qcom,mdss-dsi-v-front-porch = <0x00000008>;
                qcom,mdss-dsi-v-pulse-width = <0x00000001>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "burst_mode";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x00350a0c 0x151b090d 0x0a030400>;
                qcom,mdss-dsi-t-clk-post = <0x0000000d>;
                qcom,mdss-dsi-t-clk-pre = <0x00000026>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x00000014 0x00000000 0x00000014 0x00000001 0x00000014>;
                qcom,mdss-dsi-tx-eot-append;
                qcom,mdss-pan-physical-width-dimension = <0x00000044>;
                qcom,mdss-pan-physical-height-dimension = <0x00000079>;
                qcom,adjust-timer-wakeup-ms = <0x00000001>;
                qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 10 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
                qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
                qcom,compression-mode = "dsc";
                qcom,config-select = <0x000001c6>;
                qcom,mdss-dsi-min-refresh-rate = <0x00000037>;
                qcom,mdss-dsi-max-refresh-rate = <0x0000003c>;
                qcom,mdss-dsi-pan-enable-dynamic-fps;
                qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,panel-supply-entries = <0x000001c0>;
                config0 {
                    qcom,mdss-dsc-encoders = <0x00000001>;
                    qcom,mdss-dsc-slice-height = <0x00000020>;
                    qcom,mdss-dsc-slice-width = <0x00000438>;
                    qcom,mdss-dsc-slice-per-pkt = <0x00000001>;
                    qcom,mdss-dsc-bit-per-component = <0x00000008>;
                    qcom,mdss-dsc-bit-per-pixel = <0x00000008>;
                    qcom,mdss-dsc-block-prediction-enable;
                    linux,phandle = <0x000001c6>;
                    phandle = <0x000001c6>;
                };
            };
            qcom,mdss_dsi_sharp_4k_dsc_cmd {
                qcom,mdss-dsi-panel-name = "Sharp 4k cmd mode dsc dsi panel";
                qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x00000438>;
                qcom,mdss-dsi-panel-height = <0x00000f00>;
                qcom,mdss-dsi-h-front-porch = <0x0000001e>;
                qcom,mdss-dsi-h-back-porch = <0x00000064>;
                qcom,mdss-dsi-h-pulse-width = <0x00000004>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000007>;
                qcom,mdss-dsi-v-front-porch = <0x00000008>;
                qcom,mdss-dsi-v-pulse-width = <0x00000001>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "burst_mode";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x00350a0c 0x151b090d 0x0a030400>;
                qcom,mdss-dsi-t-clk-post = <0x0000000d>;
                qcom,mdss-dsi-t-clk-pre = <0x00000026>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x00000014 0x00000000 0x00000014 0x00000001 0x00000014>;
                qcom,mdss-dsi-te-pin-select = <0x00000001>;
                qcom,mdss-dsi-wr-mem-start = <0x0000002c>;
                qcom,mdss-dsi-wr-mem-continue = <0x0000003c>;
                qcom,mdss-dsi-te-dcs-command = <0x00000001>;
                qcom,mdss-dsi-te-check-enable;
                qcom,mdss-dsi-te-using-te-pin;
                qcom,ulps-enabled;
                qcom,dcs-cmd-by-left;
                qcom,mdss-dsi-tx-eot-append;
                qcom,mdss-pan-physical-width-dimension = <0x00000044>;
                qcom,mdss-pan-physical-height-dimension = <0x00000079>;
                qcom,adjust-timer-wakeup-ms = <0x00000001>;
                qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
                qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
                qcom,compression-mode = "dsc";
                qcom,config-select = <0x000001c7>;
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,panel-supply-entries = <0x000001c0>;
                config0 {
                    qcom,mdss-dsc-encoders = <0x00000001>;
                    qcom,mdss-dsc-slice-height = <0x00000020>;
                    qcom,mdss-dsc-slice-width = <0x00000438>;
                    qcom,mdss-dsc-slice-per-pkt = <0x00000001>;
                    qcom,mdss-dsc-bit-per-component = <0x00000008>;
                    qcom,mdss-dsc-bit-per-pixel = <0x00000008>;
                    qcom,mdss-dsc-block-prediction-enable;
                    linux,phandle = <0x000001c7>;
                    phandle = <0x000001c7>;
                };
            };
            qcom,dsi_jdi_qhd_video {
                qcom,mdss-dsi-panel-name = "Dual JDI video mode dsi panel";
                qcom,mdss-dsi-panel-type = "dsi_video_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x00000500>;
                qcom,mdss-dsi-panel-height = <0x000005a0>;
                qcom,mdss-dsi-h-front-porch = <0x00000078>;
                qcom,mdss-dsi-h-back-porch = <0x0000002c>;
                qcom,mdss-dsi-h-pulse-width = <0x00000010>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000004>;
                qcom,mdss-dsi-v-front-porch = <0x00000008>;
                qcom,mdss-dsi-v-pulse-width = <0x00000004>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,cmd-sync-wait-broadcast;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x00170505 0x090f0506 0x04030400>;
                qcom,mdss-dsi-t-clk-post = <0x00000006>;
                qcom,mdss-dsi-t-clk-pre = <0x00000023>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-on-command = [05 01 00 00 0a 00 01 00 15 01 00 00 0a 00 02 3a 77 39 01 00 00 0a 00 05 2a 00 00 04 ff 39 01 00 00 0a 00 05 2b 00 00 05 9f 15 01 00 00 0a 00 02 35 00 39 01 00 00 0a 00 03 44 00 00 15 01 00 00 0a 00 02 51 ff 15 01 00 00 0a 00 02 53 24 15 01 00 00 0a 00 02 55 00 05 01 00 00 78 00 01 11 23 01 00 00 0a 00 02 b0 00 29 01 00 00 0a 00 02 b3 14 29 01 00 00 0a 00 14 ce 7d 40 48 56 67 78 88 98 a7 b5 c3 d1 de e9 f2 fa ff 04 00 23 01 00 00 0a 00 02 b0 03 05 01 00 00 10 00 01 29];
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-post-mode-switch-on-command = <0x29010000 0x000002b0 0x03050100 0x000a0001 0x00150100 0x000a0002 0x3a773901 0x00000a00 0x052a0000 0x04ff3901 0x00000a00 0x052b0000 0x059f1501 0x00000a00 0x02350039 0x0100000a 0x00034400 0x00150100 0x000a0002 0x51ff1501 0x00000a00 0x02532415 0x0100000a 0x00025500 0x05010000 0x78000111 0x05010000 0x10000129>;
                qcom,mdss-dsi-post-mode-switch-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x0000000a 0x00000000 0x0000000a 0x00000001 0x0000000a>;
                qcom,dynamic-mode-switch-enabled;
                qcom,dynamic-mode-switch-type = "dynamic-switch-immediate";
                qcom,video-to-cmd-mode-switch-commands = [23 00 00 00 00 00 02 b0 00 29 00 00 00 00 00 02 b3 0c 23 01 00 00 00 00 02 b0 03];
                qcom,cmd-to-video-mode-switch-commands = [23 00 00 00 00 00 02 b0 00 29 00 00 00 00 00 02 b3 1c 23 01 00 00 00 00 02 b0 03];
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,5v-boost-gpio = <0x0000007e 0x00000033 0x00000000>;
                qcom,panel-supply-entries = <0x000001c0>;
            };
            qcom,mdss_dsi_jdi_qhd_dualmipi_cmd {
                qcom,mdss-dsi-panel-name = "Dual cmd mode dsi panel";
                qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x00000500>;
                qcom,mdss-dsi-panel-height = <0x000005a0>;
                qcom,mdss-dsi-h-front-porch = <0x00000078>;
                qcom,mdss-dsi-h-back-porch = <0x0000002c>;
                qcom,mdss-dsi-h-pulse-width = <0x00000010>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000004>;
                qcom,mdss-dsi-v-front-porch = <0x00000008>;
                qcom,mdss-dsi-v-pulse-width = <0x00000004>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-color-order = "rgb_swap_rgb";
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,cmd-sync-wait-broadcast;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-hor-line-idle = <0x00000000 0x00000028 0x00000100 0x00000028 0x00000078 0x00000080 0x00000078 0x000000f0 0x00000040>;
                qcom,mdss-dsi-panel-timings = <0x00170505 0x090f0506 0x04030400>;
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x0000000a 0x00000000 0x0000000a 0x00000001 0x0000000a>;
                qcom,mdss-dsi-t-clk-post = <0x00000006>;
                qcom,mdss-dsi-t-clk-pre = <0x00000023>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-te-pin-select = <0x00000001>;
                qcom,mdss-dsi-wr-mem-start = <0x0000002c>;
                qcom,mdss-dsi-wr-mem-continue = <0x0000003c>;
                qcom,mdss-dsi-te-dcs-command = <0x00000001>;
                qcom,mdss-dsi-te-check-enable;
                qcom,mdss-dsi-te-using-te-pin;
                qcom,ulps-enabled;
                qcom,mdss-dsi-on-command = <0x29010000 0x000002b0 0x03050100 0x000a0001 0x00150100 0x000a0002 0x3a773901 0x00000a00 0x052a0000 0x04ff3901 0x00000a00 0x052b0000 0x059f1501 0x00000a00 0x02350039 0x0100000a 0x00034400 0x00150100 0x000a0002 0x51ff1501 0x00000a00 0x02532415 0x0100000a 0x00025500 0x05010000 0x78000111 0x05010000 0x10000129>;
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-post-mode-switch-on-command = [05 01 00 00 0a 00 01 00 15 01 00 00 0a 00 02 3a 77 39 01 00 00 0a 00 05 2a 00 00 04 ff 39 01 00 00 0a 00 05 2b 00 00 05 9f 15 01 00 00 0a 00 02 35 00 39 01 00 00 0a 00 03 44 00 00 15 01 00 00 0a 00 02 51 ff 15 01 00 00 0a 00 02 53 24 15 01 00 00 0a 00 02 55 00 05 01 00 00 78 00 01 11 23 01 00 00 0a 00 02 b0 00 29 01 00 00 0a 00 02 b3 14 29 01 00 00 0a 00 14 ce 7d 40 48 56 67 78 88 98 a7 b5 c3 d1 de e9 f2 fa ff 04 00 23 01 00 00 0a 00 02 b0 03 05 01 00 00 10 00 01 29];
                qcom,mdss-dsi-post-mode-switch-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,dynamic-mode-switch-enabled;
                qcom,dynamic-mode-switch-type = "dynamic-switch-immediate";
                qcom,mode-switch-commands-state = "dsi_hs_mode";
                qcom,video-to-cmd-mode-switch-commands = [23 00 00 00 00 00 02 b0 00 29 00 00 00 00 00 02 b3 0c 23 01 00 00 00 00 02 b0 03];
                qcom,cmd-to-video-mode-switch-commands = [23 00 00 00 00 00 02 b0 00 29 00 00 00 00 00 02 b3 1c 23 01 00 00 00 00 02 b0 03];
                qcom,esd-check-enabled;
                qcom,mdss-dsi-panel-status-check-mode = "te_signal_check";
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,5v-boost-gpio = <0x0000007e 0x00000033 0x00000000>;
                qcom,panel-supply-entries = <0x000001c0>;
            };
            qcom,mdss_dsi_sharp_1080p_cmd {
                qcom,mdss-dsi-panel-name = "sharp 1080p cmd mode dsi panel";
                qcom,mdss-dsi-panel-controller = <0x000001c8>;
                qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
                qcom,mdss-dsi-panel-destination = "display_1";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-panel-clockrate = <0x32a9f880>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x00000438>;
                qcom,mdss-dsi-panel-height = <0x00000780>;
                qcom,mdss-dsi-h-front-porch = <0x00000000>;
                qcom,mdss-dsi-h-back-porch = <0x00000000>;
                qcom,mdss-dsi-h-pulse-width = <0x00000000>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000000>;
                qcom,mdss-dsi-v-front-porch = <0x00000000>;
                qcom,mdss-dsi-v-pulse-width = <0x00000000>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x0000000a 0x00000000 0x0000000a 0x00000001 0x0000000a>;
                qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 b0 03 05 01 00 00 78 00 01 11 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 24 15 01 00 00 00 00 02 ff 23 15 01 00 00 00 00 02 08 05 15 01 00 00 00 00 02 46 90 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 ff f0 15 01 00 00 00 00 02 92 01 15 01 00 00 00 00 02 ff 10 05 01 00 00 28 00 01 29];
                qcom,mdss-dsi-off-command = <0x05010000 0x10000128 0x05010000 0x40000110>;
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "burst_mode";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x00160505 0x090e0506 0x04030400>;
                qcom,mdss-dsi-t-clk-post = <0x00000006>;
                qcom,mdss-dsi-t-clk-pre = <0x00000022>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-te-pin-select = <0x00000001>;
                qcom,mdss-dsi-wr-mem-start = <0x0000002c>;
                qcom,mdss-dsi-wr-mem-continue = <0x0000003c>;
                qcom,mdss-dsi-te-dcs-command = <0x00000001>;
                qcom,mdss-dsi-te-check-enable;
                qcom,mdss-dsi-te-using-te-pin;
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,panel-supply-entries = <0x000001c0>;
            };
            qcom,mdss_dsi_jdi_1080p_video {
                qcom,mdss-dsi-panel-name = "jdi 1080p video mode dsi panel";
                qcom,mdss-dsi-panel-type = "dsi_video_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x00000438>;
                qcom,mdss-dsi-panel-height = <0x00000780>;
                qcom,mdss-dsi-h-front-porch = <0x00000060>;
                qcom,mdss-dsi-h-back-porch = <0x00000040>;
                qcom,mdss-dsi-h-pulse-width = <0x00000010>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000010>;
                qcom,mdss-dsi-v-front-porch = <0x00000004>;
                qcom,mdss-dsi-v-pulse-width = <0x00000001>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-color-order = "rgb_swap_rgb";
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 55 00 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 35 00 05 01 00 00 78 00 02 29 00 05 01 00 00 78 00 02 11 00];
                qcom,mdss-dsi-off-command = [05 01 00 00 02 00 02 28 00 05 01 00 00 79 00 02 10 00];
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "burst_mode";
                qcom,mdss-dsi-lane-map = "lane_map_0123";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x001a0606 0x0a110507 0x05030400>;
                qcom,mdss-dsi-t-clk-post = <0x00000007>;
                qcom,mdss-dsi-t-clk-pre = <0x00000028>;
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x0000000a 0x00000000 0x0000000a 0x00000001 0x0000000a>;
                qcom,mdss-pan-physical-width-dimension = <0x0000003d>;
                qcom,mdss-pan-physical-heigth-dimenstion = <0x0000006e>;
                qcom,mdss-dsi-tx-eot-append;
                qcom,ulps-enabled;
                qcom,panel-supply-entries = <0x000001c9>;
                qcom,5v-boost-gpio = <0x0000007e 0x00000033 0x00000000>;
            };
            qcom,mdss_dual_sharp_1080p_120hz_cmd {
                qcom,mdss-dsi-panel-name = "sharp 1080p 120hz dual dsi cmd mode panel";
                qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
                qcom,mdss-dsi-panel-framerate = <0x00000078>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x0000021c>;
                qcom,mdss-dsi-panel-height = <0x00000780>;
                qcom,mdss-dsi-h-front-porch = <0x0000001c>;
                qcom,mdss-dsi-h-back-porch = <0x00000004>;
                qcom,mdss-dsi-h-pulse-width = <0x00000004>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x0000000c>;
                qcom,mdss-dsi-v-front-porch = <0x0000000c>;
                qcom,mdss-dsi-v-pulse-width = <0x00000002>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x00000014 0x00000000 0x00000001 0x00000001 0x0000000a>;
                qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ba 07 15 01 00 00 00 00 02 c0 00 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 d9 00 15 01 00 00 00 00 02 ef 70 15 01 00 00 00 00 02 f7 80 39 01 00 00 00 00 06 3b 03 0e 0c 08 1c 15 01 00 00 00 00 02 e9 0e 15 01 00 00 00 00 02 ea 0c 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 c0 00 15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 59 6a 15 01 00 00 00 00 02 0b 1b 15 01 00 00 00 00 02 61 f7 15 01 00 00 00 00 02 62 6c 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 04 c8 15 01 00 00 00 00 02 05 1a 15 01 00 00 00 00 02 0d 93 15 01 00 00 00 00 02 0e 93 15 01 00 00 00 00 02 0f 7e 15 01 00 00 00 00 02 06 69 15 01 00 00 00 00 02 07 bc 15 01 00 00 00 00 02 10 03 15 01 00 00 00 00 02 11 64 15 01 00 00 00 00 02 12 5a 15 01 00 00 00 00 02 13 40 15 01 00 00 00 00 02 14 40 15 01 00 00 00 00 02 15 00 15 01 00 00 00 00 02 33 13 15 01 00 00 00 00 02 5a 40 15 01 00 00 00 00 02 5b 40 15 01 00 00 00 00 02 5e 80 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 80 15 01 00 00 00 00 02 14 80 15 01 00 00 00 00 02 01 80 15 01 00 00 00 00 02 15 80 15 01 00 00 00 00 02 02 80 15 01 00 00 00 00 02 16 80 15 01 00 00 00 00 02 03 0a 15 01 00 00 00 00 02 17 0c 15 01 00 00 00 00 02 04 06 15 01 00 00 00 00 02 18 08 15 01 00 00 00 00 02 05 80 15 01 00 00 00 00 02 19 80 15 01 00 00 00 00 02 06 80 15 01 00 00 00 00 02 1a 80 15 01 00 00 00 00 02 07 80 15 01 00 00 00 00 02 1b 80 15 01 00 00 00 00 02 08 80 15 01 00 00 00 00 02 1c 80 15 01 00 00 00 00 02 09 80 15 01 00 00 00 00 02 1d 80 15 01 00 00 00 00 02 0a 80 15 01 00 00 00 00 02 1e 80 15 01 00 00 00 00 02 0b 1a 15 01 00 00 00 00 02 1f 1b 15 01 00 00 00 00 02 0c 16 15 01 00 00 00 00 02 20 17 15 01 00 00 00 00 02 0d 1c 15 01 00 00 00 00 02 21 1d 15 01 00 00 00 00 02 0e 18 15 01 00 00 00 00 02 22 19 15 01 00 00 00 00 02 0f 0e 15 01 00 00 00 00 02 23 10 15 01 00 00 00 00 02 10 80 15 01 00 00 00 00 02 24 80 15 01 00 00 00 00 02 11 80 15 01 00 00 00 00 02 25 80 15 01 00 00 00 00 02 12 80 15 01 00 00 00 00 02 26 80 15 01 00 00 00 00 02 13 80 15 01 00 00 00 00 02 27 80 15 01 00 00 00 00 02 74 ff 15 01 00 00 00 00 02 75 ff 15 01 00 00 00 00 02 8d 00 15 01 00 00 00 00 02 8e 00 15 01 00 00 00 00 02 8f 9c 15 01 00 00 00 00 02 90 0c 15 01 00 00 00 00 02 91 0e 15 01 00 00 00 00 02 d6 00 15 01 00 00 00 00 02 d7 20 15 01 00 00 00 00 02 d8 00 15 01 00 00 00 00 02 d9 88 15 01 00 00 00 00 02 e5 05 15 01 00 00 00 00 02 e6 10 15 01 00 00 00 00 02 54 06 15 01 00 00 00 00 02 55 05 15 01 00 00 00 00 02 56 04 15 01 00 00 00 00 02 58 03 15 01 00 00 00 00 02 59 33 15 01 00 00 00 00 02 5a 33 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5d 01 15 01 00 00 00 00 02 5e 0a 15 01 00 00 00 00 02 5f 0a 15 01 00 00 00 00 02 60 0a 15 01 00 00 00 00 02 61 0a 15 01 00 00 00 00 02 62 10 15 01 00 00 00 00 02 63 01 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 65 00 15 01 00 00 00 00 02 ef 00 15 01 00 00 00 00 02 f0 00 15 01 00 00 00 00 02 6d 20 15 01 00 00 00 00 02 66 44 15 01 00 00 00 00 02 68 01 15 01 00 00 00 00 02 69 00 15 01 00 00 00 00 02 67 11 15 01 00 00 00 00 02 6a 06 15 01 00 00 00 00 02 6b 31 15 01 00 00 00 00 02 6c 90 15 01 00 00 00 00 02 ab c3 15 01 00 00 00 00 02 b1 49 15 01 00 00 00 00 02 aa 80 15 01 00 00 00 00 02 b0 90 15 01 00 00 00 00 02 b2 a4 15 01 00 00 00 00 02 b3 00 15 01 00 00 00 00 02 b4 23 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 00 15 01 00 00 00 00 02 b7 00 15 01 00 00 00 00 02 b8 00 15 01 00 00 00 00 02 b9 00 15 01 00 00 00 00 02 ba 00 15 01 00 00 00 00 02 bb 00 15 01 00 00 00 00 02 bc 00 15 01 00 00 00 00 02 bd 00 15 01 00 00 00 00 02 be 00 15 01 00 00 00 00 02 bf 00 15 01 00 00 00 00 02 c0 00 15 01 00 00 00 00 02 c7 40 15 01 00 00 00 00 02 c9 00 15 01 00 00 00 00 02 c1 2a 15 01 00 00 00 00 02 c2 2a 15 01 00 00 00 00 02 c3 00 15 01 00 00 00 00 02 c4 00 15 01 00 00 00 00 02 c5 00 15 01 00 00 00 00 02 c6 00 15 01 00 00 00 00 02 c8 ab 15 01 00 00 00 00 02 ca 00 15 01 00 00 00 00 02 cb 00 15 01 00 00 00 00 02 cc 20 15 01 00 00 00 00 02 cd 40 15 01 00 00 00 00 02 ce a8 15 01 00 00 00 00 02 cf a8 15 01 00 00 00 00 02 d0 00 15 01 00 00 00 00 02 d1 00 15 01 00 00 00 00 02 d2 00 15 01 00 00 00 00 02 d3 00 15 01 00 00 00 00 02 af 01 15 01 00 00 00 00 02 a4 1e 15 01 00 00 00 00 02 95 41 15 01 00 00 00 00 02 96 03 15 01 00 00 00 00 02 98 00 15 01 00 00 00 00 02 9a 9a 15 01 00 00 00 00 02 9b 03 15 01 00 00 00 00 02 9d 80 15 01 00 00 00 00 02 ff 26 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 fa d0 15 01 00 00 00 00 02 6b 80 15 01 00 00 00 00 02 6c 5c 15 01 00 00 00 00 02 6d 0c 15 01 00 00 00 00 02 6e 0e 15 01 00 00 00 00 02 58 01 15 01 00 00 00 00 02 59 15 15 01 00 00 00 00 02 5a 01 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 01 15 01 00 00 00 00 02 5d 2b 15 01 00 00 00 00 02 74 00 15 01 00 00 00 00 02 75 ba 15 01 00 00 00 00 02 81 0a 15 01 00 00 00 00 02 4e 81 15 01 00 00 00 00 02 4f 83 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 53 4d 15 01 00 00 00 00 02 54 03 15 01 00 00 00 00 02 ff e0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 b2 81 15 01 00 00 00 00 02 62 28 15 01 00 00 00 00 02 a2 09 15 01 00 00 00 00 02 b3 01 15 01 00 00 00 00 02 ed 00 15 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 01 11 15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 75 00 15 01 00 00 00 00 02 76 71 15 01 00 00 00 00 02 77 00 15 01 00 00 00 00 02 78 84 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 7a a5 15 01 00 00 00 00 02 7b 00 15 01 00 00 00 00 02 7c bb 15 01 00 00 00 00 02 7d 00 15 01 00 00 00 00 02 7e ce 15 01 00 00 00 00 02 7f 00 15 01 00 00 00 00 02 80 e0 15 01 00 00 00 00 02 81 00 15 01 00 00 00 00 02 82 ef 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 84 ff 15 01 00 00 00 00 02 85 01 15 01 00 00 00 00 02 86 0b 15 01 00 00 00 00 02 87 01 15 01 00 00 00 00 02 88 38 15 01 00 00 00 00 02 89 01 15 01 00 00 00 00 02 8a 5b 15 01 00 00 00 00 02 8b 01 15 01 00 00 00 00 02 8c 95 15 01 00 00 00 00 02 8d 01 15 01 00 00 00 00 02 8e c4 15 01 00 00 00 00 02 8f 02 15 01 00 00 00 00 02 90 0d 15 01 00 00 00 00 02 91 02 15 01 00 00 00 00 02 92 4a 15 01 00 00 00 00 02 93 02 15 01 00 00 00 00 02 94 4c 15 01 00 00 00 00 02 95 02 15 01 00 00 00 00 02 96 85 15 01 00 00 00 00 02 97 02 15 01 00 00 00 00 02 98 c3 15 01 00 00 00 00 02 99 02 15 01 00 00 00 00 02 9a e9 15 01 00 00 00 00 02 9b 03 15 01 00 00 00 00 02 9c 16 15 01 00 00 00 00 02 9d 03 15 01 00 00 00 00 02 9e 34 15 01 00 00 00 00 02 9f 03 15 01 00 00 00 00 02 a0 56 15 01 00 00 00 00 02 a2 03 15 01 00 00 00 00 02 a3 62 15 01 00 00 00 00 02 a4 03 15 01 00 00 00 00 02 a5 6c 15 01 00 00 00 00 02 a6 03 15 01 00 00 00 00 02 a7 74 15 01 00 00 00 00 02 a9 03 15 01 00 00 00 00 02 aa 80 15 01 00 00 00 00 02 ab 03 15 01 00 00 00 00 02 ac 89 15 01 00 00 00 00 02 ad 03 15 01 00 00 00 00 02 ae 8b 15 01 00 00 00 00 02 af 03 15 01 00 00 00 00 02 b0 8d 15 01 00 00 00 00 02 b1 03 15 01 00 00 00 00 02 b2 8e 15 01 00 00 00 00 02 b3 00 15 01 00 00 00 00 02 b4 71 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 84 15 01 00 00 00 00 02 b7 00 15 01 00 00 00 00 02 b8 a5 15 01 00 00 00 00 02 b9 00 15 01 00 00 00 00 02 ba bb 15 01 00 00 00 00 02 bb 00 15 01 00 00 00 00 02 bc ce 15 01 00 00 00 00 02 bd 00 15 01 00 00 00 00 02 be e0 15 01 00 00 00 00 02 bf 00 15 01 00 00 00 00 02 c0 ef 15 01 00 00 00 00 02 c1 00 15 01 00 00 00 00 02 c2 ff 15 01 00 00 00 00 02 c3 01 15 01 00 00 00 00 02 c4 0b 15 01 00 00 00 00 02 c5 01 15 01 00 00 00 00 02 c6 38 15 01 00 00 00 00 02 c7 01 15 01 00 00 00 00 02 c8 5b 15 01 00 00 00 00 02 c9 01 15 01 00 00 00 00 02 ca 95 15 01 00 00 00 00 02 cb 01 15 01 00 00 00 00 02 cc c4 15 01 00 00 00 00 02 cd 02 15 01 00 00 00 00 02 ce 0d 15 01 00 00 00 00 02 cf 02 15 01 00 00 00 00 02 d0 4a 15 01 00 00 00 00 02 d1 02 15 01 00 00 00 00 02 d2 4c 15 01 00 00 00 00 02 d3 02 15 01 00 00 00 00 02 d4 85 15 01 00 00 00 00 02 d5 02 15 01 00 00 00 00 02 d6 c3 15 01 00 00 00 00 02 d7 02 15 01 00 00 00 00 02 d8 e9 15 01 00 00 00 00 02 d9 03 15 01 00 00 00 00 02 da 16 15 01 00 00 00 00 02 db 03 15 01 00 00 00 00 02 dc 34 15 01 00 00 00 00 02 dd 03 15 01 00 00 00 00 02 de 56 15 01 00 00 00 00 02 df 03 15 01 00 00 00 00 02 e0 62 15 01 00 00 00 00 02 e1 03 15 01 00 00 00 00 02 e2 6c 15 01 00 00 00 00 02 e3 03 15 01 00 00 00 00 02 e4 74 15 01 00 00 00 00 02 e5 03 15 01 00 00 00 00 02 e6 80 15 01 00 00 00 00 02 e7 03 15 01 00 00 00 00 02 e8 89 15 01 00 00 00 00 02 e9 03 15 01 00 00 00 00 02 ea 8b 15 01 00 00 00 00 02 eb 03 15 01 00 00 00 00 02 ec 8d 15 01 00 00 00 00 02 ed 03 15 01 00 00 00 00 02 ee 8e 15 01 00 00 00 00 02 ef 00 15 01 00 00 00 00 02 f0 71 15 01 00 00 00 00 02 f1 00 15 01 00 00 00 00 02 f2 84 15 01 00 00 00 00 02 f3 00 15 01 00 00 00 00 02 f4 a5 15 01 00 00 00 00 02 f5 00 15 01 00 00 00 00 02 f6 bb 15 01 00 00 00 00 02 f7 00 15 01 00 00 00 00 02 f8 ce 15 01 00 00 00 00 02 f9 00 15 01 00 00 00 00 02 fa e0 15 01 00 00 00 00 02 ff 21 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 00 15 01 00 00 00 00 02 01 ef 15 01 00 00 00 00 02 02 00 15 01 00 00 00 00 02 03 ff 15 01 00 00 00 00 02 04 01 15 01 00 00 00 00 02 05 0b 15 01 00 00 00 00 02 06 01 15 01 00 00 00 00 02 07 38 15 01 00 00 00 00 02 08 01 15 01 00 00 00 00 02 09 5b 15 01 00 00 00 00 02 0a 01 15 01 00 00 00 00 02 0b 95 15 01 00 00 00 00 02 0c 01 15 01 00 00 00 00 02 0d c4 15 01 00 00 00 00 02 0e 02 15 01 00 00 00 00 02 0f 0d 15 01 00 00 00 00 02 10 02 15 01 00 00 00 00 02 11 4a 15 01 00 00 00 00 02 12 02 15 01 00 00 00 00 02 13 4c 15 01 00 00 00 00 02 14 02 15 01 00 00 00 00 02 15 85 15 01 00 00 00 00 02 16 02 15 01 00 00 00 00 02 17 c3 15 01 00 00 00 00 02 18 02 15 01 00 00 00 00 02 19 e9 15 01 00 00 00 00 02 1a 03 15 01 00 00 00 00 02 1b 16 15 01 00 00 00 00 02 1c 03 15 01 00 00 00 00 02 1d 34 15 01 00 00 00 00 02 1e 03 15 01 00 00 00 00 02 1f 56 15 01 00 00 00 00 02 20 03 15 01 00 00 00 00 02 21 62 15 01 00 00 00 00 02 22 03 15 01 00 00 00 00 02 23 6c 15 01 00 00 00 00 02 24 03 15 01 00 00 00 00 02 25 74 15 01 00 00 00 00 02 26 03 15 01 00 00 00 00 02 27 80 15 01 00 00 00 00 02 28 03 15 01 00 00 00 00 02 29 89 15 01 00 00 00 00 02 2a 03 15 01 00 00 00 00 02 2b 8b 15 01 00 00 00 00 02 2d 03 15 01 00 00 00 00 02 2f 8d 15 01 00 00 00 00 02 30 03 15 01 00 00 00 00 02 31 8e 15 01 00 00 00 00 02 32 00 15 01 00 00 00 00 02 33 71 15 01 00 00 00 00 02 34 00 15 01 00 00 00 00 02 35 84 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 37 a5 15 01 00 00 00 00 02 38 00 15 01 00 00 00 00 02 39 bb 15 01 00 00 00 00 02 3a 00 15 01 00 00 00 00 02 3b ce 15 01 00 00 00 00 02 3d 00 15 01 00 00 00 00 02 3f e0 15 01 00 00 00 00 02 40 00 15 01 00 00 00 00 02 41 ef 15 01 00 00 00 00 02 42 00 15 01 00 00 00 00 02 43 ff 15 01 00 00 00 00 02 44 01 15 01 00 00 00 00 02 45 0b 15 01 00 00 00 00 02 46 01 15 01 00 00 00 00 02 47 38 15 01 00 00 00 00 02 48 01 15 01 00 00 00 00 02 49 5b 15 01 00 00 00 00 02 4a 01 15 01 00 00 00 00 02 4b 95 15 01 00 00 00 00 02 4c 01 15 01 00 00 00 00 02 4d c4 15 01 00 00 00 00 02 4e 02 15 01 00 00 00 00 02 4f 0d 15 01 00 00 00 00 02 50 02 15 01 00 00 00 00 02 51 4a 15 01 00 00 00 00 02 52 02 15 01 00 00 00 00 02 53 4c 15 01 00 00 00 00 02 54 02 15 01 00 00 00 00 02 55 85 15 01 00 00 00 00 02 56 02 15 01 00 00 00 00 02 58 c3 15 01 00 00 00 00 02 59 02 15 01 00 00 00 00 02 5a e9 15 01 00 00 00 00 02 5b 03 15 01 00 00 00 00 02 5c 16 15 01 00 00 00 00 02 5d 03 15 01 00 00 00 00 02 5e 34 15 01 00 00 00 00 02 5f 03 15 01 00 00 00 00 02 60 56 15 01 00 00 00 00 02 61 03 15 01 00 00 00 00 02 62 62 15 01 00 00 00 00 02 63 03 15 01 00 00 00 00 02 64 6c 15 01 00 00 00 00 02 65 03 15 01 00 00 00 00 02 66 74 15 01 00 00 00 00 02 67 03 15 01 00 00 00 00 02 68 80 15 01 00 00 00 00 02 69 03 15 01 00 00 00 00 02 6a 89 15 01 00 00 00 00 02 6b 03 15 01 00 00 00 00 02 6c 8b 15 01 00 00 00 00 02 6d 03 15 01 00 00 00 00 02 6e 8d 15 01 00 00 00 00 02 6f 03 15 01 00 00 00 00 02 70 8e 15 01 00 00 00 00 02 71 00 15 01 00 00 00 00 02 72 71 15 01 00 00 00 00 02 73 00 15 01 00 00 00 00 02 74 84 15 01 00 00 00 00 02 75 00 15 01 00 00 00 00 02 76 a5 15 01 00 00 00 00 02 77 00 15 01 00 00 00 00 02 78 bb 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 7a ce 15 01 00 00 00 00 02 7b 00 15 01 00 00 00 00 02 7c e0 15 01 00 00 00 00 02 7d 00 15 01 00 00 00 00 02 7e ef 15 01 00 00 00 00 02 7f 00 15 01 00 00 00 00 02 80 ff 15 01 00 00 00 00 02 81 01 15 01 00 00 00 00 02 82 0b 15 01 00 00 00 00 02 83 01 15 01 00 00 00 00 02 84 38 15 01 00 00 00 00 02 85 01 15 01 00 00 00 00 02 86 5b 15 01 00 00 00 00 02 87 01 15 01 00 00 00 00 02 88 95 15 01 00 00 00 00 02 89 01 15 01 00 00 00 00 02 8a c4 15 01 00 00 00 00 02 8b 02 15 01 00 00 00 00 02 8c 0d 15 01 00 00 00 00 02 8d 02 15 01 00 00 00 00 02 8e 4a 15 01 00 00 00 00 02 8f 02 15 01 00 00 00 00 02 90 4c 15 01 00 00 00 00 02 91 02 15 01 00 00 00 00 02 92 85 15 01 00 00 00 00 02 93 02 15 01 00 00 00 00 02 94 c3 15 01 00 00 00 00 02 95 02 15 01 00 00 00 00 02 96 e9 15 01 00 00 00 00 02 97 03 15 01 00 00 00 00 02 98 16 15 01 00 00 00 00 02 99 03 15 01 00 00 00 00 02 9a 34 15 01 00 00 00 00 02 9b 03 15 01 00 00 00 00 02 9c 56 15 01 00 00 00 00 02 9d 03 15 01 00 00 00 00 02 9e 62 15 01 00 00 00 00 02 9f 03 15 01 00 00 00 00 02 a0 6c 15 01 00 00 00 00 02 a2 03 15 01 00 00 00 00 02 a3 74 15 01 00 00 00 00 02 a4 03 15 01 00 00 00 00 02 a5 80 15 01 00 00 00 00 02 a6 03 15 01 00 00 00 00 02 a7 89 15 01 00 00 00 00 02 a9 03 15 01 00 00 00 00 02 aa 8b 15 01 00 00 00 00 02 ab 03 15 01 00 00 00 00 02 ac 8d 15 01 00 00 00 00 02 ad 03 15 01 00 00 00 00 02 ae 8e 15 01 00 00 00 00 02 af 00 15 01 00 00 00 00 02 b0 71 15 01 00 00 00 00 02 b1 00 15 01 00 00 00 00 02 b2 84 15 01 00 00 00 00 02 b3 00 15 01 00 00 00 00 02 b4 a5 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 bb 15 01 00 00 00 00 02 b7 00 15 01 00 00 00 00 02 b8 ce 15 01 00 00 00 00 02 b9 00 15 01 00 00 00 00 02 ba e0 15 01 00 00 00 00 02 bb 00 15 01 00 00 00 00 02 bc ef 15 01 00 00 00 00 02 bd 00 15 01 00 00 00 00 02 be ff 15 01 00 00 00 00 02 bf 01 15 01 00 00 00 00 02 c0 0b 15 01 00 00 00 00 02 c1 01 15 01 00 00 00 00 02 c2 38 15 01 00 00 00 00 02 c3 01 15 01 00 00 00 00 02 c4 5b 15 01 00 00 00 00 02 c5 01 15 01 00 00 00 00 02 c6 95 15 01 00 00 00 00 02 c7 01 15 01 00 00 00 00 02 c8 c4 15 01 00 00 00 00 02 c9 02 15 01 00 00 00 00 02 ca 0d 15 01 00 00 00 00 02 cb 02 15 01 00 00 00 00 02 cc 4a 15 01 00 00 00 00 02 cd 02 15 01 00 00 00 00 02 ce 4c 15 01 00 00 00 00 02 cf 02 15 01 00 00 00 00 02 d0 85 15 01 00 00 00 00 02 d1 02 15 01 00 00 00 00 02 d2 c3 15 01 00 00 00 00 02 d3 02 15 01 00 00 00 00 02 d4 e9 15 01 00 00 00 00 02 d5 03 15 01 00 00 00 00 02 d6 16 15 01 00 00 00 00 02 d7 03 15 01 00 00 00 00 02 d8 34 15 01 00 00 00 00 02 d9 03 15 01 00 00 00 00 02 da 56 15 01 00 00 00 00 02 db 03 15 01 00 00 00 00 02 dc 62 15 01 00 00 00 00 02 dd 03 15 01 00 00 00 00 02 de 6c 15 01 00 00 00 00 02 df 03 15 01 00 00 00 00 02 e0 74 15 01 00 00 00 00 02 e1 03 15 01 00 00 00 00 02 e2 80 15 01 00 00 00 00 02 e3 03 15 01 00 00 00 00 02 e4 89 15 01 00 00 00 00 02 e5 03 15 01 00 00 00 00 02 e6 8b 15 01 00 00 00 00 02 e7 03 15 01 00 00 00 00 02 e8 8d 15 01 00 00 00 00 02 e9 03 15 01 00 00 00 00 02 ea 8e 15 01 00 00 00 00 02 ff 10 05 01 00 00 00 00 01 29];
                qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10 05 01 00 00 10 00 01 28 15 01 00 00 00 00 02 b0 00 05 01 00 00 40 00 01 10 15 01 00 00 00 00 02 4f 01];
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "burst_mode";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,cmd-sync-wait-broadcast;
                qcom,cmd-sync-wait-trigger;
                qcom,mdss-tear-check-frame-rate = <0x00002ee0>;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x00190506 0x0a0f0506 0x05030400>;
                qcom,mdss-dsi-t-clk-post = <0x00000007>;
                qcom,mdss-dsi-t-clk-pre = <0x00000026>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-te-pin-select = <0x00000001>;
                qcom,mdss-dsi-wr-mem-start = <0x0000002c>;
                qcom,mdss-dsi-wr-mem-continue = <0x0000003c>;
                qcom,mdss-dsi-te-dcs-command = <0x00000001>;
                qcom,mdss-dsi-te-check-enable;
                qcom,mdss-dsi-te-using-te-pin;
                qcom,config-select = <0x000001ca>;
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,panel-supply-entries = <0x000001c0>;
                config0 {
                    qcom,split-mode = "dualctl-split";
                    linux,phandle = <0x000001ca>;
                    phandle = <0x000001ca>;
                };
            };
            qcom,mdss_dsi_jdi_a407_wqhd_cmd {
                qcom,mdss-dsi-panel-name = "JDI a407 wqhd cmd mode dsi panel";
                qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-panel-clockrate = <0x31fc0540>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x000002d0>;
                qcom,mdss-dsi-panel-height = <0x00000a00>;
                qcom,mdss-dsi-h-front-porch = <0x00000010>;
                qcom,mdss-dsi-h-back-porch = <0x00000028>;
                qcom,mdss-dsi-h-pulse-width = <0x00000004>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000014>;
                qcom,mdss-dsi-v-front-porch = <0x00000007>;
                qcom,mdss-dsi-v-pulse-width = <0x00000001>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-color-order = "rgb_swap_rgb";
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-on-command = [29 01 00 00 01 00 02 00 00 29 01 00 00 01 00 04 ff 25 03 01 29 01 00 00 01 00 02 00 80 29 01 00 00 01 00 03 ff 25 03 29 01 00 00 01 00 02 00 80 29 01 00 00 01 00 10 a7 27 00 ff 01 15 11 02 98 0f 07 70 69 14 00 00 29 01 00 00 01 00 02 00 c0 29 01 00 00 01 00 10 a7 13 00 ff 01 ff 10 02 08 0f 07 74 69 14 00 00 15 01 00 00 00 00 02 35 00 05 01 00 00 78 00 02 11 00 05 01 00 00 32 00 02 29 00];
                qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-traffic-mode = "burst_mode";
                qcom,mdss-dsi-lane-map = "lane_map_0123";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,mdss-dsi-te-using-te-pin;
                qcom,mdss-dsi-te-pin-select = <0x00000001>;
                qcom,mdss-dsi-te-v-sync-rd-ptr-irq-line = <0x0000002c>;
                qcom,mdss-dsi-te-dcs-command = <0x00000001>;
                qcom,mdss-dsi-lp11-init;
                qcom,adjust-timer-wakeup-ms = <0x00000001>;
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x00000014 0x00000000 0x0000000a 0x00000001 0x00000014>;
                qcom,dcs-cmd-by-left;
                qcom,config-select = <0x000001cb>;
                qcom,mdss-dsi-panel-timings = <0x00160505 0x090e0505 0x04030400>;
                qcom,mdss-dsi-t-clk-post = <0x00000006>;
                qcom,mdss-dsi-t-clk-pre = <0x00000022>;
                config0 {
                    qcom,split-mode = "dualctl-split";
                    linux,phandle = <0x000001cb>;
                    phandle = <0x000001cb>;
                };
                config1 {
                    qcom,split-mode = "pingpong-split";
                };
            };
            qcom,mdss_dsi_sim_video {
                qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
                qcom,mdss-dsi-panel-type = "dsi_video_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x00000280>;
                qcom,mdss-dsi-panel-height = <0x000001e0>;
                qcom,mdss-dsi-h-front-porch = <0x00000008>;
                qcom,mdss-dsi-h-back-porch = <0x00000008>;
                qcom,mdss-dsi-h-pulse-width = <0x00000008>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000006>;
                qcom,mdss-dsi-v-front-porch = <0x00000006>;
                qcom,mdss-dsi-v-pulse-width = <0x00000002>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
                qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x00000000 0x00000000 0x00000000>;
                qcom,mdss-dsi-t-clk-post = <0x00000004>;
                qcom,mdss-dsi-t-clk-pre = <0x0000001b>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x00000000 0x00000000 0x00000000 0x00000001 0x00000000>;
                qcom,panel-ack-disabled;
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,panel-supply-entries = <0x000001c0>;
            };
            qcom,mdss_dsi_sim_cmd {
                qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi DSC panel";
                qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x000005a0>;
                qcom,mdss-dsi-panel-height = <0x00000a00>;
                qcom,mdss-dsi-h-front-porch = <0x00000098>;
                qcom,mdss-dsi-h-back-porch = <0x0000009c>;
                qcom,mdss-dsi-h-pulse-width = <0x00000034>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x000000a0>;
                qcom,mdss-dsi-v-front-porch = <0x00000096>;
                qcom,mdss-dsi-v-pulse-width = <0x00000064>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-color-order = "rgb_swap_rgb";
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-hor-line-idle = <0x00000000 0x00000028 0x00000100 0x00000028 0x00000078 0x00000080 0x00000078 0x000000f0 0x00000040>;
                qcom,mdss-dsi-panel-timings = <0xcd322200 0x60642634 0x29030400>;
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x0000000a 0x00000000 0x0000000a 0x00000001 0x0000000a>;
                qcom,mdss-dsi-t-clk-post = <0x00000003>;
                qcom,mdss-dsi-t-clk-pre = <0x00000027>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-te-pin-select = <0x00000001>;
                qcom,mdss-dsi-wr-mem-start = <0x0000002c>;
                qcom,mdss-dsi-wr-mem-continue = <0x0000003c>;
                qcom,mdss-dsi-te-dcs-command = <0x00000001>;
                qcom,mdss-dsi-te-check-enable;
                qcom,mdss-dsi-te-using-te-pin;
                qcom,mdss-dsi-on-command = <0x29010000 0x000002b0 0x03050100 0x000a0001 0x00150100 0x000a0002 0x3a773901 0x00000a00 0x052a0000 0x04ff3901 0x00000a00 0x052b0000 0x059f1501 0x00000a00 0x02350039 0x0100000a 0x00034400 0x00150100 0x000a0002 0x51ff1501 0x00000a00 0x02532415 0x0100000a 0x00025500 0x05010000 0x78000111 0x05010000 0x10000129>;
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,panel-ack-disabled;
                qcom,ulps-enabled;
                qcom,partial-update-enabled = "single_roi";
                qcom,panel-roi-alignment = <0x000002d0 0x00000020 0x000002d0 0x00000020 0x000002d0 0x00000020>;
                qcom,compression-mode = "dsc";
                qcom,config-select = <0x000001cc>;
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,panel-supply-entries = <0x000001c0>;
                config0 {
                    qcom,lm-split = <0x000002d0 0x000002d0>;
                    qcom,mdss-dsc-encoders = <0x00000002>;
                    qcom,mdss-dsc-slice-height = <0x00000020>;
                    qcom,mdss-dsc-slice-width = <0x000002d0>;
                    qcom,mdss-dsc-slice-per-pkt = <0x00000001>;
                    qcom,mdss-dsc-bit-per-component = <0x00000008>;
                    qcom,mdss-dsc-bit-per-pixel = <0x00000008>;
                    qcom,mdss-dsc-block-prediction-enable;
                    linux,phandle = <0x000001cc>;
                    phandle = <0x000001cc>;
                };
            };
            qcom,mdss_dsi_dual_sim_video {
                qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";
                qcom,mdss-dsi-panel-type = "dsi_video_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x00000500>;
                qcom,mdss-dsi-panel-height = <0x000005a0>;
                qcom,mdss-dsi-h-front-porch = <0x00000078>;
                qcom,mdss-dsi-h-back-porch = <0x0000002c>;
                qcom,mdss-dsi-h-pulse-width = <0x00000010>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000004>;
                qcom,mdss-dsi-v-front-porch = <0x00000008>;
                qcom,mdss-dsi-v-pulse-width = <0x00000004>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-panel-broadcast-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0xcd322200 0x60642634 0x29030400>;
                qcom,mdss-dsi-t-clk-post = <0x00000003>;
                qcom,mdss-dsi-t-clk-pre = <0x00000027>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x00000014 0x00000000 0x000000c8 0x00000001 0x00000014>;
                qcom,panel-ack-disabled;
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,panel-supply-entries = <0x000001c0>;
            };
            qcom,mdss_dsi_dual_sim_cmd {
                qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel";
                qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x00000500>;
                qcom,mdss-dsi-panel-height = <0x000005a0>;
                qcom,mdss-dsi-h-front-porch = <0x00000078>;
                qcom,mdss-dsi-h-back-porch = <0x0000002c>;
                qcom,mdss-dsi-h-pulse-width = <0x00000010>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000004>;
                qcom,mdss-dsi-v-front-porch = <0x00000008>;
                qcom,mdss-dsi-v-pulse-width = <0x00000004>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-color-order = "rgb_swap_rgb";
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,cmd-sync-wait-broadcast;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-hor-line-idle = <0x00000000 0x00000028 0x00000100 0x00000028 0x00000078 0x00000080 0x00000078 0x000000f0 0x00000040>;
                qcom,mdss-dsi-panel-timings = <0xcd322200 0x60642634 0x29030400>;
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x0000000a 0x00000000 0x0000000a 0x00000001 0x0000000a>;
                qcom,mdss-dsi-t-clk-post = <0x00000003>;
                qcom,mdss-dsi-t-clk-pre = <0x00000027>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-te-pin-select = <0x00000001>;
                qcom,mdss-dsi-wr-mem-start = <0x0000002c>;
                qcom,mdss-dsi-wr-mem-continue = <0x0000003c>;
                qcom,mdss-dsi-te-dcs-command = <0x00000001>;
                qcom,mdss-dsi-te-check-enable;
                qcom,mdss-dsi-te-using-te-pin;
                qcom,mdss-dsi-on-command = <0x29010000 0x000002b0 0x03050100 0x000a0001 0x00150100 0x000a0002 0x3a773901 0x00000a00 0x052a0000 0x04ff3901 0x00000a00 0x052b0000 0x059f1501 0x00000a00 0x02350039 0x0100000a 0x00034400 0x00150100 0x000a0002 0x51ff1501 0x00000a00 0x02532415 0x0100000a 0x00025500 0x05010000 0x78000111 0x05010000 0x10000129>;
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,panel-ack-disabled;
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,panel-supply-entries = <0x000001c0>;
            };
            qcom,mdss_dsi_s6e3ha3_amoled_wqhd_cmd {
                qcom,mdss-dsi-panel-name = "Dual s6e3ha3 amoled cmd mode dsi panel";
                qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x000002d0>;
                qcom,mdss-dsi-panel-height = <0x00000a00>;
                qcom,mdss-dsi-h-front-porch = <0x00000064>;
                qcom,mdss-dsi-h-back-porch = <0x00000064>;
                qcom,mdss-dsi-h-pulse-width = <0x00000028>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x0000001f>;
                qcom,mdss-dsi-v-front-porch = <0x0000001e>;
                qcom,mdss-dsi-v-pulse-width = <0x00000008>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-color-order = "rgb_swap_rgb";
                qcom,mdss-dsi-on-command = <0x05010000 0x05000211 0x00390100 0x00000005 0x2a000005 0x9f390100 0x00000005 0x2b000009 0xff390100 0x00000003 0xf05a5a39 0x01000000 0x0002b010 0x39010000 0x000002b5 0xa0390100 0x00000002 0xc4033901 0x00000000 0x0af64257 0x3700aacc 0xd0000039 0x01000000 0x0002f903 0x39010000 0x000014c2 0x0000d8d8 0x00802b05 0x080e070b 0x050d0a15 0x13201e39 0x01000078 0x0003f0a5 0xa5390100 0x00000002 0x35003901 0x00000000 0x02532005 0x01000005 0x00022900>;
                qcom,mdss-dsi-off-command = [05 01 00 00 3c 00 02 28 00 05 01 00 00 b4 00 02 10 00];
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-lp-mode-on = [39 00 00 00 05 00 03 f0 5a 5a 39 00 00 00 05 00 03 f1 5a 5a 39 00 00 00 05 00 03 fc 5a 5a 39 00 00 00 05 00 02 b0 17 39 00 00 00 05 00 02 cb 10 39 00 00 00 05 00 02 b0 2d 39 00 00 00 05 00 02 cb cd 39 00 00 00 05 00 02 b0 0e 39 00 00 00 05 00 02 cb 02 39 00 00 00 05 00 02 b0 0f 39 00 00 00 05 00 02 cb 09 39 00 00 00 05 00 02 b0 02 39 00 00 00 05 00 02 f2 c9 39 00 00 00 05 00 02 b0 03 39 00 00 00 05 00 02 f2 c0 39 00 00 00 05 00 02 b0 03 39 00 00 00 05 00 02 f4 aa 39 00 00 00 05 00 02 b0 08 39 00 00 00 05 00 02 b1 30 39 00 00 00 05 00 02 b0 09 39 00 00 00 05 00 02 b1 0a 39 00 00 00 05 00 02 b0 0d 39 00 00 00 05 00 02 b1 10 39 00 00 00 05 00 02 b0 00 39 00 00 00 05 00 02 f7 03 39 00 00 00 05 00 02 fe 30 39 01 00 00 05 00 02 fe b0];
                qcom,mdss-dsi-lp-mode-off = [39 00 00 00 05 00 03 f0 5a 5a 39 00 00 00 05 00 03 f1 5a 5a 39 00 00 00 05 00 03 fc 5a 5a 39 00 00 00 05 00 02 b0 2d 39 00 00 00 05 00 02 cb 4d 39 00 00 00 05 00 02 b0 17 39 00 00 00 05 00 02 cb 04 39 00 00 00 05 00 02 b0 0e 39 00 00 00 05 00 02 cb 06 39 00 00 00 05 00 02 b0 0f 39 00 00 00 05 00 02 cb 05 39 00 00 00 05 00 02 b0 02 39 00 00 00 05 00 02 f2 b8 39 00 00 00 05 00 02 b0 03 39 00 00 00 05 00 02 f2 80 39 00 00 00 05 00 02 b0 03 39 00 00 00 05 00 02 f4 8a 39 00 00 00 05 00 02 b0 08 39 00 00 00 05 00 02 b1 10 39 00 00 00 05 00 02 b0 09 39 00 00 00 05 00 02 b1 0a 39 00 00 00 05 00 02 b0 0d 39 00 00 00 05 00 02 b1 80 39 00 00 00 05 00 02 b0 00 39 00 00 00 05 00 02 f7 03 39 00 00 00 05 00 02 fe 30 39 01 00 00 05 00 02 fe b0];
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
                qcom,mdss-dsi-lane-map = "lane_map_0123";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-tx-eot-append;
                qcom,dcs-cmd-by-left;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-wr-mem-start = <0x0000002c>;
                qcom,mdss-dsi-wr-mem-continue = <0x0000003c>;
                qcom,mdss-dsi-te-pin-select = <0x00000001>;
                qcom,mdss-dsi-te-dcs-command = <0x00000001>;
                qcom,mdss-dsi-te-check-enable;
                qcom,mdss-dsi-te-using-te-pin;
                qcom,mdss-dsi-panel-timings = <0x001c0606 0x0b100607 0x05030400>;
                qcom,mdss-dsi-t-clk-post = <0x00000007>;
                qcom,mdss-dsi-t-clk-pre = <0x0000002a>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-lp11-init;
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
                qcom,mdss-dsi-bl-dcs-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x000000ff>;
                qcom,mdss-pan-physical-width-dimension = <0x00000044>;
                qcom,mdss-pan-physical-height-dimension = <0x0000007a>;
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x0000000a 0x00000000 0x0000000a 0x00000001 0x0000000a>;
            };
            qcom,mdss_dsi_nt36850_truly_wqhd_cmd {
                qcom,mdss-dsi-panel-name = "Dual nt36850 cmd mode dsi truly panel without DSC";
                qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x000002d0>;
                qcom,mdss-dsi-panel-height = <0x00000a00>;
                qcom,mdss-dsi-h-front-porch = <0x00000078>;
                qcom,mdss-dsi-h-back-porch = <0x0000008c>;
                qcom,mdss-dsi-h-pulse-width = <0x00000014>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000014>;
                qcom,mdss-dsi-v-front-porch = <0x00000008>;
                qcom,mdss-dsi-v-pulse-width = <0x00000004>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-color-order = "rgb_swap_rgb";
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 19 15 01 00 00 00 00 02 01 03 15 01 00 00 00 00 02 02 04 15 01 00 00 00 00 02 03 1b 15 01 00 00 00 00 02 04 1d 15 01 00 00 00 00 02 05 01 15 01 00 00 00 00 02 06 0c 15 01 00 00 00 00 02 07 0f 15 01 00 00 00 00 02 08 1f 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 16 15 01 00 00 00 00 02 0d 14 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 00 15 01 00 00 00 00 02 10 19 15 01 00 00 00 00 02 11 03 15 01 00 00 00 00 02 12 04 15 01 00 00 00 00 02 13 1b 15 01 00 00 00 00 02 14 1d 15 01 00 00 00 00 02 15 01 15 01 00 00 00 00 02 16 0c 15 01 00 00 00 00 02 17 0f 15 01 00 00 00 00 02 18 1f 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 16 15 01 00 00 00 00 02 1d 14 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 10 15 01 00 00 00 00 02 23 28 15 01 00 00 00 00 02 24 28 15 01 00 00 00 00 02 25 5d 15 01 00 00 00 00 02 26 28 15 01 00 00 00 00 02 27 28 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 15 15 01 00 00 00 00 02 2b 00 15 01 00 00 00 00 02 2d 00 15 01 00 00 00 00 02 2f 02 15 01 00 00 00 00 02 30 02 15 01 00 00 00 00 02 31 00 15 01 00 00 00 00 02 32 23 15 01 00 00 00 00 02 33 01 15 01 00 00 00 00 02 34 03 15 01 00 00 00 00 02 35 49 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 37 1d 15 01 00 00 00 00 02 38 08 15 01 00 00 00 00 02 39 03 15 01 00 00 00 00 02 3a 49 15 01 00 00 00 00 02 42 01 15 01 00 00 00 00 02 43 8c 15 01 00 00 00 00 02 44 a3 15 01 00 00 00 00 02 48 8c 15 01 00 00 00 00 02 49 a3 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5f 4d 15 01 00 00 00 00 02 63 00 15 01 00 00 00 00 02 67 04 15 01 00 00 00 00 02 6e 10 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 73 00 15 01 00 00 00 00 02 74 04 15 01 00 00 00 00 02 75 1b 15 01 00 00 00 00 02 76 05 15 01 00 00 00 00 02 77 01 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 7a 00 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c da 15 01 00 00 00 00 02 7d 10 15 01 00 00 00 00 02 7e 04 15 01 00 00 00 00 02 7f 1b 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 81 05 15 01 00 00 00 00 02 82 01 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 84 05 15 01 00 00 00 00 02 85 05 15 01 00 00 00 00 02 86 1b 15 01 00 00 00 00 02 87 1b 15 01 00 00 00 00 02 88 1b 15 01 00 00 00 00 02 89 1b 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 8b f0 15 01 00 00 00 00 02 8c 00 15 01 00 00 00 00 02 8f 63 15 01 00 00 00 00 02 90 51 15 01 00 00 00 00 02 91 40 15 01 00 00 00 00 02 92 51 15 01 00 00 00 00 02 93 08 15 01 00 00 00 00 02 94 08 15 01 00 00 00 00 02 95 51 15 01 00 00 00 00 02 96 51 15 01 00 00 00 00 02 97 00 15 01 00 00 00 00 02 98 00 15 01 00 00 00 00 02 99 33 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9c 01 15 01 00 00 00 00 02 9d 30 15 01 00 00 00 00 02 a5 10 15 01 00 00 00 00 02 a6 01 15 01 00 00 00 00 02 a9 21 15 01 00 00 00 00 02 b3 2a 15 01 00 00 00 00 02 b4 da 15 01 00 00 00 00 02 ba 83 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 c5 aa 15 01 00 00 00 00 02 c6 09 15 01 00 00 00 00 02 c7 00 15 01 00 00 00 00 02 c9 c0 15 01 00 00 00 00 02 ca 04 15 01 00 00 00 00 02 d5 3f 15 01 00 00 00 00 02 d6 10 15 01 00 00 00 00 02 d7 3f 15 01 00 00 00 00 02 d8 10 15 01 00 00 00 00 02 d9 ee 15 01 00 00 00 00 02 da 49 15 01 00 00 00 00 02 db 94 15 01 00 00 00 00 02 e9 33 15 01 00 00 00 00 02 eb 28 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ee 00 15 01 00 00 00 00 02 ef 06 15 01 00 00 00 00 02 f0 01 15 01 00 00 00 00 02 f1 01 15 01 00 00 00 00 02 f2 0d 15 01 00 00 00 00 02 f3 48 15 01 00 00 00 00 02 f6 00 15 01 00 00 00 00 02 f7 00 15 01 00 00 00 00 02 f8 00 15 01 00 00 00 00 02 f9 00 15 01 00 00 00 00 02 ff 26 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 ab 15 01 00 00 00 00 02 01 00 15 01 00 00 00 00 02 02 80 15 01 00 00 00 00 02 03 08 15 01 00 00 00 00 02 04 01 15 01 00 00 00 00 02 05 32 15 01 00 00 00 00 02 06 4c 15 01 00 00 00 00 02 07 26 15 01 00 00 00 00 02 08 09 15 01 00 00 00 00 02 09 02 15 01 00 00 00 00 02 0a 32 15 01 00 00 00 00 02 0b 55 15 01 00 00 00 00 02 0c 14 15 01 00 00 00 00 02 0d 28 15 01 00 00 00 00 02 0e 40 15 01 00 00 00 00 02 0f 80 15 01 00 00 00 00 02 10 00 15 01 00 00 00 00 02 11 22 15 01 00 00 00 00 02 12 0a 15 01 00 00 00 00 02 13 20 15 01 00 00 00 00 02 14 06 15 01 00 00 00 00 02 15 00 15 01 00 00 00 00 02 16 40 15 01 00 00 00 00 02 19 43 15 01 00 00 00 00 02 1a 03 15 01 00 00 00 00 02 1b 25 15 01 00 00 00 00 02 1c 11 15 01 00 00 00 00 02 1d 00 15 01 00 00 00 00 02 1e 80 15 01 00 00 00 00 02 1f 00 15 01 00 00 00 00 02 20 03 15 01 00 00 00 00 02 21 03 15 01 00 00 00 00 02 22 25 15 01 00 00 00 00 02 23 25 15 01 00 00 00 00 02 24 00 15 01 00 00 00 00 02 25 a7 15 01 00 00 00 00 02 26 80 15 01 00 00 00 00 02 27 a5 15 01 00 00 00 00 02 28 06 15 01 00 00 00 00 02 29 85 15 01 00 00 00 00 02 2a 30 15 01 00 00 00 00 02 2b 97 15 01 00 00 00 00 02 2f 25 15 01 00 00 00 00 02 30 26 15 01 00 00 00 00 02 31 41 15 01 00 00 00 00 02 32 04 15 01 00 00 00 00 02 33 04 15 01 00 00 00 00 02 34 2b 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 37 c8 15 01 00 00 00 00 02 38 26 15 01 00 00 00 00 02 39 25 15 01 00 00 00 00 02 3a 26 15 01 00 00 00 00 02 3f eb 15 01 00 00 00 00 02 41 21 15 01 00 00 00 00 02 42 03 15 01 00 00 00 00 02 43 00 15 01 00 00 00 00 02 44 11 15 01 00 00 00 00 02 45 00 15 01 00 00 00 00 02 46 00 15 01 00 00 00 00 02 47 00 15 01 00 00 00 00 02 48 03 15 01 00 00 00 00 02 49 03 15 01 00 00 00 00 02 4a 00 15 01 00 00 00 00 02 4b 00 15 01 00 00 00 00 02 4c 01 15 01 00 00 00 00 02 4d 4e 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 4c 15 01 00 00 00 00 02 50 0d 15 01 00 00 00 00 02 51 0e 15 01 00 00 00 00 02 52 20 15 01 00 00 00 00 02 53 97 15 01 00 00 00 00 02 54 4b 15 01 00 00 00 00 02 55 4c 15 01 00 00 00 00 02 56 20 15 01 00 00 00 00 02 58 04 15 01 00 00 00 00 02 59 04 15 01 00 00 00 00 02 5a 09 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5d c8 15 01 00 00 00 00 02 5e 4c 15 01 00 00 00 00 02 5f 4b 15 01 00 00 00 00 02 60 00 15 01 00 00 00 00 02 80 2b 15 01 00 00 00 00 02 81 43 15 01 00 00 00 00 02 82 03 15 01 00 00 00 00 02 83 25 15 01 00 00 00 00 02 84 11 15 01 00 00 00 00 02 85 00 15 01 00 00 00 00 02 86 80 15 01 00 00 00 00 02 87 00 15 01 00 00 00 00 02 88 00 15 01 00 00 00 00 02 89 03 15 01 00 00 00 00 02 8a 22 15 01 00 00 00 00 02 8b 25 15 01 00 00 00 00 02 8c 00 15 01 00 00 00 00 02 8d a4 15 01 00 00 00 00 02 8e 00 15 01 00 00 00 00 02 8f a2 15 01 00 00 00 00 02 90 06 15 01 00 00 00 00 02 91 63 15 01 00 00 00 00 02 92 30 15 01 00 00 00 00 02 93 97 15 01 00 00 00 00 02 94 25 15 01 00 00 00 00 02 95 26 15 01 00 00 00 00 02 96 41 15 01 00 00 00 00 02 97 04 15 01 00 00 00 00 02 98 04 15 01 00 00 00 00 02 99 f0 15 01 00 00 00 00 02 9a 00 15 01 00 00 00 00 02 9b 00 15 01 00 00 00 00 02 9c c8 15 01 00 00 00 00 02 9d 50 15 01 00 00 00 00 02 9e 26 15 01 00 00 00 00 02 9f 25 15 01 00 00 00 00 02 a0 26 15 01 00 00 00 00 02 a2 00 15 01 00 00 00 00 02 a3 33 15 01 00 00 00 00 02 a5 40 15 01 00 00 00 00 02 a6 40 15 01 00 00 00 00 02 ac 91 15 01 00 00 00 00 02 ad 66 15 01 00 00 00 00 02 ae 66 15 01 00 00 00 00 02 b1 40 15 01 00 00 00 00 02 b2 40 15 01 00 00 00 00 02 b4 40 15 01 00 00 00 00 02 b5 40 15 01 00 00 00 00 02 b7 40 15 01 00 00 00 00 02 b8 40 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bb 00 15 01 00 00 00 00 02 c2 01 15 01 00 00 00 00 02 c3 01 15 01 00 00 00 00 02 c4 01 15 01 00 00 00 00 02 c5 01 15 01 00 00 00 00 02 c6 01 15 01 00 00 00 00 02 c8 00 15 01 00 00 00 00 02 c9 00 15 01 00 00 00 00 02 ca 00 15 01 00 00 00 00 02 cd 00 15 01 00 00 00 00 02 ce 00 15 01 00 00 00 00 02 d6 04 15 01 00 00 00 00 02 d7 00 15 01 00 00 00 00 02 d8 0d 15 01 00 00 00 00 02 d9 00 15 01 00 00 00 00 02 da 00 15 01 00 00 00 00 02 db 00 15 01 00 00 00 00 02 dc 00 15 01 00 00 00 00 02 dd 00 15 01 00 00 00 00 02 de 00 15 01 00 00 00 00 02 df 01 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 e1 00 15 01 00 00 00 00 02 e2 19 15 01 00 00 00 00 02 e3 04 15 01 00 00 00 00 02 e4 00 15 01 00 00 00 00 02 e5 04 15 01 00 00 00 00 02 e6 00 15 01 00 00 00 00 02 e7 12 15 01 00 00 00 00 02 e8 00 15 01 00 00 00 00 02 e9 50 15 01 00 00 00 00 02 ea 10 15 01 00 00 00 00 02 eb 02 15 01 00 00 00 00 02 ff 27 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ff 28 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 60 0a 15 01 00 00 00 00 02 63 32 15 01 00 00 00 00 02 64 01 15 01 00 00 00 00 02 68 da 15 01 00 00 00 00 02 69 00 15 01 00 00 00 00 02 ff 29 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 60 0a 15 01 00 00 00 00 02 63 32 15 01 00 00 00 00 02 64 01 15 01 00 00 00 00 02 68 da 15 01 00 00 00 00 02 69 00 15 01 00 00 00 00 02 ff e0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 35 40 15 01 00 00 00 00 02 36 40 15 01 00 00 00 00 02 37 00 15 01 00 00 00 00 02 89 c6 15 01 00 00 00 00 02 ff f0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ea 40 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 44 03 e8 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 01 05 01 00 00 0a 00 02 20 00 15 01 00 00 00 00 02 bb 10 05 01 00 00 78 00 02 11 00 05 01 00 00 14 00 02 29 00];
                qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
                qcom,mdss-dsi-lane-map = "lane_map_0123";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-tx-eot-append;
                qcom,cmd-sync-wait-broadcast;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-wr-mem-start = <0x0000002c>;
                qcom,mdss-dsi-wr-mem-continue = <0x0000003c>;
                qcom,mdss-dsi-te-pin-select = <0x00000001>;
                qcom,mdss-dsi-te-dcs-command = <0x00000001>;
                qcom,mdss-dsi-te-check-enable;
                qcom,mdss-dsi-te-using-te-pin;
                qcom,mdss-dsi-panel-timings = <0x001c0606 0x0b110607 0x05030400>;
                qcom,mdss-dsi-t-clk-pre = <0x0000002a>;
                qcom,mdss-dsi-t-clk-post = <0x00000034>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-lp11-init;
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x0000000a 0x00000000 0x0000000a 0x00000001 0x0000000a>;
            };
            qcom,mdss_dsi_sharp_wqhd_video {
                qcom,mdss-dsi-panel-name = "Dual Sharp wqhd video mode dsi panel";
                qcom,mdss-dsi-panel-type = "dsi_video_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x000002d0>;
                qcom,mdss-dsi-panel-height = <0x00000a00>;
                qcom,mdss-dsi-h-front-porch = <0x0000001e>;
                qcom,mdss-dsi-h-back-porch = <0x00000064>;
                qcom,mdss-dsi-h-pulse-width = <0x00000004>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000008>;
                qcom,mdss-dsi-v-front-porch = <0x00000008>;
                qcom,mdss-dsi-v-pulse-width = <0x00000001>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "burst_mode";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x002e080a 0x1218080b 0x09030400>;
                qcom,mdss-dsi-t-clk-post = <0x0000000c>;
                qcom,mdss-dsi-t-clk-pre = <0x00000021>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x00000014 0x00000000 0x00000014 0x00000001 0x00000014>;
                qcom,mdss-dsi-tx-eot-append;
                qcom,mdss-pan-physical-width-dimension = <0x00000044>;
                qcom,mdss-pan-physical-height-dimension = <0x00000079>;
                qcom,adjust-timer-wakeup-ms = <0x00000001>;
                qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 10 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 15 01 00 00 00 00 02 90 01 15 01 00 00 00 00 02 03 00 15 01 00 00 00 00 02 58 01 15 01 00 00 00 00 02 c9 00 15 01 00 00 00 00 02 c0 15 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
                qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
                qcom,config-select = <0x000001cd>;
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,panel-supply-entries = <0x000001c0>;
                config0 {
                    qcom,split-mode = "dualctl-split";
                    linux,phandle = <0x000001cd>;
                    phandle = <0x000001cd>;
                };
                config1 {
                    qcom,split-mode = "pingpong-split";
                };
            };
            qcom,mdss_dsi_sharp_wqhd_cmd {
                qcom,mdss-dsi-panel-name = "Dual Sharp WQHD cmd mode dsi panel";
                qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x000002d0>;
                qcom,mdss-dsi-panel-height = <0x00000a00>;
                qcom,mdss-dsi-h-front-porch = <0x0000001e>;
                qcom,mdss-dsi-h-back-porch = <0x00000064>;
                qcom,mdss-dsi-h-pulse-width = <0x00000004>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000008>;
                qcom,mdss-dsi-v-front-porch = <0x00000008>;
                qcom,mdss-dsi-v-pulse-width = <0x00000001>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000000>;
                qcom,mdss-dsi-traffic-mode = "burst_mode";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x002e080a 0x1218080b 0x09030400>;
                qcom,mdss-dsi-t-clk-post = <0x0000000c>;
                qcom,mdss-dsi-t-clk-pre = <0x00000021>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "none";
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x00000014 0x00000000 0x00000014 0x00000001 0x00000014>;
                qcom,mdss-dsi-te-pin-select = <0x00000001>;
                qcom,mdss-dsi-wr-mem-start = <0x0000002c>;
                qcom,mdss-dsi-wr-mem-continue = <0x0000003c>;
                qcom,mdss-dsi-te-dcs-command = <0x00000001>;
                qcom,mdss-dsi-te-check-enable;
                qcom,mdss-dsi-te-using-te-pin;
                qcom,ulps-enabled;
                qcom,dcs-cmd-by-left;
                qcom,mdss-dsi-tx-eot-append;
                qcom,mdss-pan-physical-width-dimension = <0x00000044>;
                qcom,mdss-pan-physical-height-dimension = <0x00000079>;
                qcom,adjust-timer-wakeup-ms = <0x00000001>;
                qcom,mdss-dsi-on-command = [39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00 0f 03 19 01 97 39 01 00 00 00 00 03 92 10 f0 15 01 00 00 00 00 02 90 03 15 01 00 00 00 00 02 03 01 39 01 00 00 00 00 06 f0 55 aa 52 08 04 15 01 00 00 00 00 02 c0 03 39 01 00 00 00 00 06 f0 55 aa 52 08 07 15 01 00 00 00 00 02 ef 01 39 01 00 00 00 00 06 f0 55 aa 52 08 00 15 01 00 00 00 00 02 b4 01 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 06 f0 55 aa 52 08 01 39 01 00 00 00 00 05 ff aa 55 a5 80 15 01 00 00 00 00 02 6f 01 15 01 00 00 00 00 02 f3 10 39 01 00 00 00 00 05 ff aa 55 a5 00 15 01 00 00 00 00 02 90 01 15 01 00 00 00 00 02 03 00 15 01 00 00 00 00 02 58 01 15 01 00 00 00 00 02 c9 00 15 01 00 00 00 00 02 c0 15 05 01 00 00 78 00 01 11 05 01 00 00 78 00 01 29];
                qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
                qcom,config-select = <0x000001ce>;
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x00000fff>;
                qcom,panel-supply-entries = <0x000001c0>;
                config0 {
                    qcom,split-mode = "dualctl-split";
                    linux,phandle = <0x000001ce>;
                    phandle = <0x000001ce>;
                };
                config1 {
                    qcom,split-mode = "pingpong-split";
                };
            };
            pxlw,mdss_iris_settings {
                pxlw,iris-last-frame-repeat-cnt = <0x00000000>;
                pxlw,iris-disable-dbc-dlv-sensitivity = <0x00000000>;
                pxlw,iris-disable-dbc-quality = <0x00000000>;
                pxlw,iris-disable-pq-peaking = <0x00000000>;
                pxlw,iris-disable-pq-peaking-demo = <0x00000000>;
                pxlw,iris-disable-pq-gamma = <0x00000000>;
                pxlw,iris-disable-pq-contrast = <0x00000032>;
                pxlw,iris-disable-lce = <0x00000000>;
                pxlw,iris-disable-cm-c6axes = <0x00000000>;
                pxlw,iris-disable-cm-c3d = <0x00000000>;
                pxlw,iris-disable-cm-fleshtone = <0x00000000>;
                pxlw,iris-disable-color-temp-en = <0x00000000>;
                pxlw,iris-disable-reading-mode = <0x00000000>;
                pxlw,iris-disable-color-adjust = <0x00000032>;
                pxlw,iris-is-analog-bypass = <0x00000001>;
                pxlw,iris-pq-peaking-default = <0x00000000>;
                pxlw,iris-pq-sharpness-default = <0x00000000>;
                pxlw,iris-pq-memc-demo-mode-default = <0x00000000>;
                pxlw,iris-pq-peaking-demo-mode-default = <0x00000000>;
                pxlw,iris-pq-gamma-mode-default = <0x00000000>;
                pxlw,iris-pq-memclevel-default = <0x00000003>;
                pxlw,iris-pq-contrast-default = <0x00000032>;
                pxlw,iris-pq-cinema-default = <0x00000000>;
                pxlw,iris-cabcmode-default = <0x00000001>;
                pxlw,iris-color-adjust-default = <0x00000032>;
                pxlw,iris-lce-mode-default = <0x00000000>;
                pxlw,iris-lce-mode1-level-default = <0x00000001>;
                pxlw,iris-lce-mode2-level-default = <0x00000001>;
                pxlw,iris-lce-demo-mode-default = <0x00000000>;
                pxlw,iris-lux-value-default = <0x00000000>;
                pxlw,iris-cct-value-default = <0x00000000>;
                pxlw,iris-reading-mode-default = <0x00000000>;
                pxlw,iris-cm-6axes-default = <0x00000000>;
                pxlw,iris-cm-3d-default = <0x00000000>;
                pxlw,iris-cm-demo-mode-default = <0x00000000>;
                pxlw,iris-cm-fleshtone-default = <0x00000000>;
                pxlw,iris-color-temp-en-default = <0x00000000>;
                pxlw,iris-color-temp-default = <0x00000000>;
                pxlw,iris-sensor-auto-en-default = <0x00000000>;
                pxlw,iris-pq-peaking-init = <0x00000000>;
                pxlw,iris-pq-sharpness-init = <0x00000000>;
                pxlw,iris-pq-memc-demo-mode-init = <0x00000000>;
                pxlw,iris-pq-peaking-demo-mode-init = <0x00000000>;
                pxlw,iris-pq-gamma-mode-init = <0x00000000>;
                pxlw,iris-pq-memclevel-init = <0x00000003>;
                pxlw,iris-pq-contrast-init = <0x00000032>;
                pxlw,iris-pq-cinema-init = <0x00000000>;
                pxlw,iris-cabcmode-init = <0x00000000>;
                pxlw,iris-color-adjust-init = <0x00000032>;
                pxlw,iris-lce-mode-init = <0x00000000>;
                pxlw,iris-lce-mode1-level-init = <0x00000001>;
                pxlw,iris-lce-mode2-level-init = <0x00000001>;
                pxlw,iris-lce-demo-mode-init = <0x00000000>;
                pxlw,iris-lux-value-init = <0x00000000>;
                pxlw,iris-cct-value-init = <0x00000000>;
                pxlw,iris-reading-mode-init = <0x00000000>;
                pxlw,iris-cm-6axes-init = <0x00000000>;
                pxlw,iris-cm-3d-init = <0x00000000>;
                pxlw,iris-cm-demo-mode-init = <0x00000000>;
                pxlw,iris-cm-fleshtone-init = <0x00000000>;
                pxlw,iris-color-temp-en-init = <0x00000000>;
                pxlw,iris-color-temp-init = <0x00000000>;
                pxlw,iris-sensor-auto-en-init = <0x00000000>;
            };
            qcom,mdss_dsi_samsung_s6e3fa3_1080p_cmd {
                qcom,cont-splash-enabled;
                qcom,mdss-dsi-panel-name = "samsung s6e3fa3 1080p cmd mode dsi panel";
                qcom,mdss-dsi-panel-manufacture = "SAMSUNG";
                qcom,mdss-dsi-panel-version = "S6E3FA3";
                qcom,mdss-dsi-backlight-version = "SAMSUNG";
                qcom,mdss-dsi-backlight-manufacture = "SAMSUNG";
                qcom,mdss-dsi-panel-controller = <0x000001c8>;
                qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
                qcom,mdss-dsi-panel-destination = "display_1";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x00000438>;
                qcom,mdss-dsi-panel-height = <0x00000780>;
                qcom,mdss-dsi-h-front-porch = <0x00000078>;
                qcom,mdss-dsi-h-back-porch = <0x00000046>;
                qcom,mdss-dsi-h-pulse-width = <0x00000013>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000004>;
                qcom,mdss-dsi-v-front-porch = <0x00000012>;
                qcom,mdss-dsi-v-pulse-width = <0x00000002>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-color-order = "rgb_swap_rgb";
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-on-command = [05 01 00 00 14 00 02 11 00 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 03 fc 5a 5a 39 01 00 00 00 00 02 b0 01 39 01 00 00 00 00 03 cc 54 4a 39 01 00 00 00 00 02 b0 06 39 01 00 00 00 00 02 ff 02 39 01 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 03 fc a5 a5 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 fc 5a 5a 39 01 00 00 00 00 03 f4 00 01 39 01 00 00 00 00 03 fc a5 a5 15 01 00 00 00 00 02 53 20 15 01 00 00 00 00 02 55 00 39 01 00 00 00 00 02 57 40 05 01 00 00 00 00 02 29 00];
                qcom,mdss-dsi-off-command = [05 01 00 00 28 00 02 28 00 05 01 00 00 a0 00 02 10 00];
                qcom,mdss-dsi-post-panel-on-command = [05 01 00 00 00 00 02 29 00];
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000001>;
                qcom,mdss-dsi-traffic-mode = "burst_mode";
                qcom,mdss-dsi-lane-map = "lane_map_0123";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x001b0606 0x0b100607 0x05030400>;
                qcom,mdss-dsi-te-pin-select = <0x00000001>;
                qcom,mdss-dsi-te-v-sync-rd-ptr-irq-line = <0x0000002c>;
                qcom,mdss-dsi-te-v-sync-continue-lines = <0x0000003c>;
                qcom,mdss-dsi-te-dcs-command = <0x00000001>;
                qcom,esd-check-enabled;
                qcom,mdss-dsi-panel-status-check-mode = "te_signal_check";
                qcom,mdss-dsi-te-check-enable;
                qcom,mdss-dsi-te-using-te-pin;
                qcom,mdss-dsi-t-clk-post = <0x00000007>;
                qcom,mdss-dsi-t-clk-pre = <0x00000029>;
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x000000ff>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "trigger_sw";
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
                qcom,mdss-dsi-lp11-init;
                qcom,mdss-dsi-init-delay-us = <0x00002710>;
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x00000002 0x00000000 0x00000002 0x00000001 0x00000002>;
                qcom,mdss-pan-physical-width-dimension = <0x00000044>;
                qcom,mdss-pan-physical-height-dimension = <0x0000007a>;
                qcom,mdss-tear-check-frame-rate = <0x00001770>;
                qcom,mdss-dsi-panel-orientation = "180";
                qcom,mdss-dsi-high-brightness-panel;
                qcom,mdss-dsi-panel-acl-command = [15 01 00 00 00 00 02 55 00];
                qcom,mdss-dsi-acl-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-acl-ncmds = <0x00000000>;
                qcom,mdss-dsi-acl-npayload = <0x00000001>;
                qcom,mdss-dsi-panel-srgb-on-command = [39 01 00 00 00 00 02 57 4c];
                qcom,mdss-dsi-panel-srgb-off-command = [39 01 00 00 00 00 02 57 40];
                qcom,mdss-dsi-srgb-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-panel-hbm-on-command = [15 01 00 00 00 00 02 53 e8];
                qcom,mdss-dsi-panel-hbm-off-command = [15 01 00 00 00 00 02 53 28];
                qcom,mdss-dsi-hbm-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-read-reg-enable-command = [39 01 00 00 00 00 03 f0 5a 5a];
                qcom,mdss-dsi-read-reg-disable-command = [29 01 00 00 00 00 03 f0 a5 a5];
                qcom,mdss-dsi-packetsizetxcmds-command = [37 01 00 00 00 00 02 07 00];
                qcom,mdss-dsi-readpostxcmds-command = [15 01 00 00 00 00 02 b0 00];
                qcom,mdss-dsi-id-command = [06 01 00 00 00 00 01 c8 0a 28];
                qcom,mdss-dsi-packetsizetxcmds-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-readpostxcmds-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-read-reg-enable-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-read-reg-disable-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-id-command-state = "dsi_lp_mode";
                qcom,panel-supply-entries = <0x000001c9>;
                linux,phandle = <0x000001d5>;
                phandle = <0x000001d5>;
            };
            qcom,mdss_dsi_samsung_s6e3fa3_1080p_video {
                qcom,cont-splash-enabled;
                qcom,mdss-dsi-panel-name = "samsung s6e3fa3 1080p video mode dsi panel";
                qcom,mdss-dsi-panel-manufacture = "SAMSUNG";
                qcom,mdss-dsi-panel-version = "S6E3FA3";
                qcom,mdss-dsi-backlight-version = "SAMSUNG";
                qcom,mdss-dsi-backlight-manufacture = "SAMSUNG";
                qcom,mdss-dsi-panel-controller = <0x000001c8>;
                qcom,mdss-dsi-panel-type = "dsi_video_mode";
                qcom,mdss-dsi-panel-destination = "display_1";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x00000438>;
                qcom,mdss-dsi-panel-height = <0x00000780>;
                qcom,mdss-dsi-h-front-porch = <0x00000078>;
                qcom,mdss-dsi-h-back-porch = <0x0000003c>;
                qcom,mdss-dsi-h-pulse-width = <0x00000014>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000008>;
                qcom,mdss-dsi-v-front-porch = <0x00000006>;
                qcom,mdss-dsi-v-pulse-width = <0x00000002>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-color-order = "rgb_swap_rgb";
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-on-command = [05 01 00 00 8c 00 02 11 00 39 01 00 00 00 00 03 f0 5a 5a 15 01 00 00 00 00 02 b9 01 39 01 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 03 fc 5a 5a 39 01 00 00 00 00 03 f4 00 01 15 01 00 00 00 00 02 c0 32 15 01 00 00 00 00 02 f7 03 39 01 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 03 fc a5 a5 15 01 00 00 00 00 02 53 20 15 01 00 00 64 00 02 51 00 39 01 00 00 00 00 02 57 40 05 01 00 00 0a 00 02 29 00];
                qcom,mdss-dsi-off-command = [05 01 00 00 28 00 02 28 00 05 01 00 00 a0 00 02 10 00];
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000001>;
                qcom,mdss-dsi-traffic-mode = "burst_mode";
                qcom,mdss-dsi-lane-map = "lane_map_0123";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x001b0606 0x0b110507 0x05030400>;
                qcom,mdss-dsi-t-clk-post = <0x00000007>;
                qcom,mdss-dsi-t-clk-pre = <0x00000029>;
                qcom,mdss-dsi-panel-status-check-mode = "reg_read";
                qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 02 0a 08];
                qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-panel-status-read-length = <0x00000001>;
                qcom,mdss-dsi-panel-max-error-count = <0x00000002>;
                qcom,mdss-dsi-panel-status-value = <0x0000009c>;
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x000000ff>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "trigger_sw";
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
                qcom,mdss-dsi-lp11-init;
                qcom,mdss-dsi-force-clock-lane-hs;
                qcom,mdss-dsi-init-delay-us = <0x00002710>;
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x00000014 0x00000000 0x0000000a 0x00000001 0x00000064>;
                qcom,mdss-pan-physical-width-dimension = <0x00000044>;
                qcom,mdss-pan-physical-height-dimension = <0x0000007a>;
                qcom,mdss-dsi-panel-orientation = "180";
                qcom,mdss-dsi-high-brightness-panel;
                qcom,panel-supply-entries = <0x000001c9>;
            };
            qcom,mdss_dsi_samsung_s6e3fa5_1080p_cmd {
                qcom,cont-splash-enabled;
                qcom,mdss-dsi-panel-name = "samsung s6e3fa5 1080p cmd mode dsi panel";
                qcom,mdss-dsi-panel-manufacture = "SAMSUNG";
                qcom,mdss-dsi-panel-version = "S6E3FA5";
                qcom,mdss-dsi-backlight-version = "SAMSUNG";
                qcom,mdss-dsi-backlight-manufacture = "SAMSUNG";
                qcom,mdss-dsi-panel-controller = <0x000001c8>;
                qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
                qcom,mdss-dsi-panel-destination = "display_1";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x00000438>;
                qcom,mdss-dsi-panel-height = <0x00000780>;
                qcom,mdss-dsi-h-front-porch = <0x00000078>;
                qcom,mdss-dsi-h-back-porch = <0x00000046>;
                qcom,mdss-dsi-h-pulse-width = <0x00000013>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000004>;
                qcom,mdss-dsi-v-front-porch = <0x00000012>;
                qcom,mdss-dsi-v-pulse-width = <0x00000002>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-color-order = "rgb_swap_rgb";
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-on-command = <0x05010000 0x14000211 0x00150100 0x00000002 0x35003901 0x00000000 0x03f05a5a 0x39010000 0x000002b0 0x04390100 0x00000004 0xb4060c12 0x39010000 0x000003f0 0xa5a51501 0x00000000 0x02532015 0x01000000 0x00025500 0x39010000 0x000003f0 0x5a5a3901 0x00000000 0x02c30139 0x01000000 0x0002b018 0x39010000 0x000002c3 0x00390100 0x00000003 0xf0a5a505 0x01000000 0x00022900>;
                qcom,mdss-dsi-off-command = [05 01 00 00 28 00 02 28 00 05 01 00 00 a0 00 02 10 00];
                qcom,mdss-dsi-post-panel-on-command = [05 01 00 00 00 00 02 29 00];
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000001>;
                qcom,mdss-dsi-traffic-mode = "burst_mode";
                qcom,mdss-dsi-lane-map = "lane_map_0123";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x001b0606 0x0b100607 0x05030400>;
                qcom,mdss-dsi-te-pin-select = <0x00000001>;
                qcom,mdss-dsi-te-v-sync-rd-ptr-irq-line = <0x0000002c>;
                qcom,mdss-dsi-te-v-sync-continue-lines = <0x0000003c>;
                qcom,mdss-dsi-te-dcs-command = <0x00000001>;
                qcom,esd-check-enabled;
                qcom,mdss-dsi-panel-status-check-mode = "te_signal_check";
                qcom,mdss-dsi-te-check-enable;
                qcom,mdss-dsi-te-using-te-pin;
                qcom,mdss-dsi-t-clk-post = <0x00000007>;
                qcom,mdss-dsi-t-clk-pre = <0x00000029>;
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x000000ff>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "trigger_sw";
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
                qcom,mdss-dsi-lp11-init;
                qcom,mdss-dsi-init-delay-us = <0x00002710>;
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x00000002 0x00000000 0x00000002 0x00000001 0x00000002>;
                qcom,mdss-pan-physical-width-dimension = <0x00000044>;
                qcom,mdss-pan-physical-height-dimension = <0x0000007a>;
                qcom,mdss-tear-check-frame-rate = <0x00001770>;
                qcom,mdss-dsi-high-brightness-panel;
                qcom,mdss-dsi-panel-acl-command = [15 01 00 00 00 00 02 55 00];
                qcom,mdss-dsi-acl-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-acl-ncmds = <0x00000000>;
                qcom,mdss-dsi-acl-npayload = <0x00000001>;
                qcom,mdss-dsi-panel-hbm-on-command = [15 01 00 00 00 00 02 53 e8];
                qcom,mdss-dsi-panel-hbm-off-command = [15 01 00 00 00 00 02 53 28];
                qcom,mdss-dsi-hbm-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-read-reg-enable-command = [39 01 00 00 00 00 03 f0 5a 5a];
                qcom,mdss-dsi-read-reg-disable-command = [29 01 00 00 00 00 03 f0 a5 a5];
                qcom,mdss-dsi-packetsizetxcmds-command = [37 01 00 00 00 00 02 07 00];
                qcom,mdss-dsi-readpostxcmds-command = [15 01 00 00 00 00 02 b0 00];
                qcom,mdss-dsi-id-command = [06 01 00 00 00 00 01 c3 0a 19];
                qcom,mdss-dsi-packetsizetxcmds-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-readpostxcmds-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-read-reg-enable-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-read-reg-disable-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-id-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-panel-srgb-on-command = [39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 c3 81 39 01 00 00 00 00 02 b0 19 39 01 00 00 00 00 16 c3 b2 06 05 3c cf 14 07 07 b2 4b e7 c9 bf 0a b9 e5 da 18 ff f6 d7 39 01 00 00 00 00 02 b0 18 39 01 00 00 00 00 02 c3 01 39 01 00 00 00 00 03 f0 a5 a5];
                qcom,mdss-dsi-panel-srgb-off-command = [39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 c3 01 39 01 00 00 00 00 02 b0 18 39 01 00 00 00 00 02 c3 00 39 01 00 00 00 00 03 f0 a5 a5];
                qcom,mdss-dsi-srgb-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-panel-dci-p3-on-command = [39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 c3 81 39 01 00 00 00 00 02 b0 19 39 01 00 00 00 00 16 c3 d8 00 00 16 d2 00 08 08 c3 1c f1 cf e8 02 c8 e9 df 00 ff f6 d7 39 01 00 00 00 00 02 b0 18 39 01 00 00 00 00 02 c3 01 39 01 00 00 00 00 03 f0 a5 a5];
                qcom,mdss-dsi-panel-dci-p3-off-command = [39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 c3 01 39 01 00 00 00 00 02 b0 18 39 01 00 00 00 00 02 c3 00 39 01 00 00 00 00 03 f0 a5 a5];
                qcom,mdss-dsi-panel-orientation = "180";
                qcom,mdss-dsi-dci-p3-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-panel-night-mode-on-command = [39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 c3 81 39 01 00 00 00 00 02 b0 19 39 01 00 00 00 00 16 c3 b2 06 05 3c cf 14 07 07 b2 4b e7 c9 bf 0a b9 e5 da 18 fd fe fa 39 01 00 00 00 00 02 b0 18 39 01 00 00 00 00 02 c3 01 39 01 00 00 00 00 03 f0 a5 a5];
                qcom,mdss-dsi-panel-night-mode-off-command = [39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 c3 01 39 01 00 00 00 00 02 b0 18 39 01 00 00 00 00 02 c3 00 39 01 00 00 00 00 03 f0 a5 a5];
                qcom,mdss-dsi-night-mode-command-state = "dsi_hs_mode";
                qcom,panel-supply-entries = <0x000001c9>;
            };
            qcom,mdss_dsi_samsung_s6e3fa6_1080p_cmd {
                qcom,cont-splash-enabled;
                qcom,mdss-dsi-panel-name = "samsung s6e3fa6 1080p cmd mode dsi panel";
                qcom,mdss-dsi-panel-manufacture = "SAMSUNG";
                qcom,mdss-dsi-panel-version = "S6E3FA6";
                qcom,mdss-dsi-backlight-version = "SAMSUNG";
                qcom,mdss-dsi-backlight-manufacture = "SAMSUNG";
                qcom,mdss-dsi-panel-controller = <0x000001c8>;
                qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
                qcom,mdss-dsi-panel-destination = "display_1";
                qcom,mdss-dsi-panel-framerate = <0x0000003c>;
                qcom,mdss-dsi-virtual-channel-id = <0x00000000>;
                qcom,mdss-dsi-stream = <0x00000000>;
                qcom,mdss-dsi-panel-width = <0x00000438>;
                qcom,mdss-dsi-panel-height = <0x00000780>;
                qcom,mdss-dsi-h-front-porch = <0x00000078>;
                qcom,mdss-dsi-h-back-porch = <0x00000046>;
                qcom,mdss-dsi-h-pulse-width = <0x00000013>;
                qcom,mdss-dsi-h-sync-skew = <0x00000000>;
                qcom,mdss-dsi-v-back-porch = <0x00000004>;
                qcom,mdss-dsi-v-front-porch = <0x00000012>;
                qcom,mdss-dsi-v-pulse-width = <0x00000002>;
                qcom,mdss-dsi-h-left-border = <0x00000000>;
                qcom,mdss-dsi-h-right-border = <0x00000000>;
                qcom,mdss-dsi-v-top-border = <0x00000000>;
                qcom,mdss-dsi-v-bottom-border = <0x00000000>;
                qcom,mdss-dsi-bpp = <0x00000018>;
                qcom,mdss-dsi-color-order = "rgb_swap_rgb";
                qcom,mdss-dsi-underflow-color = <0x000000ff>;
                qcom,mdss-dsi-border-color = <0x00000000>;
                qcom,mdss-dsi-on-command = [05 01 00 00 14 00 02 11 00 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 53 20 15 01 00 00 00 00 02 55 00 05 01 00 00 00 00 02 29 00];
                qcom,mdss-dsi-off-command = [05 01 00 00 28 00 02 28 00 05 01 00 00 a0 00 02 10 00];
                qcom,mdss-dsi-post-panel-on-command = [05 01 00 00 00 00 02 29 00];
                qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-h-sync-pulse = <0x00000001>;
                qcom,mdss-dsi-traffic-mode = "burst_mode";
                qcom,mdss-dsi-lane-map = "lane_map_0123";
                qcom,mdss-dsi-bllp-eof-power-mode;
                qcom,mdss-dsi-bllp-power-mode;
                qcom,mdss-dsi-lane-0-state;
                qcom,mdss-dsi-lane-1-state;
                qcom,mdss-dsi-lane-2-state;
                qcom,mdss-dsi-lane-3-state;
                qcom,mdss-dsi-panel-timings = <0x001b0606 0x0b100607 0x05030400>;
                qcom,mdss-dsi-te-pin-select = <0x00000001>;
                qcom,mdss-dsi-te-v-sync-rd-ptr-irq-line = <0x0000002c>;
                qcom,mdss-dsi-te-v-sync-continue-lines = <0x0000003c>;
                qcom,mdss-dsi-te-dcs-command = <0x00000001>;
                qcom,esd-check-enabled;
                qcom,mdss-dsi-panel-status-check-mode = "te_signal_check";
                qcom,mdss-dsi-te-check-enable;
                qcom,mdss-dsi-te-using-te-pin;
                qcom,mdss-dsi-t-clk-post = <0x00000007>;
                qcom,mdss-dsi-t-clk-pre = <0x00000029>;
                qcom,mdss-dsi-bl-min-level = <0x00000001>;
                qcom,mdss-dsi-bl-max-level = <0x000003ff>;
                qcom,mdss-dsi-dma-trigger = "trigger_sw";
                qcom,mdss-dsi-mdp-trigger = "trigger_sw";
                qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
                qcom,mdss-dsi-lp11-init;
                qcom,mdss-dsi-init-delay-us = <0x00002710>;
                qcom,mdss-dsi-reset-sequence = <0x00000001 0x00000002 0x00000000 0x00000002 0x00000001 0x00000002>;
                qcom,mdss-pan-physical-width-dimension = <0x00000044>;
                qcom,mdss-pan-physical-height-dimension = <0x0000007a>;
                qcom,mdss-tear-check-frame-rate = <0x00001770>;
                qcom,mdss-dsi-high-brightness-panel;
                qcom,mdss-dsi-panel-acl-command = [15 01 00 00 00 00 02 55 00];
                qcom,mdss-dsi-acl-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-acl-ncmds = <0x00000000>;
                qcom,mdss-dsi-acl-npayload = <0x00000001>;
                qcom,mdss-dsi-panel-hbm-on-command = [15 01 00 00 00 00 02 53 e8];
                qcom,mdss-dsi-panel-hbm-off-command = [15 01 00 00 00 00 02 53 28];
                qcom,mdss-dsi-hbm-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-read-reg-enable-command = [39 01 00 00 00 00 03 f0 5a 5a];
                qcom,mdss-dsi-read-reg-disable-command = [29 01 00 00 00 00 03 f0 a5 a5];
                qcom,mdss-dsi-packetsizetxcmds-command = [37 01 00 00 00 00 02 07 00];
                qcom,mdss-dsi-readpostxcmds-command = [15 01 00 00 00 00 02 b0 00];
                qcom,mdss-dsi-id-command = [06 01 00 00 00 00 01 c3 0a 19];
                qcom,mdss-dsi-packetsizetxcmds-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-readpostxcmds-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-read-reg-enable-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-read-reg-disable-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-id-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-panel-orientation = "180";
                qcom,mdss-dsi-panel-srgb-on-command = <0x39010000 0x000003f0 0x5a5a3901 0x00000000 0x02800139 0x01000000 0x0002c313 0x39010000 0x000002b0 0x0e390100 0x00000016 0xc3a00204 0x3bc71208 0x07a84be7 0xc9bf0ab9 0xe3da18ff 0xf6d43901 0x00000000 0x03f0a5a5>;
                qcom,mdss-dsi-panel-srgb-off-command = [39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 80 00 39 01 00 00 00 00 02 c3 10 39 01 00 00 00 00 03 f0 a5 a5];
                qcom,mdss-dsi-srgb-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-panel-dci-p3-on-command = <0x39010000 0x000003f0 0x5a5a3901 0x00000000 0x02800139 0x01000000 0x0002c313 0x39010000 0x000002b0 0x0e390100 0x00000016 0xc3c60000 0x16d20004 0x08c31cf1 0xcfe202ce 0xe9df00ff 0xf6d43901 0x00000000 0x03f0a5a5>;
                qcom,mdss-dsi-panel-dci-p3-off-command = [39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 80 00 39 01 00 00 00 00 02 c3 10 39 01 00 00 00 00 03 f0 a5 a5];
                qcom,mdss-dsi-dci-p3-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-panel-night-mode-on-command = <0x39010000 0x000003f0 0x5a5a3901 0x00000000 0x02800139 0x01000000 0x0002c313 0x39010000 0x000002b0 0x0e390100 0x00000016 0xc3a00204 0x3bc71208 0x07a84be7 0xc9bf0ab9 0xe3da18ff 0xfefa3901 0x00000000 0x03f0a5a5>;
                qcom,mdss-dsi-panel-night-mode-off-command = [39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 80 00 39 01 00 00 00 00 02 c3 10 39 01 00 00 00 00 03 f0 a5 a5];
                qcom,mdss-dsi-night-mode-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-panel-read-mode-on-command = <0x39010000 0x000003f0 0x5a5a3901 0x00000000 0x02800139 0x01000000 0x0002c313 0x39010000 0x000002b0 0x0e390100 0x00000016 0xc3a00204 0x3bc71208 0x07a84be7 0xc9bf0ab9 0xe3da18ff 0xffff3901 0x00000000 0x03f0a5a5>;
                qcom,mdss-dsi-panel-read-mode-off-command = [39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 80 00 39 01 00 00 00 00 02 c3 10 39 01 00 00 00 00 03 f0 a5 a5];
                qcom,mdss-dsi-read-mode-command-state = "dsi_hs_mode";
                qcom,panel-supply-entries = <0x000001c9>;
            };
        };
        qcom,mdss_dsi@0 {
            compatible = "qcom,mdss-dsi";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000001>;
            gdsc-supply = <0x0000002a>;
            vdda-1p2-supply = <0x00000069>;
            vdda-0p9-supply = <0x00000068>;
            ranges = <0x0c994000 0x0c994000 0x00000400 0x0c994400 0x0c994400 0x000007c0 0x0c828000 0x0c828000 0x000000ac 0x0c996000 0x0c996000 0x00000400 0x0c996400 0x0c996400 0x000007c0 0x0c828000 0x0c828000 0x000000ac>;
            qcom,msm-bus,name = "mdss_dsi";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000016 0x00000200 0x00000000 0x00000000 0x00000016 0x00000200 0x00000000 0x000003e8>;
            qcom,mmss-ulp-clamp-ctrl-offset = <0x00000014>;
            clocks = <0x00000027 0x43539b0e 0x00000027 0x49a394f4 0x00000027 0x85d37ab5 0x00000027 0xdf04fc1d 0x00000027 0xea30b0e7 0x00000027 0xfb32f31e 0x00000027 0x585ef6d4 0x00000027 0x087c1612 0x00000027 0x8067c5a3>;
            clock-names = "mdp_core_clk", "mnoc_clk", "iface_clk", "bus_clk", "core_mmss_clk", "ext_byte0_clk", "ext_byte1_clk", "ext_pixel0_clk", "ext_pixel1_clk";
            hw-config = "single_dsi";
            qcom,core-supply-entries {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                qcom,core-supply-entry@0 {
                    reg = <0x00000000>;
                    qcom,supply-name = "gdsc";
                    qcom,supply-min-voltage = <0x00000000>;
                    qcom,supply-max-voltage = <0x00000000>;
                    qcom,supply-enable-load = <0x00000000>;
                    qcom,supply-disable-load = <0x00000000>;
                    qcom,supply-lp-mode-disable-allowed;
                };
            };
            qcom,ctrl-supply-entries {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                qcom,ctrl-supply-entry@0 {
                    reg = <0x00000000>;
                    qcom,supply-name = "vdda-1p2";
                    qcom,supply-min-voltage = <0x00124f80>;
                    qcom,supply-max-voltage = <0x00124f80>;
                    qcom,supply-enable-load = <0x00003110>;
                    qcom,supply-disable-load = <0x00000004>;
                };
            };
            qcom,phy-supply-entries {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                qcom,phy-supply-entry@0 {
                    reg = <0x00000000>;
                    qcom,supply-name = "vdda-0p9";
                    qcom,supply-min-voltage = <0x000d6d80>;
                    qcom,supply-max-voltage = <0x000d6d80>;
                    qcom,supply-enable-load = <0x00011eb8>;
                    qcom,supply-disable-load = <0x00000020>;
                    qcom,supply-lp-mode-disable-allowed;
                };
            };
            qcom,mdss_dsi_ctrl0@c994000 {
                pinctrl-names = "mdss_default", "mdss_sleep";
                pinctrl-0 = <0x000001cf 0x000001d0>;
                pinctrl-1 = <0x000001d1 0x000001d2>;
                compatible = "qcom,mdss-dsi-ctrl";
                label = "MDSS DSI CTRL->0";
                cell-index = <0x00000000>;
                reg = <0x0c994000 0x00000400 0x0c994400 0x000007c0 0x0c828000 0x000000ac>;
                reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";
                qcom,timing-db-mode;
                wqhd-vddio-supply = <0x0000006a>;
                lab-supply;
                ibb-supply;
                qcom,mdss-mdp = <0x000001d3>;
                qcom,mdss-fb-map = <0x000001d4>;
                qcom,null-insertion-enabled;
                clocks = <0x00000027 0x38105d25 0x00000027 0xcc0e909d 0x00000027 0x5721ff83 0x00000027 0x75cc885b 0x00000027 0xccac1f35 0x00000027 0x38e5aa79>;
                clock-names = "byte_clk", "pixel_clk", "core_clk", "byte_clk_rcg", "pixel_clk_rcg", "byte_intf_clk";
                qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
                qcom,platform-lane-config = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000080>;
                qcom,dsi-pref-prim-pan = <0x000001d5>;
                qcom,platform-reset-gpio = <0x0000007e 0x0000005e 0x00000000>;
                qcom,platform-te-gpio = <0x0000007e 0x0000000b 0x00000000>;
                qcom,panel-mode-gpio;
                qcom,platform-vci-gpio = <0x0000007e 0x00000015 0x00000000>;
                linux,phandle = <0x000001c8>;
                phandle = <0x000001c8>;
            };
            qcom,mdss_dsi_ctrl1@c996000 {
                compatible = "qcom,mdss-dsi-ctrl";
                label = "MDSS DSI CTRL->1";
                cell-index = <0x00000001>;
                reg = <0x0c996000 0x00000400 0x0c996400 0x000007c0 0x0c828000 0x000000ac>;
                reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";
                qcom,timing-db-mode;
                wqhd-vddio-supply = <0x0000006a>;
                lab-supply = <0x000001d6>;
                ibb-supply = <0x000001d7>;
                qcom,mdss-mdp = <0x000001d3>;
                qcom,mdss-fb-map = <0x000001d4>;
                qcom,null-insertion-enabled;
                clocks = <0x00000027 0xe0c21354 0x00000027 0x850d9146 0x00000027 0xc3d0376b 0x00000027 0x63c2c955 0x00000027 0x090f68ac 0x00000027 0xcf654d8e>;
                clock-names = "byte_clk", "pixel_clk", "core_clk", "byte_clk_rcg", "pixel_clk_rcg", "byte_intf_clk";
                qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
                qcom,platform-lane-config = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000080>;
                qcom,dsi-pref-prim-pan = <0x000001d8>;
                pinctrl-names = "mdss_default", "mdss_sleep";
                pinctrl-0 = <0x000001cf 0x000001d0>;
                pinctrl-1 = <0x000001d1 0x000001d2>;
                qcom,platform-reset-gpio = <0x0000007e 0x0000005e 0x00000000>;
                qcom,platform-te-gpio = <0x0000007e 0x0000000a 0x00000000>;
                qcom,panel-mode-gpio = <0x0000007e 0x0000005b 0x00000000>;
                status = "disabled";
            };
        };
        qcom,mdss_wb_panel {
            compatible = "qcom,mdss_wb";
            qcom,mdss_pan_res = <0x00000280 0x000001e0>;
            qcom,mdss_pan_bpp = <0x00000018>;
            qcom,mdss-fb-map = <0x000001d9>;
        };
        qcom,msm_ext_disp {
            compatible = "qcom,msm-ext-disp";
            linux,phandle = <0x000001da>;
            phandle = <0x000001da>;
            qcom,msm-ext-disp-audio-codec-rx {
                compatible = "qcom,msm-ext-disp-audio-codec-rx";
                qcom,msm_ext_disp = <0x000001da>;
                linux,phandle = <0x00000297>;
                phandle = <0x00000297>;
            };
        };
        qcom,dp_ctrl@c990000 {
            cell-index = <0x00000000>;
            compatible = "qcom,mdss-dp";
            qcom,mdss-fb-map = <0x000001db>;
            gdsc-supply = <0x0000002a>;
            vdda-1p2-supply = <0x00000069>;
            vdda-0p9-supply = <0x00000068>;
            reg = <0x0c990000 0x00000a84 0x0c011000 0x00000910 0x01fcb200 0x00000050 0x0c8c2200 0x000001a0 0x00780000 0x0000621c 0x0c9e1000 0x0000002c>;
            reg-names = "dp_ctrl", "dp_phy", "tcsr_regs", "dp_mmss_cc", "qfprom_physical", "hdcp_physical";
            clocks = <0x00000027 0x49a394f4 0x00000027 0x85d37ab5 0x00000027 0xdf04fc1d 0x00000027 0x43539b0e 0x00000027 0x5448519f 0x00000027 0x23125eb6 0x0000003b 0xb867b147 0x0000003b 0xb6cc8f00 0x00000027 0x8dd302d1 0x00000027 0x70e386e6 0x00000027 0x9a072d4e 0x00000027 0xb707b765 0x0000005d 0x3f8197c2 0x0000005d 0xb5cfc6a8 0x0000005d 0xe0da19c0>;
            clock-names = "core_mnoc_clk", "core_iface_clk", "core_bus_clk", "core_mdp_core_clk", "core_alt_iface_clk", "core_aux_clk", "core_ref_clk_src", "core_ref_clk", "ctrl_link_clk", "ctrl_link_iface_clk", "ctrl_crypto_clk", "ctrl_pixel_clk", "pixel_parent", "pixel_clk_two_div", "pixel_clk_four_div";
            qcom,dp-usbpd-detection = <0x00000088>;
            qcom,msm_ext_disp = <0x000001da>;
            qcom,aux-cfg0-settings = [1c 00];
            qcom,aux-cfg1-settings = <0x2013231d>;
            qcom,aux-cfg2-settings = "$";
            qcom,aux-cfg3-settings = "(";
            qcom,aux-cfg4-settings = [2c 0a];
            qcom,aux-cfg5-settings = [30 26];
            qcom,aux-cfg6-settings = [34 0a];
            qcom,aux-cfg7-settings = [38 03];
            qcom,aux-cfg8-settings = [3c bb];
            qcom,aux-cfg9-settings = [40 03];
            qcom,logical2physical-lane-map = <0x02030100>;
            pinctrl-names = "mdss_dp_active", "mdss_dp_sleep";
            pinctrl-0 = <0x000001dc 0x000001dd>;
            pinctrl-1 = <0x000001de 0x000001df>;
            qcom,aux-en-gpio = <0x0000007e 0x0000004d 0x00000000>;
            qcom,aux-sel-gpio = <0x0000007e 0x0000004e 0x00000000>;
            qcom,usbplug-cc-gpio = <0x0000007e 0x00000026 0x00000000>;
            status = "disabled";
            linux,phandle = <0x000001be>;
            phandle = <0x000001be>;
            qcom,core-supply-entries {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                qcom,core-supply-entry@0 {
                    reg = <0x00000000>;
                    qcom,supply-name = "gdsc";
                    qcom,supply-min-voltage = <0x00000000>;
                    qcom,supply-max-voltage = <0x00000000>;
                    qcom,supply-enable-load = <0x00000000>;
                    qcom,supply-disable-load = <0x00000000>;
                };
            };
            qcom,ctrl-supply-entries {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                qcom,ctrl-supply-entry@0 {
                    reg = <0x00000000>;
                    qcom,supply-name = "vdda-1p2";
                    qcom,supply-min-voltage = <0x00124f80>;
                    qcom,supply-max-voltage = <0x00124f80>;
                    qcom,supply-enable-load = <0x00003110>;
                    qcom,supply-disable-load = <0x00000004>;
                };
            };
            qcom,phy-supply-entries {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                qcom,phy-supply-entry@0 {
                    reg = <0x00000000>;
                    qcom,supply-name = "vdda-0p9";
                    qcom,supply-min-voltage = <0x000d6d80>;
                    qcom,supply-max-voltage = <0x000d6d80>;
                    qcom,supply-enable-load = <0x00011eb8>;
                    qcom,supply-disable-load = <0x00000020>;
                };
            };
        };
        qcom,mdss_rotator {
            compatible = "qcom,sde_rotator";
            reg = <0x0c900000 0x000ab100 0x0c9b8000 0x00001040>;
            reg-names = "mdp_phys", "rot_vbif_phys";
            qcom,mdss-rot-mode = <0x00000001>;
            qcom,mdss-highest-bank-bit = <0x00000002>;
            qcom,msm-bus,name = "mdss_rotator";
            qcom,msm-bus,num-cases = <0x00000003>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000019 0x00000200 0x00000000 0x00000000 0x00000019 0x00000200 0x00000000 0x0061a800 0x00000019 0x00000200 0x00000000 0x0061a800>;
            rot-vdd-supply = <0x0000002a>;
            qcom,supply-names = "rot-vdd";
            clocks = <0x00000027 0x49a394f4 0x00000027 0x85d37ab5 0x00000027 0xce49b56c 0x00000027 0xbb7e71c4 0x00000027 0xdf04fc1d>;
            clock-names = "mnoc_clk", "iface_clk", "rot_core_clk", "rot_clk", "axi_clk";
            interrupt-parent = <0x000001d3>;
            interrupts = <0x00000002 0x00000000>;
            qcom,mdss-rot-vbif-qos-setting = <0x00000001 0x00000001 0x00000001 0x00000001>;
            qcom,mdss-default-ot-rd-limit = <0x00000020>;
            qcom,mdss-default-ot-wr-limit = <0x00000020>;
            qcom,smmu_rot_unsec_cb {
                compatible = "qcom,smmu_sde_rot_unsec";
                iommus = <0x000000d6 0x00000e00>;
                gdsc-mdss-supply = <0x00000028>;
                clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39>;
                clock-names = "mmss_noc_axi_clk", "mmss_noc_ahb_clk", "mmss_smmu_ahb_clk", "mmss_smmu_axi_clk";
            };
            qcom,smmu_rot_sec_cb {
                compatible = "qcom,smmu_sde_rot_sec";
                iommus = <0x000000d6 0x00000e01>;
                gdsc-mdss-supply = <0x00000028>;
                clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39>;
                clock-names = "mmss_noc_axi_clk", "mmss_noc_ahb_clk", "mmss_smmu_ahb_clk", "mmss_smmu_axi_clk";
            };
        };
        qcom,hdmi_tx@c9a0000 {
            cell-index = <0x00000000>;
            compatible = "qcom,hdmi-tx";
            reg = <0x0c9a0000 0x0000050c 0x00780000 0x0000621c 0x0c9e0000 0x00000028>;
            reg-names = "core_physical", "qfprom_physical", "hdcp_physical";
            hpd-gdsc-supply = <0x0000002a>;
            qcom,supply-names = "hpd-gdsc";
            qcom,min-voltage-level = <0x00000000>;
            qcom,max-voltage-level = <0x00000000>;
            qcom,enable-load = <0x00000000>;
            qcom,disable-load = <0x00000000>;
            qcom,msm_ext_disp = <0x000001da>;
            clocks = <0x00000027 0x49a394f4 0x00000027 0x85d37ab5 0x00000027 0x28460a6d 0x00000027 0x43539b0e 0x00000027 0x5448519f 0x00000027 0x74d5a954>;
            clock-names = "hpd_mnoc_clk", "hpd_iface_clk", "hpd_core_clk", "hpd_mdp_core_clk", "hpd_alt_iface_clk", "core_extp_clk";
            qcom,mdss-fb-map = <0x000001e0>;
            qcom,pluggable;
            pinctrl-names = "hdmi_hpd_active", "hdmi_ddc_active", "hdmi_cec_active", "hdmi_active", "hdmi_sleep";
            pinctrl-0 = <0x000001e1 0x000001e2 0x000001e3 0x000001e4>;
            pinctrl-1 = <0x000001e1 0x000001e2 0x000001e5 0x000001e4>;
            pinctrl-2 = <0x000001e1 0x000001e2 0x000001e6 0x000001e3>;
            pinctrl-3 = <0x000001e1 0x000001e2 0x000001e5 0x000001e6>;
            pinctrl-4 = <0x000001e7 0x000001e8 0x000001e3 0x000001e4>;
            status = "disabled";
            linux,phandle = <0x000001bd>;
            phandle = <0x000001bd>;
        };
        qcom,mdss_dsi_pll@c994400 {
            compatible = "qcom,mdss_dsi_pll_8998";
            status = "ok";
            label = "MDSS DSI 0 PLL";
            cell-index = <0x00000000>;
            #clock-cells = <0x00000001>;
            reg = <0x0c994a00 0x000001c0 0x0c994400 0x000007c0 0x0c8c2300 0x00000008>;
            reg-names = "pll_base", "phy_base", "gdsc_base";
            gdsc-supply = <0x0000002a>;
            clocks = <0x00000027 0x85d37ab5>;
            clock-names = "iface_clk";
            clock-rate = <0x00000000>;
            qcom,dsi-pll-ssc-en;
            qcom,dsi-pll-ssc-mode = "down-spread";
            linux,phandle = <0x0000005b>;
            phandle = <0x0000005b>;
            qcom,platform-supply-entries {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                qcom,platform-supply-entry@0 {
                    reg = <0x00000000>;
                    qcom,supply-name = "gdsc";
                    qcom,supply-min-voltage = <0x00000000>;
                    qcom,supply-max-voltage = <0x00000000>;
                    qcom,supply-enable-load = <0x00000000>;
                    qcom,supply-disable-load = <0x00000000>;
                };
            };
        };
        qcom,mdss_dsi_pll@c996400 {
            compatible = "qcom,mdss_dsi_pll_8998";
            status = "ok";
            label = "MDSS DSI 1 PLL";
            cell-index = <0x00000001>;
            #clock-cells = <0x00000001>;
            reg = <0x0c996a00 0x000001c0 0x0c996400 0x000007c0 0x008c2300 0x00000008>;
            reg-names = "pll_base", "phy_base", "gdsc_base";
            gdsc-supply = <0x0000002a>;
            clocks = <0x00000027 0x85d37ab5>;
            clock-names = "iface_clk";
            clock-rate = <0x00000000>;
            qcom,dsi-pll-ssc-en;
            qcom,dsi-pll-ssc-mode = "down-spread";
            linux,phandle = <0x0000005c>;
            phandle = <0x0000005c>;
            qcom,platform-supply-entries {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                qcom,platform-supply-entry@0 {
                    reg = <0x00000000>;
                    qcom,supply-name = "gdsc";
                    qcom,supply-min-voltage = <0x00000000>;
                    qcom,supply-max-voltage = <0x00000000>;
                    qcom,supply-enable-load = <0x00000000>;
                    qcom,supply-disable-load = <0x00000000>;
                };
            };
        };
        qcom,mdss_dp_pll@c011000 {
            compatible = "qcom,mdss_dp_pll_8998";
            status = "disabled";
            label = "MDSS DP PLL";
            cell-index = <0x00000000>;
            #clock-cells = <0x00000001>;
            reg = <0x0c011c00 0x00000190 0x0c011000 0x00000910 0x0c8c2300 0x00000008>;
            reg-names = "pll_base", "phy_base", "gdsc_base";
            gdsc-supply = <0x0000002a>;
            clocks = <0x00000027 0x85d37ab5 0x0000003b 0xb867b147 0x0000003b 0xb6cc8f00>;
            clock-names = "iface_clk", "ref_clk_src", "ref_clk";
            clock-rate = <0x00000000>;
            linux,phandle = <0x0000005d>;
            phandle = <0x0000005d>;
            qcom,platform-supply-entries {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                qcom,platform-supply-entry@0 {
                    reg = <0x00000000>;
                    qcom,supply-name = "gdsc";
                    qcom,supply-min-voltage = <0x00000000>;
                    qcom,supply-max-voltage = <0x00000000>;
                    qcom,supply-enable-load = <0x00000000>;
                    qcom,supply-disable-load = <0x00000000>;
                };
            };
        };
        qcom,mdss_hdmi_pll@0xc9a0600 {
            compatible = "qcom,mdss_hdmi_pll_8998";
            label = "MDSS HDMI PLL";
            cell-index = <0x00000002>;
            #clock-cells = <0x00000001>;
            reg = <0x0c9a0600 0x00000b10 0x0c9a1200 0x000000e4 0x0c8c2300 0x00000008>;
            reg-names = "pll_base", "phy_base", "gdsc_base";
            gdsc-supply = <0x0000002a>;
            vdda-pll-supply = <0x00000069>;
            vdda-phy-supply = <0x0000006b>;
            clocks = <0x00000027 0x85d37ab5 0x0000003b 0x4d4eec04 0x0000003b 0xb867b147>;
            clock-names = "iface_clk", "ref_clk", "ref_clk_src";
            clock-rate = <0x00000000>;
            status = "disabled";
            linux,phandle = <0x0000005e>;
            phandle = <0x0000005e>;
            qcom,platform-supply-entries {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                qcom,platform-supply-entry@0 {
                    reg = <0x00000000>;
                    qcom,supply-name = "gdsc";
                    qcom,supply-min-voltage = <0x00000000>;
                    qcom,supply-max-voltage = <0x00000000>;
                    qcom,supply-enable-load = <0x00000000>;
                    qcom,supply-disable-load = <0x00000000>;
                };
                qcom,platform-supply-entry@1 {
                    reg = <0x00000001>;
                    qcom,supply-name = "vdda-pll";
                    qcom,supply-min-voltage = <0x00124f80>;
                    qcom,supply-max-voltage = <0x00124f80>;
                    qcom,supply-enable-load = <0x00003778>;
                    qcom,supply-disable-load = <0x00000001>;
                };
                qcom,platform-supply-entry@2 {
                    reg = <0x00000002>;
                    qcom,supply-name = "vdda-phy";
                    qcom,supply-min-voltage = <0x001b7740>;
                    qcom,supply-max-voltage = <0x001b7740>;
                    qcom,supply-enable-load = <0x0000332c>;
                    qcom,supply-disable-load = <0x00000004>;
                };
            };
        };
        qcom,smp2pgpio-rdbg-2-in {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "rdbg";
            qcom,remote-pid = <0x00000002>;
            qcom,is-inbound;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x000001e9>;
            phandle = <0x000001e9>;
        };
        qcom,smp2pgpio_client_rdbg_2_in {
            compatible = "qcom,smp2pgpio_client_rdbg_2_in";
            gpios = <0x000001e9 0x00000000 0x00000000>;
        };
        qcom,smp2pgpio-rdbg-2-out {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "rdbg";
            qcom,remote-pid = <0x00000002>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x000001ea>;
            phandle = <0x000001ea>;
        };
        qcom,smp2pgpio_client_rdbg_2_out {
            compatible = "qcom,smp2pgpio_client_rdbg_2_out";
            gpios = <0x000001ea 0x00000000 0x00000000>;
        };
        qcom,smp2pgpio-rdbg-1-in {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "rdbg";
            qcom,remote-pid = <0x00000001>;
            qcom,is-inbound;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x000001eb>;
            phandle = <0x000001eb>;
        };
        qcom,smp2pgpio_client_rdbg_1_in {
            compatible = "qcom,smp2pgpio_client_rdbg_1_in";
            gpios = <0x000001eb 0x00000000 0x00000000>;
        };
        qcom,smp2pgpio-rdbg-1-out {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "rdbg";
            qcom,remote-pid = <0x00000001>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x000001ec>;
            phandle = <0x000001ec>;
        };
        qcom,smp2pgpio_client_rdbg_1_out {
            compatible = "qcom,smp2pgpio_client_rdbg_1_out";
            gpios = <0x000001ec 0x00000000 0x00000000>;
        };
        qcom,smp2pgpio-rdbg-5-in {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "rdbg";
            qcom,remote-pid = <0x00000005>;
            qcom,is-inbound;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x000001ed>;
            phandle = <0x000001ed>;
        };
        qcom,smp2pgpio_client_rdbg_5_in {
            compatible = "qcom,smp2pgpio_client_rdbg_5_in";
            gpios = <0x000001ed 0x00000000 0x00000000>;
        };
        qcom,smp2pgpio-rdbg-5-out {
            compatible = "qcom,smp2pgpio";
            qcom,entry-name = "rdbg";
            qcom,remote-pid = <0x00000005>;
            gpio-controller;
            #gpio-cells = <0x00000002>;
            interrupt-controller;
            #interrupt-cells = <0x00000002>;
            linux,phandle = <0x000001ee>;
            phandle = <0x000001ee>;
        };
        qcom,smp2pgpio_client_rdbg_5_out {
            compatible = "qcom,smp2pgpio_client_rdbg_5_out";
            gpios = <0x000001ee 0x00000000 0x00000000>;
        };
        qcom,sps-dma@0xc144000 {
            #dma-cells = <0x00000004>;
            compatible = "qcom,sps-dma";
            reg = <0x0c144000 0x00025000>;
            interrupts = <0x00000000 0x000000ee 0x00000000>;
            qcom,summing-threshold = <0x00000010>;
            linux,phandle = <0x000001ef>;
            phandle = <0x000001ef>;
        };
        qcom,sps-dma@0xc184000 {
            #dma-cells = <0x00000004>;
            compatible = "qcom,sps-dma";
            reg = <0x0c184000 0x00025000>;
            interrupts = <0x00000000 0x000000ef 0x00000000>;
            qcom,summing-threshold = <0x00000010>;
            linux,phandle = <0x0000020b>;
            phandle = <0x0000020b>;
        };
        i2c@c175000 {
            compatible = "qcom,i2c-msm-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "qup_phys_addr";
            reg = <0x0c175000 0x00000600>;
            interrupt-names = "qup_irq";
            interrupts = <0x00000000 0x0000005f 0x00000000>;
            dmas = <0x000001ef 0x00000006 0x00000040 0x20000020 0x00000020 0x000001ef 0x00000007 0x00000020 0x20000020 0x00000020>;
            dma-names = "tx", "rx";
            qcom,master-id = <0x00000056>;
            qcom,clk-freq-out = <0x00061a80>;
            qcom,clk-freq-in = <0x0124f800>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8caa5b4f 0x0000003b 0xc303fae9>;
            qcom,i2c-dat = <0x0000007e 0x00000002 0x00000000>;
            qcom,i2c-clk = <0x0000007e 0x00000003 0x00000000>;
            pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
            pinctrl-0 = <0x000001f0>;
            pinctrl-1 = <0x000001f1>;
            pinctrl-2 = <0x000001f2>;
            status = "disabled";
        };
        i2c@c176000 {
            compatible = "qcom,i2c-msm-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "qup_phys_addr";
            reg = <0x0c176000 0x00000600>;
            interrupt-names = "qup_irq";
            interrupts = <0x00000000 0x00000060 0x00000000>;
            dmas = <0x000001ef 0x00000008 0x00000040 0x20000020 0x00000020 0x000001ef 0x00000009 0x00000020 0x20000020 0x00000020>;
            dma-names = "tx", "rx";
            qcom,master-id = <0x00000056>;
            qcom,clk-freq-out = <0x00061a80>;
            qcom,clk-freq-in = <0x0124f800>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8caa5b4f 0x0000003b 0x1076f220>;
            qcom,i2c-dat = <0x0000007e 0x00000021 0x00000000>;
            qcom,i2c-clk = <0x0000007e 0x00000020 0x00000000>;
            pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
            pinctrl-0 = <0x000001f3>;
            pinctrl-1 = <0x000001f4>;
            pinctrl-2 = <0x000001f5>;
            status = "disabled";
        };
        i2c@c177000 {
            compatible = "qcom,i2c-msm-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "qup_phys_addr";
            reg = <0x0c177000 0x00000600>;
            interrupt-names = "qup_irq";
            interrupts = <0x00000000 0x00000061 0x00000000>;
            dmas = <0x000001ef 0x0000000a 0x00000040 0x20000020 0x00000020 0x000001ef 0x0000000b 0x00000020 0x20000020 0x00000020>;
            dma-names = "tx", "rx";
            qcom,master-id = <0x00000056>;
            qcom,clk-freq-out = <0x00061a80>;
            qcom,clk-freq-in = <0x0124f800>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8caa5b4f 0x0000003b 0x9e25ac82>;
            qcom,i2c-dat = <0x0000007e 0x0000002f 0x00000000>;
            qcom,i2c-clk = <0x0000007e 0x00000030 0x00000000>;
            pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
            pinctrl-0 = <0x000001f6>;
            pinctrl-1 = <0x000001f7>;
            pinctrl-2 = <0x000001f8>;
            status = "disabled";
        };
        i2c@c178000 {
            compatible = "qcom,i2c-msm-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "qup_phys_addr";
            reg = <0x0c178000 0x00000600>;
            interrupt-names = "qup_irq";
            interrupts = <0x00000000 0x00000062 0x00000000>;
            dmas = <0x000001ef 0x0000000c 0x00000040 0x20000020 0x00000020 0x000001ef 0x0000000d 0x00000020 0x20000020 0x00000020>;
            dma-names = "tx", "rx";
            qcom,master-id = <0x00000056>;
            qcom,clk-freq-out = <0x00061a80>;
            qcom,clk-freq-in = <0x0124f800>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8caa5b4f 0x0000003b 0xd7f40f6f>;
            qcom,i2c-dat = <0x0000007e 0x0000000a 0x00000000>;
            qcom,i2c-clk = <0x0000007e 0x0000000b 0x00000000>;
            pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
            pinctrl-0 = <0x000001f9>;
            pinctrl-1 = <0x000001fa>;
            pinctrl-2 = <0x000001fb>;
            status = "disabled";
        };
        i2c@c179000 {
            compatible = "qcom,i2c-msm-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "qup_phys_addr";
            reg = <0x0c179000 0x00000600>;
            interrupt-names = "qup_irq";
            interrupts = <0x00000000 0x00000063 0x00000000>;
            dmas = <0x000001ef 0x0000000e 0x00000040 0x20000020 0x00000020 0x000001ef 0x0000000f 0x00000020 0x20000020 0x00000020>;
            dma-names = "tx", "rx";
            qcom,master-id = <0x00000056>;
            qcom,clk-freq-out = <0x00061a80>;
            qcom,clk-freq-in = <0x0124f800>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8caa5b4f 0x0000003b 0xacae5604>;
            qcom,i2c-dat = <0x0000007e 0x00000057 0x00000000>;
            qcom,i2c-clk = <0x0000007e 0x00000058 0x00000000>;
            pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
            pinctrl-0 = <0x000001fc>;
            pinctrl-1 = <0x000001fd>;
            pinctrl-2 = <0x000001fe>;
            status = "okay";
            synaptics@20 {
                compatible = "synaptics,dsx";
                reg = <0x00000020>;
                interrupt-parent = <0x0000007e>;
                interrupts = <0x0000007d 0x00002008>;
                vdd-supply = <0x000001ff>;
                avdd-supply = <0x00000200>;
                synaptics,vdd-voltage = <0x001b9680 0x001b9680>;
                synaptics,avdd-voltage = <0x002de600 0x002de600>;
                synaptics,vdd-current = <0x00009c40>;
                synaptics,avdd-current = <0x00004e20>;
                pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
                pinctrl-0 = <0x00000201>;
                pinctrl-1 = <0x00000202 0x00000203>;
                synaptics,display-coords = <0x00000000 0x00000000 0x0000059f 0x000009ff>;
                synaptics,panel-coords = <0x00000000 0x00000000 0x0000059f 0x000009ff>;
                synaptics,reset-gpio = <0x0000007e 0x00000059 0x00000000>;
                synaptics,irq-gpio = <0x0000007e 0x0000007d 0x00002008>;
                synaptics,disable-gpios;
                synaptics,fw-name = "PR1702898-s3528t_60QHD_00400001.img";
                status = "disabled";
            };
            synaptics-rmi-ts@20 {
                compatible = "synaptics,s3320";
                reg = <0x00000020>;
                interrupt-parent = <0x0000007e>;
                interrupts = <0x0000007d 0x00002008>;
                vcc_i2c_1v8-supply = <0x000001ff>;
                vdd_2v8-supply = <0x00000200>;
                synaptics,tx-rx-num = <0x00000011 0x0000001e>;
                synaptics,vdd-voltage = <0x001b9680 0x001b9680>;
                synaptics,avdd-voltage = <0x002de600 0x002de600>;
                synaptics,vdd-current = <0x00009c40>;
                synaptics,avdd-current = <0x00004e20>;
                synaptics,display-coords = <0x00000438 0x00000780>;
                synaptics,reset-gpio = <0x0000007e 0x00000059 0x00000000>;
                synaptics,irq-gpio = <0x0000007e 0x0000007d 0x00002008>;
                oem,support_hw_poweroff;
                pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
                pinctrl-0 = <0x00000201>;
                pinctrl-1 = <0x00000202 0x00000203>;
            };
        };
        i2c@c17a000 {
            compatible = "qcom,i2c-msm-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "qup_phys_addr";
            reg = <0x0c17a000 0x00000600>;
            interrupt-names = "qup_irq";
            interrupts = <0x00000000 0x00000064 0x00000000>;
            dmas = <0x000001ef 0x00000010 0x00000040 0x20000020 0x00000020 0x000001ef 0x00000011 0x00000020 0x20000020 0x00000020>;
            dma-names = "tx", "rx";
            qcom,master-id = <0x00000056>;
            qcom,clk-freq-out = <0x00061a80>;
            qcom,clk-freq-in = <0x0124f800>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8caa5b4f 0x0000003b 0x5c6ad820>;
            qcom,i2c-dat = <0x0000007e 0x0000002b 0x00000000>;
            qcom,i2c-clk = <0x0000007e 0x0000002c 0x00000000>;
            pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
            pinctrl-0 = <0x00000204>;
            pinctrl-1 = <0x00000205>;
            pinctrl-2 = <0x00000206>;
            status = "okay";
            nq@28 {
                compatible = "qcom,nq-nci";
                reg = <0x00000028>;
                qcom,nq-irq = <0x0000007e 0x0000005c 0x00000000>;
                qcom,nq-ven = <0x0000007e 0x0000000c 0x00000000>;
                qcom,nq-firm = <0x0000007e 0x0000005d 0x00000000>;
                qcom,nq-clkreq = <0x00000091 0x00000015 0x00000000>;
                qcom,nq-esepwr = <0x0000007e 0x00000074 0x00000000>;
                interrupt-parent = <0x0000007e>;
                qcom,clk-src = "BBCLK3";
                interrupts = <0x0000005c 0x00000000>;
                interrupt-names = "nfc_irq";
                pinctrl-names = "nfc_active", "nfc_suspend";
                pinctrl-0 = <0x00000207 0x00000208>;
                pinctrl-1 = <0x00000209 0x0000020a>;
                clocks = <0x0000003b 0xc4de7dad>;
                clock-names = "ref_clk";
                status = "disabled";
            };
            pn5xx@28 {
                compatible = "nxp,pn544";
                reg = <0x00000028>;
                nxp,pn544-irq = <0x0000007e 0x0000005c 0x00000000>;
                nxp,pn544-ven = <0x0000007e 0x0000000c 0x00000000>;
                nxp,pn544-fw-dwnld = <0x0000007e 0x0000005d 0x00000000>;
                nxp,pn544-clk-gpio = <0x00000091 0x00000015 0x00000000>;
                nxp,pn544-ese-pwr = <0x0000007e 0x00000025 0x00000000>;
                nfc_voltage_s4-supply = <0x00000041>;
                nxp,pn544-wake-up = <0x0000007e 0x00000074 0x00000000>;
                interrupt-parent = <0x0000007e>;
                qcom,clk-src = "BBCLK3";
                interrupts = <0x0000005c 0x00000000>;
                interrupt-names = "nfc_irq";
                pinctrl-names = "nfc_active", "nfc_suspend";
                pinctrl-0 = <0x00000207 0x00000208>;
                pinctrl-1 = <0x00000209 0x0000020a>;
                clocks = <0x0000003b 0xc4de7dad>;
                clock-names = "ref_clk";
            };
        };
        i2c@c1b5000 {
            compatible = "qcom,i2c-msm-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "qup_phys_addr";
            reg = <0x0c1b5000 0x00000600>;
            interrupt-names = "qup_irq";
            interrupts = <0x00000000 0x00000065 0x00000000>;
            dmas = <0x0000020b 0x00000006 0x00000040 0x20000020 0x00000020 0x0000020b 0x00000007 0x00000020 0x20000020 0x00000020>;
            dma-names = "tx", "rx";
            qcom,master-id = <0x00000054>;
            qcom,clk-freq-out = <0x00061a80>;
            qcom,clk-freq-in = <0x0124f800>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8f283c1d 0x0000003b 0x9ace11dd>;
            qcom,i2c-dat = <0x0000007e 0x00000037 0x00000000>;
            qcom,i2c-clk = <0x0000007e 0x00000038 0x00000000>;
            pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
            pinctrl-0 = <0x0000020c>;
            pinctrl-1 = <0x0000020d>;
            pinctrl-2 = <0x0000020e>;
            status = "okay";
            qcom,smb138x@8 {
                compatible = "qcom,i2c-pmic";
                reg = <0x00000008>;
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                interrupt-parent = <0x0000020f>;
                interrupts = <0x00000000 0x000000d1 0x00000000 0x00000008>;
                interrupt_names = "smb138x";
                interrupt-controller;
                #interrupt-cells = <0x00000003>;
                qcom,periph-map = <0x00000010 0x00000011 0x00000012 0x00000013 0x00000014 0x00000016 0x00000036>;
                linux,phandle = <0x00000210>;
                phandle = <0x00000210>;
                qcom,revid@100 {
                    compatible = "qcom,qpnp-revid";
                    reg = <0x00000100 0x00000100>;
                    linux,phandle = <0x00000211>;
                    phandle = <0x00000211>;
                };
                qcom,tadc@3600 {
                    compatible = "qcom,tadc";
                    reg = <0x00003600 0x00000100>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000000>;
                    #io-channel-cells = <0x00000001>;
                    interrupt-parent = <0x00000210>;
                    interrupts = <0x00000036 0x00000000 0x00000003>;
                    interrupt-names = "eoc";
                    linux,phandle = <0x00000212>;
                    phandle = <0x00000212>;
                    batt_temp@0 {
                        reg = <0x00000000>;
                        qcom,rbias = <0x00010a04>;
                        qcom,rtherm-at-25degc = <0x000109a0>;
                        qcom,beta-coefficient = <0x00000d7a>;
                    };
                    skin_temp@1 {
                        reg = <0x00000001>;
                        qcom,rbias = <0x000080e8>;
                        qcom,rtherm-at-25degc = <0x000109a0>;
                        qcom,beta-coefficient = <0x00000d7a>;
                    };
                    die_temp@2 {
                        reg = <0x00000002>;
                        qcom,scale = <0xfffffae6>;
                        qcom,offset = <0x00061250>;
                    };
                    batt_i@3 {
                        reg = <0x00000003>;
                        qcom,channel = <0x00000003>;
                        qcom,scale = <0xfeced300>;
                    };
                    batt_v@4 {
                        reg = <0x00000004>;
                        qcom,scale = <0x004c4b40>;
                    };
                    input_i@5 {
                        reg = <0x00000005>;
                        qcom,scale = <0x00d9fb92>;
                    };
                    input_v@6 {
                        reg = <0x00000006>;
                        qcom,scale = <0x017d7840>;
                    };
                    otg_i@7 {
                        reg = <0x00000007>;
                        qcom,scale = <0x0057316e>;
                    };
                };
                qcom,smb1381-charger@1000 {
                    compatible = "qcom,smb138x-parallel-slave";
                    qcom,pmic-revid = <0x00000211>;
                    reg = <0x00001000 0x00000700>;
                    #address-cells = <0x00000001>;
                    #size-cells = <0x00000001>;
                    interrupt-parent = <0x00000210>;
                    io-channels = <0x00000212 0x00000001 0x00000212 0x00000002 0x00000212 0x00000003 0x00000212 0x0000000e 0x00000212 0x0000000f 0x00000212 0x00000010 0x00000212 0x00000011>;
                    io-channel-names = "connector_temp", "charger_temp", "batt_i", "connector_temp_thr1", "connector_temp_thr2", "connector_temp_thr3", "charger_temp_max";
                    qcom,chgr@1000 {
                        reg = <0x00001000 0x00000100>;
                        interrupts = <0x00000010 0x00000001 0x00000001>;
                        interrupt-names = "chg-state-change";
                    };
                    qcom,chgr-misc@1600 {
                        reg = <0x00001600 0x00000100>;
                        interrupts = <0x00000016 0x00000001 0x00000001 0x00000016 0x00000006 0x00000001>;
                        interrupt-names = "wdog-bark", "temperature-change";
                    };
                    qcom,smb138x-vbus {
                        status = "disabled";
                        regulator-name = "smb138x-vbus";
                    };
                };
            };
            bq27541-battery@55 {
                status = "ok";
                compatible = "ti,bq27541-battery";
                reg = <0x00000055>;
                qcom,modify-soc-smooth;
            };
            oneplus_fastcg@26 {
                status = "ok";
                compatible = "microchip,oneplus_fastcg";
                reg = <0x00000026>;
                microchip,mcu-en-gpio = <0x0000007e 0x00000060 0x00000000>;
                microchip,usb-sw-1-gpio = <0x0000007e 0x0000005a 0x00000000>;
                microchip,usb-sw-2-gpio = <0x0000007e 0x0000005b 0x00000000>;
                microchip,ap-clk = <0x0000007e 0x0000004f 0x00000000>;
                microchip,ap-data = <0x0000007e 0x00000050 0x00000000>;
                pinctrl-names = "mux_fastchg_active", "mux_fastchg_suspend", "mcu_data_active", "mcu_data_suspend";
                pinctrl-0 = <0x00000213 0x00000214 0x00000215>;
                pinctrl-1 = <0x00000216 0x00000217 0x00000218>;
                pinctrl-2 = <0x00000219>;
                pinctrl-3 = <0x0000021a>;
                clocks = <0x0000003b 0xe623f321 0x0000003b 0x799be48c>;
                clock-names = "snoc", "cnoc";
            };
        };
        i2c@c1b6000 {
            compatible = "qcom,i2c-msm-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "qup_phys_addr";
            reg = <0x0c1b6000 0x00000600>;
            interrupt-names = "qup_irq";
            interrupts = <0x00000000 0x00000066 0x00000000>;
            dmas = <0x0000020b 0x00000008 0x00000040 0x20000020 0x00000020 0x0000020b 0x00000009 0x00000020 0x20000020 0x00000020>;
            dma-names = "tx", "rx";
            qcom,master-id = <0x00000054>;
            qcom,clk-freq-out = <0x00061a80>;
            qcom,clk-freq-in = <0x0124f800>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8f283c1d 0x0000003b 0x1bf9a57e>;
            qcom,i2c-dat = <0x0000007e 0x00000006 0x00000000>;
            qcom,i2c-clk = <0x0000007e 0x00000007 0x00000000>;
            pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
            pinctrl-0 = <0x0000021b>;
            pinctrl-1 = <0x0000021c>;
            pinctrl-2 = <0x0000021d>;
            status = "disabled";
        };
        i2c@c1b7000 {
            compatible = "qcom,i2c-msm-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "qup_phys_addr";
            reg = <0x0c1b7000 0x00000600>;
            interrupt-names = "qup_irq";
            interrupts = <0x00000000 0x00000067 0x00000000>;
            dmas = <0x0000020b 0x0000000a 0x00000040 0x20000020 0x00000020 0x0000020b 0x0000000b 0x00000020 0x20000020 0x00000020>;
            dma-names = "tx", "rx";
            qcom,master-id = <0x00000056>;
            qcom,clk-freq-out = <0x00061a80>;
            qcom,clk-freq-in = <0x0124f800>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8f283c1d 0x0000003b 0x336d4170>;
            qcom,i2c-dat = <0x0000007e 0x00000033 0x00000000>;
            qcom,i2c-clk = <0x0000007e 0x00000034 0x00000000>;
            pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
            pinctrl-0 = <0x0000021e>;
            pinctrl-1 = <0x0000021f>;
            pinctrl-2 = <0x00000220>;
            status = "ok";
            tfa9891@36 {
                compatible = "nxp,tfa9891";
                reg = <0x00000036>;
                reset-gpio = <0x0000007e 0x00000031 0x00000000>;
                irq-gpio = <0x0000007e 0x00000032 0x00000000>;
                bob_power-supply = <0x00000035>;
                qcom,bob_power-voltage-level = <0x002d0370 0x002d2a80>;
                qcom,bob_power-current-level = <0x000000c8 0x000c3500>;
                status = "ok";
            };
        };
        i2c@c1b8000 {
            compatible = "qcom,i2c-msm-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "qup_phys_addr";
            reg = <0x0c1b8000 0x00000600>;
            interrupt-names = "qup_irq";
            interrupts = <0x00000000 0x00000068 0x00000000>;
            dmas = <0x0000020b 0x0000000c 0x00000040 0x20000020 0x00000020 0x0000020b 0x0000000d 0x00000020 0x20000020 0x00000020>;
            dma-names = "tx", "rx";
            qcom,master-id = <0x00000054>;
            qcom,clk-freq-out = <0x00061a80>;
            qcom,clk-freq-in = <0x0124f800>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8f283c1d 0x0000003b 0xbd22539d>;
            qcom,i2c-dat = <0x0000007e 0x00000043 0x00000000>;
            qcom,i2c-clk = <0x0000007e 0x00000044 0x00000000>;
            pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
            pinctrl-0 = <0x00000221>;
            pinctrl-1 = <0x00000222>;
            pinctrl-2 = <0x00000223>;
            status = "disabled";
        };
        i2c@c1b9000 {
            compatible = "qcom,i2c-msm-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "qup_phys_addr";
            reg = <0x0c1b9000 0x00000600>;
            interrupt-names = "qup_irq";
            interrupts = <0x00000000 0x00000069 0x00000000>;
            dmas = <0x0000020b 0x0000000e 0x00000040 0x20000020 0x00000020 0x0000020b 0x0000000f 0x00000020 0x20000020 0x00000020>;
            dma-names = "tx", "rx";
            qcom,master-id = <0x00000054>;
            qcom,clk-freq-out = <0x00061a80>;
            qcom,clk-freq-in = <0x0124f800>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8f283c1d 0x0000003b 0xe2b2ce1d>;
            qcom,i2c-dat = <0x0000007e 0x0000003c 0x00000000>;
            qcom,i2c-clk = <0x0000007e 0x0000003d 0x00000000>;
            pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
            pinctrl-0 = <0x00000224>;
            pinctrl-1 = <0x00000225>;
            pinctrl-2 = <0x00000226>;
            status = "disabled";
        };
        i2c@c1ba000 {
            compatible = "qcom,i2c-msm-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "qup_phys_addr";
            reg = <0x0c1ba000 0x00000600>;
            interrupt-names = "qup_irq";
            interrupts = <0x00000000 0x0000006a 0x00000000>;
            dmas = <0x0000020b 0x00000010 0x00000040 0x20000020 0x00000020 0x0000020b 0x00000011 0x00000020 0x20000020 0x00000020>;
            dma-names = "tx", "rx";
            qcom,master-id = <0x00000054>;
            qcom,clk-freq-out = <0x00061a80>;
            qcom,clk-freq-in = <0x0124f800>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8f283c1d 0x0000003b 0x894bcea4>;
            qcom,i2c-dat = <0x0000007e 0x00000053 0x00000000>;
            qcom,i2c-clk = <0x0000007e 0x00000054 0x00000000>;
            pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
            pinctrl-0 = <0x00000227>;
            pinctrl-1 = <0x00000228>;
            pinctrl-2 = <0x00000229>;
            status = "disabled";
        };
        spi@c175000 {
            compatible = "qcom,spi-qup-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "spi_physical", "spi_bam_physical";
            reg = <0x0c175000 0x00000600 0x0c144000 0x00025000>;
            interrupt-names = "spi_irq", "spi_bam_irq";
            interrupts = <0x00000000 0x0000005f 0x00000000 0x00000000 0x000000ee 0x00000000>;
            spi-max-frequency = <0x02faf080>;
            qcom,use-bam;
            qcom,ver-reg-exists;
            qcom,bam-consumer-pipe-index = <0x00000006>;
            qcom,bam-producer-pipe-index = <0x00000007>;
            qcom,master-id = <0x00000056>;
            qcom,use-pinctrl;
            pinctrl-names = "spi_default", "spi_sleep";
            pinctrl-0 = <0x0000022a>;
            pinctrl-1 = <0x0000022b>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8caa5b4f 0x0000003b 0x759a76b0>;
            status = "ok";
            qcom,disable-autosuspend;
            ese@0 {
                compatible = "nxp,p61";
                reg = <0x00000000>;
                spi-max-frequency = <0x007a1200>;
            };
        };
        spi@c176000 {
            compatible = "qcom,spi-qup-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "spi_physical", "spi_bam_physical";
            reg = <0x0c176000 0x00000600 0x0c144000 0x00025000>;
            interrupt-names = "spi_irq", "spi_bam_irq";
            interrupts = <0x00000000 0x00000060 0x00000000 0x00000000 0x000000ee 0x00000000>;
            spi-max-frequency = <0x02faf080>;
            qcom,use-bam;
            qcom,ver-reg-exists;
            qcom,bam-consumer-pipe-index = <0x00000008>;
            qcom,bam-producer-pipe-index = <0x00000009>;
            qcom,master-id = <0x00000056>;
            qcom,use-pinctrl;
            pinctrl-names = "spi_default", "spi_sleep";
            pinctrl-0 = <0x0000022c>;
            pinctrl-1 = <0x0000022d>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8caa5b4f 0x0000003b 0x3e77d48f>;
            status = "disabled";
        };
        spi@c177000 {
            compatible = "qcom,spi-qup-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "spi_physical", "spi_bam_physical";
            reg = <0x0c177000 0x00000600 0x0c144000 0x00025000>;
            interrupt-names = "spi_irq", "spi_bam_irq";
            interrupts = <0x00000000 0x00000061 0x00000000 0x00000000 0x000000ee 0x00000000>;
            spi-max-frequency = <0x02faf080>;
            qcom,use-bam;
            qcom,ver-reg-exists;
            qcom,bam-consumer-pipe-index = <0x0000000a>;
            qcom,bam-producer-pipe-index = <0x0000000b>;
            qcom,master-id = <0x00000056>;
            qcom,use-pinctrl;
            pinctrl-names = "spi_default", "spi_sleep";
            pinctrl-0 = <0x0000022e>;
            pinctrl-1 = <0x0000022f>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8caa5b4f 0x0000003b 0xfb978880>;
            status = "disabled";
        };
        spi@c178000 {
            compatible = "qcom,spi-qup-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "spi_physical", "spi_bam_physical";
            reg = <0x0c178000 0x00000600 0x0c144000 0x00025000>;
            interrupt-names = "spi_irq", "spi_bam_irq";
            interrupts = <0x00000000 0x00000062 0x00000000 0x00000000 0x000000ee 0x00000000>;
            spi-max-frequency = <0x02faf080>;
            qcom,use-bam;
            qcom,ver-reg-exists;
            qcom,bam-consumer-pipe-index = <0x0000000c>;
            qcom,bam-producer-pipe-index = <0x0000000d>;
            qcom,master-id = <0x00000056>;
            qcom,use-pinctrl;
            pinctrl-names = "spi_default", "spi_sleep";
            pinctrl-0 = <0x00000230>;
            pinctrl-1 = <0x00000231>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8caa5b4f 0x0000003b 0x80f8722f>;
            status = "disabled";
        };
        spi@c179000 {
            compatible = "qcom,spi-qup-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "spi_physical", "spi_bam_physical";
            reg = <0x0c179000 0x00000600 0x0c144000 0x00025000>;
            interrupt-names = "spi_irq", "spi_bam_irq";
            interrupts = <0x00000000 0x00000063 0x00000000 0x00000000 0x000000ee 0x00000000>;
            spi-max-frequency = <0x02faf080>;
            qcom,use-bam;
            qcom,ver-reg-exists;
            qcom,bam-consumer-pipe-index = <0x0000000e>;
            qcom,bam-producer-pipe-index = <0x0000000f>;
            qcom,master-id = <0x00000056>;
            qcom,use-pinctrl;
            pinctrl-names = "spi_default", "spi_sleep";
            pinctrl-0 = <0x00000232>;
            pinctrl-1 = <0x00000233>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8caa5b4f 0x0000003b 0xbf3e15d7>;
            status = "disabled";
        };
        spi@c17a000 {
            compatible = "qcom,spi-qup-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "spi_physical", "spi_bam_physical";
            reg = <0x0c17a000 0x00000600 0x0c144000 0x00025000>;
            interrupt-names = "spi_irq", "spi_bam_irq";
            interrupts = <0x00000000 0x00000064 0x00000000 0x00000000 0x000000ee 0x00000000>;
            spi-max-frequency = <0x02faf080>;
            qcom,use-bam;
            qcom,ver-reg-exists;
            qcom,bam-consumer-pipe-index = <0x00000010>;
            qcom,bam-producer-pipe-index = <0x00000011>;
            qcom,master-id = <0x00000056>;
            qcom,use-pinctrl;
            pinctrl-names = "spi_default", "spi_sleep";
            pinctrl-0 = <0x00000234>;
            pinctrl-1 = <0x00000235>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8caa5b4f 0x0000003b 0x780d9f85>;
            status = "disabled";
        };
        spi@c1b5000 {
            compatible = "qcom,spi-qup-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "spi_physical", "spi_bam_physical";
            reg = <0x0c1b5000 0x00000600 0x0c184000 0x00025000>;
            interrupt-names = "spi_irq", "spi_bam_irq";
            interrupts = <0x00000000 0x00000065 0x00000000 0x00000000 0x000000ef 0x00000000>;
            spi-max-frequency = <0x02faf080>;
            qcom,use-bam;
            qcom,ver-reg-exists;
            qcom,bam-consumer-pipe-index = <0x00000006>;
            qcom,bam-producer-pipe-index = <0x00000007>;
            qcom,master-id = <0x00000054>;
            qcom,use-pinctrl;
            pinctrl-names = "spi_default", "spi_sleep";
            pinctrl-0 = <0x00000236>;
            pinctrl-1 = <0x00000237>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8f283c1d 0x0000003b 0xa32604cc>;
            status = "disabled";
        };
        spi@c1b6000 {
            compatible = "qcom,spi-qup-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "spi_physical", "spi_bam_physical";
            reg = <0x0c1b6000 0x00000600 0x0c184000 0x00025000>;
            interrupt-names = "spi_irq", "spi_bam_irq";
            interrupts = <0x00000000 0x00000066 0x00000000 0x00000000 0x000000ef 0x00000000>;
            spi-max-frequency = <0x02faf080>;
            qcom,use-bam;
            qcom,ver-reg-exists;
            qcom,bam-consumer-pipe-index = <0x00000008>;
            qcom,bam-producer-pipe-index = <0x00000009>;
            qcom,master-id = <0x00000054>;
            qcom,use-pinctrl;
            pinctrl-names = "spi_default", "spi_sleep";
            pinctrl-0 = <0x00000238>;
            pinctrl-1 = <0x00000239>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8f283c1d 0x0000003b 0xbf54ca6d>;
            status = "disabled";
        };
        spi@c1b7000 {
            compatible = "qcom,spi-qup-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "spi_physical", "spi_bam_physical";
            reg = <0x0c1b7000 0x00000600 0x0c184000 0x00025000>;
            interrupt-names = "spi_irq", "spi_bam_irq";
            interrupts = <0x00000000 0x00000067 0x00000000 0x00000000 0x000000ef 0x00000000>;
            spi-max-frequency = <0x02faf080>;
            qcom,use-bam;
            qcom,ver-reg-exists;
            qcom,bam-consumer-pipe-index = <0x0000000a>;
            qcom,bam-producer-pipe-index = <0x0000000b>;
            qcom,master-id = <0x00000054>;
            qcom,use-pinctrl;
            pinctrl-names = "spi_default", "spi_sleep";
            pinctrl-0 = <0x0000023a>;
            pinctrl-1 = <0x0000023b>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8f283c1d 0x0000003b 0xc68509d6>;
            status = "disabled";
        };
        spi@c1b8000 {
            compatible = "qcom,spi-qup-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "spi_physical", "spi_bam_physical";
            reg = <0x0c1b8000 0x00000600 0x0c184000 0x00025000>;
            interrupt-names = "spi_irq", "spi_bam_irq";
            interrupts = <0x00000000 0x00000068 0x00000000 0x00000000 0x000000ef 0x00000000>;
            spi-max-frequency = <0x02faf080>;
            qcom,use-bam;
            qcom,ver-reg-exists;
            qcom,bam-consumer-pipe-index = <0x0000000c>;
            qcom,bam-producer-pipe-index = <0x0000000d>;
            qcom,master-id = <0x00000054>;
            qcom,use-pinctrl;
            pinctrl-names = "spi_default", "spi_sleep";
            pinctrl-0 = <0x0000023c>;
            pinctrl-1 = <0x0000023d>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8f283c1d 0x0000003b 0x01a72b93>;
            status = "ok";
        };
        spi@c1b9000 {
            compatible = "qcom,spi-qup-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "spi_physical", "spi_bam_physical";
            reg = <0x0c1b9000 0x00000600 0x0c184000 0x00025000>;
            interrupt-names = "spi_irq", "spi_bam_irq";
            interrupts = <0x00000000 0x00000069 0x00000000 0x00000000 0x000000ef 0x00000000>;
            spi-max-frequency = <0x02faf080>;
            qcom,use-bam;
            qcom,ver-reg-exists;
            qcom,bam-consumer-pipe-index = <0x0000000e>;
            qcom,bam-producer-pipe-index = <0x0000000f>;
            qcom,master-id = <0x00000054>;
            qcom,use-pinctrl;
            pinctrl-names = "spi_default", "spi_sleep";
            pinctrl-0 = <0x0000023e>;
            pinctrl-1 = <0x0000023f>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8f283c1d 0x0000003b 0xf40999cd>;
            status = "disabled";
        };
        spi@c1ba000 {
            compatible = "qcom,spi-qup-v2";
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            reg-names = "spi_physical", "spi_bam_physical";
            reg = <0x0c1ba000 0x00000600 0x0c184000 0x00025000>;
            interrupt-names = "spi_irq", "spi_bam_irq";
            interrupts = <0x00000000 0x0000006a 0x00000000 0x00000000 0x000000ef 0x00000000>;
            spi-max-frequency = <0x02faf080>;
            qcom,use-bam;
            qcom,ver-reg-exists;
            qcom,bam-consumer-pipe-index = <0x00000010>;
            qcom,bam-producer-pipe-index = <0x00000011>;
            qcom,master-id = <0x00000054>;
            qcom,use-pinctrl;
            pinctrl-names = "spi_default", "spi_sleep";
            pinctrl-0 = <0x00000240>;
            pinctrl-1 = <0x00000241>;
            clock-names = "iface_clk", "core_clk";
            clocks = <0x0000003b 0x8f283c1d 0x0000003b 0xfe1bd34a>;
            status = "disabled";
        };
        uart@c16f000 {
            compatible = "qcom,msm-hsuart-v14";
            reg = <0x0c16f000 0x00000200 0x0c144000 0x00025000>;
            reg-names = "core_mem", "bam_mem";
            interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
            #address-cells = <0x00000000>;
            interrupt-parent = <0x00000242>;
            interrupts = <0x00000000 0x00000001 0x00000002>;
            #interrupt-cells = <0x00000001>;
            interrupt-map-mask = <0xffffffff>;
            interrupt-map = <0x00000000 0x00000001 0x00000000 0x00000000 0x0000006b 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x000000ee 0x00000000 0x00000002 0x0000007e 0x00000001 0x00000000>;
            qcom,inject-rx-on-wakeup;
            qcom,rx-char-to-inject = <0x000000fd>;
            qcom,bam-tx-ep-pipe-index = <0x00000000>;
            qcom,bam-rx-ep-pipe-index = <0x00000001>;
            qcom,master-id = <0x00000056>;
            clock-names = "core_clk", "iface_clk";
            clocks = <0x0000003b 0xc7c62f90 0x0000003b 0x8caa5b4f>;
            pinctrl-names = "sleep", "default";
            pinctrl-0 = <0x00000243>;
            pinctrl-1 = <0x00000244>;
            qcom,msm-bus,name = "buart1";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000056 0x00000200 0x00000000 0x00000000 0x00000056 0x00000200 0x000001f4 0x00000320>;
            status = "disabled";
            linux,phandle = <0x00000242>;
            phandle = <0x00000242>;
        };
        uart@c170000 {
            compatible = "qcom,msm-hsuart-v14";
            reg = <0x0c170000 0x00000200 0x0c144000 0x00025000>;
            reg-names = "core_mem", "bam_mem";
            interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
            #address-cells = <0x00000000>;
            interrupt-parent = <0x00000245>;
            interrupts = <0x00000000 0x00000001 0x00000002>;
            #interrupt-cells = <0x00000001>;
            interrupt-map-mask = <0xffffffff>;
            interrupt-map = <0x00000000 0x00000001 0x00000000 0x00000000 0x0000006c 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x000000ee 0x00000000 0x00000002 0x0000007e 0x00000022 0x00000000>;
            qcom,inject-rx-on-wakeup;
            qcom,rx-char-to-inject = <0x000000fd>;
            qcom,bam-tx-ep-pipe-index = <0x00000002>;
            qcom,bam-rx-ep-pipe-index = <0x00000003>;
            qcom,master-id = <0x00000056>;
            clock-names = "core_clk", "iface_clk";
            clocks = <0x0000003b 0xf8a61c96 0x0000003b 0x8caa5b4f>;
            pinctrl-names = "sleep", "default";
            pinctrl-0 = <0x00000246>;
            pinctrl-1 = <0x00000247>;
            qcom,msm-bus,name = "buart2";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000056 0x00000200 0x00000000 0x00000000 0x00000056 0x00000200 0x000001f4 0x00000320>;
            status = "disabled";
            linux,phandle = <0x00000245>;
            phandle = <0x00000245>;
        };
        uart@c171000 {
            compatible = "qcom,msm-hsuart-v14";
            reg = <0x0c171000 0x00000200 0x0c144000 0x00025000>;
            reg-names = "core_mem", "bam_mem";
            interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
            #address-cells = <0x00000000>;
            interrupt-parent = <0x00000248>;
            interrupts = <0x00000000 0x00000001 0x00000002>;
            #interrupt-cells = <0x00000001>;
            interrupt-map-mask = <0xffffffff>;
            interrupt-map = <0x00000000 0x00000001 0x00000000 0x00000000 0x0000006d 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x000000ee 0x00000000 0x00000002 0x0000007e 0x0000002e 0x00000000>;
            qcom,inject-rx-on-wakeup;
            qcom,rx-char-to-inject = <0x000000fd>;
            qcom,bam-tx-ep-pipe-index = <0x00000004>;
            qcom,bam-rx-ep-pipe-index = <0x00000005>;
            qcom,master-id = <0x00000056>;
            clock-names = "core_clk", "iface_clk";
            clocks = <0x0000003b 0xc3298bd7 0x0000003b 0x8caa5b4f>;
            pinctrl-names = "sleep", "default";
            pinctrl-0 = <0x00000249 0x0000024a 0x0000024b>;
            pinctrl-1 = <0x0000024c 0x0000024d 0x0000024e>;
            qcom,msm-bus,name = "buart3";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000056 0x00000200 0x00000000 0x00000000 0x00000056 0x00000200 0x000001f4 0x00000320>;
            status = "ok";
            linux,phandle = <0x00000248>;
            phandle = <0x00000248>;
        };
        uart@c1af000 {
            compatible = "qcom,msm-hsuart-v14";
            reg = <0x0c1af000 0x00000200 0x0c184000 0x00025000>;
            reg-names = "core_mem", "bam_mem";
            interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
            #address-cells = <0x00000000>;
            interrupt-parent = <0x0000024f>;
            interrupts = <0x00000000 0x00000001 0x00000002>;
            #interrupt-cells = <0x00000001>;
            interrupt-map-mask = <0xffffffff>;
            interrupt-map = <0x00000000 0x00000001 0x00000000 0x00000000 0x00000071 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x000000ef 0x00000000 0x00000002 0x0000007e 0x00000036 0x00000000>;
            qcom,inject-rx-on-wakeup;
            qcom,rx-char-to-inject = <0x000000fd>;
            qcom,bam-tx-ep-pipe-index = <0x00000000>;
            qcom,bam-rx-ep-pipe-index = <0x00000001>;
            qcom,master-id = <0x00000054>;
            clock-names = "core_clk", "iface_clk";
            clocks = <0x0000003b 0x8c3512ff 0x0000003b 0x8f283c1d>;
            pinctrl-names = "sleep", "default";
            pinctrl-0 = <0x00000250>;
            pinctrl-1 = <0x00000251>;
            qcom,msm-bus,name = "buart1";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000056 0x00000200 0x00000000 0x00000000 0x00000056 0x00000200 0x000001f4 0x00000320>;
            status = "disabled";
            linux,phandle = <0x0000024f>;
            phandle = <0x0000024f>;
        };
        uart@c1b0000 {
            compatible = "qcom,msm-hsuart-v14";
            reg = <0x0c1b0000 0x00000200 0x0c184000 0x00025000>;
            reg-names = "core_mem", "bam_mem";
            interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
            #address-cells = <0x00000000>;
            interrupt-parent = <0x00000252>;
            interrupts = <0x00000000 0x00000001 0x00000002>;
            #interrupt-cells = <0x00000001>;
            interrupt-map-mask = <0xffffffff>;
            interrupt-map = <0x00000000 0x00000001 0x00000000 0x00000000 0x00000072 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x000000ef 0x00000000 0x00000002 0x0000007e 0x00000005 0x00000000>;
            qcom,inject-rx-on-wakeup;
            qcom,rx-char-to-inject = <0x000000fd>;
            qcom,bam-tx-ep-pipe-index = <0x00000002>;
            qcom,bam-rx-ep-pipe-index = <0x00000003>;
            qcom,master-id = <0x00000054>;
            clock-names = "core_clk", "iface_clk";
            clocks = <0x0000003b 0x1e1965a3 0x0000003b 0x8f283c1d>;
            pinctrl-names = "sleep", "default";
            pinctrl-0 = <0x00000253>;
            pinctrl-1 = <0x00000254>;
            qcom,msm-bus,name = "buart2";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000056 0x00000200 0x00000000 0x00000000 0x00000056 0x00000200 0x000001f4 0x00000320>;
            status = "disabled";
            linux,phandle = <0x00000252>;
            phandle = <0x00000252>;
        };
        uart@c1b1000 {
            compatible = "qcom,msm-hsuart-v14";
            reg = <0x0c1b1000 0x00000200 0x0c184000 0x00025000>;
            reg-names = "core_mem", "bam_mem";
            interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
            #address-cells = <0x00000000>;
            interrupt-parent = <0x00000255>;
            interrupts = <0x00000000 0x00000001 0x00000002>;
            #interrupt-cells = <0x00000001>;
            interrupt-map-mask = <0xffffffff>;
            interrupt-map = <0x00000000 0x00000001 0x00000000 0x00000000 0x00000073 0x00000000 0x00000001 0x00000001 0x00000000 0x00000000 0x000000ef 0x00000000 0x00000002 0x0000007e 0x00000032 0x00000000>;
            qcom,inject-rx-on-wakeup;
            qcom,rx-char-to-inject = <0x000000fd>;
            qcom,bam-tx-ep-pipe-index = <0x00000004>;
            qcom,bam-rx-ep-pipe-index = <0x00000005>;
            qcom,master-id = <0x00000054>;
            clock-names = "core_clk", "iface_clk";
            clocks = <0x0000003b 0x382415ab 0x0000003b 0x8f283c1d>;
            pinctrl-names = "sleep", "default";
            pinctrl-0 = <0x00000256>;
            pinctrl-1 = <0x00000257>;
            qcom,msm-bus,name = "buart3";
            qcom,msm-bus,num-cases = <0x00000002>;
            qcom,msm-bus,num-paths = <0x00000001>;
            qcom,msm-bus,vectors-KBps = <0x00000056 0x00000200 0x00000000 0x00000000 0x00000056 0x00000200 0x000001f4 0x00000320>;
            status = "disabled";
            linux,phandle = <0x00000255>;
            phandle = <0x00000255>;
        };
        qcom,avtimer@170f7000 {
            compatible = "qcom,avtimer";
            reg = <0x170f700c 0x00000004 0x170f7010 0x00000004>;
            reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
            qcom,clk-div = <0x0000001b>;
        };
        sound-9335 {
            compatible = "qcom,msm8998-asoc-snd-tasha";
            qcom,model = "msm8998-tasha-snd-card";
            qcom,ext-disp-audio-rx;
            qcom,wcn-btfm;
            qcom,mi2s-audio-intf;
            qcom,auxpcm-audio-intf;
            qcom,msm-mi2s-master = <0x00000001 0x00000001 0x00000001 0x00000001>;
            reg = <0x1711a000 0x00000004 0x1711b000 0x00000004 0x1711c000 0x00000004 0x1711d000 0x00000004>;
            reg-names = "lpaif_pri_mode_muxsel", "lpaif_sec_mode_muxsel", "lpaif_tert_mode_muxsel", "lpaif_quat_mode_muxsel";
            qcom,audio-routing = "AIF4 VI", "MCLK", "RX_BIAS", "MCLK", "MADINPUT", "MCLK", "AMIC2", "MIC BIAS2", "MIC BIAS2", "Headset Mic", "AMIC3", "MIC BIAS2", "MIC BIAS2", "ANCRight Headset Mic", "AMIC4", "MIC BIAS2", "MIC BIAS2", "ANCLeft Headset Mic", "AMIC5", "MIC BIAS3", "MIC BIAS3", "Handset Mic", "AMIC6", "MIC BIAS4", "MIC BIAS4", "Analog Mic6", "DMIC0", "MIC BIAS1", "MIC BIAS1", "Digital Mic0", "DMIC1", "MIC BIAS1", "MIC BIAS1", "Digital Mic1", "DMIC2", "MIC BIAS4", "MIC BIAS4", "Digital Mic2", "DMIC3", "MIC BIAS4", "MIC BIAS4", "Digital Mic3", "DMIC4", "MIC BIAS3", "MIC BIAS3", "Digital Mic4", "DMIC5", "MIC BIAS3", "MIC BIAS3", "Digital Mic5", "SpkrLeft IN", "SPK1 OUT", "SpkrRight IN", "SPK2 OUT";
            qcom,msm-mbhc-hphl-swh = <0x00000001>;
            qcom,msm-mbhc-gnd-swh = <0x00000001>;
            qcom,us-euro-gpios;
            qcom,hph-en0-gpio = <0x00000258>;
            qcom,hph-en1-gpio = <0x00000259>;
            qcom,tasha-mclk-clk-freq = <0x00927c00>;
            asoc-platform = <0x0000025a 0x0000025b 0x0000025c 0x0000025d 0x0000025e 0x0000025f 0x00000260 0x00000261 0x00000262 0x00000263 0x00000264 0x00000265 0x00000266 0x00000267 0x00000268 0x00000269>;
            asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-cpe-lsm", "msm-compr-dsp", "msm-pcm-dsp-noirq", "msm-cpe-lsm.3", "msm-transcode-loopback";
            asoc-cpu = <0x0000026a 0x0000026b 0x0000026c 0x0000026d 0x0000026e 0x0000026f 0x00000270 0x00000271 0x00000272 0x00000273 0x00000274 0x00000275 0x00000276 0x00000277 0x00000278 0x00000279 0x0000027a 0x0000027b 0x0000027c 0x0000027d 0x0000027e 0x0000027f 0x00000280 0x00000281 0x00000282 0x00000283 0x00000284 0x00000285 0x00000286 0x00000287 0x00000288 0x00000289 0x0000028a 0x0000028b 0x0000028c 0x0000028d 0x0000028e 0x0000028f 0x00000290 0x00000291 0x00000292 0x00000293 0x00000294 0x00000295>;
            asoc-cpu-names = "msm-dai-q6-hdmi.8", "msm-dai-q6-dp.24608", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385", "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387", "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389", "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391", "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393", "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394", "msm-dai-q6-dev.16396", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913";
            asoc-codec = <0x00000296 0x00000297>;
            asoc-codec-names = "msm-stub-codec.1", "msm-ext-disp-audio-codec-rx";
            qcom,wsa-max-devs;
            qcom,wsa-devs;
            qcom,wsa-aux-dev-prefix;
            qcom,mbhc-audio-jack-type = "4-pole-jack";
            msm_cdc_pinctrl@67 {
                compatible = "qcom,msm-cdc-pinctrl";
                pinctrl-names = "aud_active", "aud_sleep";
                pinctrl-0 = <0x00000298>;
                pinctrl-1 = <0x00000299>;
                linux,phandle = <0x00000258>;
                phandle = <0x00000258>;
            };
            msm_cdc_pinctrl@68 {
                compatible = "qcom,msm-cdc-pinctrl";
                pinctrl-names = "aud_active", "aud_sleep";
                pinctrl-0 = <0x0000029a>;
                pinctrl-1 = <0x0000029b>;
                linux,phandle = <0x00000259>;
                phandle = <0x00000259>;
            };
        };
        sound-tavil {
            compatible = "qcom,msm8998-asoc-snd-tavil";
            qcom,model = "msm8998-tavil-snd-card";
            qcom,ext-disp-audio-rx;
            qcom,wcn-btfm;
            qcom,mi2s-audio-intf;
            qcom,auxpcm-audio-intf;
            qcom,msm-mi2s-master = <0x00000001 0x00000001 0x00000001 0x00000001>;
            reg = <0x1711a000 0x00000004 0x1711b000 0x00000004 0x1711c000 0x00000004 0x1711d000 0x00000004>;
            reg-names = "lpaif_pri_mode_muxsel", "lpaif_sec_mode_muxsel", "lpaif_tert_mode_muxsel", "lpaif_quat_mode_muxsel";
            qcom,audio-routing = "AIF4 VI", "MCLK", "RX_BIAS", "MCLK", "MADINPUT", "MCLK", "hifi amp", "LINEOUT1", "hifi amp", "LINEOUT2", "AMIC2", "MIC BIAS2", "MIC BIAS2", "Headset Mic", "AMIC3", "MIC BIAS2", "MIC BIAS2", "ANCRight Headset Mic", "AMIC4", "MIC BIAS2", "MIC BIAS2", "ANCLeft Headset Mic", "AMIC5", "MIC BIAS3", "MIC BIAS3", "Handset Mic", "DMIC0", "MIC BIAS1", "MIC BIAS1", "Digital Mic0", "DMIC1", "MIC BIAS1", "MIC BIAS1", "Digital Mic1", "DMIC2", "MIC BIAS3", "MIC BIAS3", "Digital Mic2", "DMIC3", "MIC BIAS3", "MIC BIAS3", "Digital Mic3", "DMIC4", "MIC BIAS4", "MIC BIAS4", "Digital Mic4", "DMIC5", "MIC BIAS4", "MIC BIAS4", "Digital Mic5", "SpkrLeft IN", "SPK1 OUT", "SpkrRight IN", "SPK2 OUT";
            qcom,msm-mbhc-hphl-swh = <0x00000000>;
            qcom,msm-mbhc-gnd-swh = <0x00000000>;
            qcom,us-euro-gpios = <0x0000029c>;
            qcom,hph-en0-gpio = <0x0000029d>;
            qcom,hph-en1-gpio = <0x0000029e>;
            qcom,tavil-mclk-clk-freq = <0x00927c00>;
            qcom,usbc-analog-en1_gpio;
            qcom,usbc-analog-en2_n_gpio;
            asoc-platform = <0x0000025a 0x0000025b 0x0000025c 0x0000025d 0x0000025e 0x0000025f 0x00000260 0x00000261 0x00000262 0x00000263 0x00000264 0x00000265 0x00000266 0x00000267 0x00000269>;
            asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-cpe-lsm", "msm-compr-dsp", "msm-pcm-dsp-noirq", "msm-transcode-loopback";
            asoc-cpu = <0x0000026a 0x0000026b 0x0000026c 0x0000026d 0x0000026e 0x0000026f 0x00000270 0x00000271 0x00000272 0x00000273 0x00000274 0x00000275 0x00000276 0x00000277 0x00000278 0x00000279 0x0000027a 0x0000027b 0x0000027c 0x0000027d 0x0000027e 0x0000027f 0x00000280 0x00000281 0x00000282 0x00000283 0x00000284 0x00000285 0x00000286 0x00000287 0x00000288 0x00000289 0x0000028a 0x0000028b 0x0000028c 0x0000028d 0x0000028e 0x0000028f 0x00000290 0x00000291 0x00000292 0x00000293 0x00000294 0x00000295>;
            asoc-cpu-names = "msm-dai-q6-hdmi.8", "msm-dai-q6-dp.24608", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385", "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387", "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389", "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391", "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393", "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394", "msm-dai-q6-dev.16396", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913";
            asoc-codec = <0x00000296 0x00000297>;
            asoc-codec-names = "msm-stub-codec.1", "msm-ext-disp-audio-codec-rx";
            qcom,wsa-max-devs = <0x00000002>;
            qcom,wsa-devs = <0x0000029f 0x000002a0 0x000002a1 0x000002a2>;
            qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight", "SpkrLeft", "SpkrRight";
        };
        qcom,msm-cpe-lsm {
            compatible = "qcom,msm-cpe-lsm";
            qcom,msm-cpe-lsm-id = <0x00000001>;
            linux,phandle = <0x00000265>;
            phandle = <0x00000265>;
        };
        qcom,msm-cpe-lsm@3 {
            compatible = "qcom,msm-cpe-lsm";
            qcom,msm-cpe-lsm-id = <0x00000003>;
            linux,phandle = <0x00000268>;
            phandle = <0x00000268>;
        };
        qcom,wcd-dsp-mgr {
            compatible = "qcom,wcd-dsp-mgr";
            qcom,wdsp-components = <0x000002a3 0x00000000 0x000002a4 0x00000001 0x000002a5 0x00000002>;
            qcom,img-filename = "cpe_9340";
        };
        msm_cdc_pinctrl@75 {
            compatible = "qcom,msm-cdc-pinctrl";
            pinctrl-names = "aud_active", "aud_sleep";
            pinctrl-0 = <0x000002a6>;
            pinctrl-1 = <0x000002a7>;
            status = "disabled";
        };
        msm_cdc_pinctrl@59 {
            compatible = "qcom,msm-cdc-pinctrl";
            pinctrl-names = "aud_active", "aud_sleep";
            pinctrl-0 = <0x000002a8>;
            pinctrl-1 = <0x000002a9>;
            status = "disabled";
        };
        msm_cdc_pinctrl@60 {
            compatible = "qcom,msm-cdc-pinctrl";
            pinctrl-names = "aud_active", "aud_sleep";
            pinctrl-0 = <0x000002aa>;
            pinctrl-1 = <0x000002ab>;
            status = "disabled";
        };
        wcd9xxx-irq {
            status = "ok";
            compatible = "qcom,wcd9xxx-irq";
            interrupt-controller;
            #interrupt-cells = <0x00000001>;
            interrupt-parent = <0x0000007e>;
            qcom,gpio-connect = <0x0000007e 0x00000036 0x00000000>;
            pinctrl-names = "default";
            pinctrl-0 = <0x000002ac>;
            linux,phandle = <0x0000003e>;
            phandle = <0x0000003e>;
        };
        audio_ext_clk {
            status = "ok";
            compatible = "qcom,audio-ref-clk";
            qcom,audio-ref-clk-gpio = <0x00000091 0x0000000d 0x00000000>;
            clock-names = "osr_clk";
            clocks = <0x0000003b 0xaa1157a6>;
            qcom,node_has_rpm_clock;
            #clock-cells = <0x00000001>;
            pinctrl-names = "sleep", "active";
            pinctrl-0 = <0x000002ad>;
            pinctrl-1 = <0x000002ae>;
            linux,phandle = <0x00000040>;
            phandle = <0x00000040>;
        };
        audio_ext_clk_lnbb {
            status = "disabled";
            compatible = "qcom,audio-ref-clk";
            clock-names = "osr_clk";
            clocks = <0x0000003b 0xf83e6387>;
            qcom,node_has_rpm_clock;
            #clock-cells = <0x00000001>;
            linux,phandle = <0x00000046>;
            phandle = <0x00000046>;
        };
        msm_cdc_pinctrl@64 {
            compatible = "qcom,msm-cdc-pinctrl";
            qcom,cdc-rst-n-gpio = <0x0000007e 0x00000040 0x00000000>;
            pinctrl-names = "aud_active", "aud_sleep";
            pinctrl-0 = <0x000002af>;
            pinctrl-1 = <0x000002b0>;
            linux,phandle = <0x0000003f>;
            phandle = <0x0000003f>;
        };
        qocm,wcd-dsp-glink {
            compatible = "qcom,wcd-dsp-glink";
        };
        qcom,sde_kms@c900000 {
            compatible = "qcom,sde-kms";
            reg = <0x0c900000 0x00090000 0x0c9b0000 0x00002008>;
            reg-names = "mdp_phys", "vbif_phys";
            clocks = <0x0000003b 0xdb4b31e6 0x00000027 0x49a394f4 0x00000027 0x4825baf4 0x00000027 0xc365ac39 0x00000027 0x49a394f4 0x00000027 0x85d37ab5 0x00000027 0xdf04fc1d 0x00000027 0x6dc1f8f1 0x00000027 0x43539b0e 0x00000027 0x629b36dc 0x00000027 0x00627b2b>;
            clock-names = "mmss_noc_axi_clk", "mmss_noc_ahb_clk", "mmss_smmu_ahb_clk", "mmss_smmu_axi_clk", "mnoc_clk", "iface_clk", "bus_clk", "core_clk_src", "core_clk", "vsync_clk", "lut_clk";
            clock-rate = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x13ab6680 0x00000000 0x00000000 0x00000000 0x00000000>;
            clock-max-rate = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x18964020 0x18964020 0x00000000 0x00000000 0x00000000 0x00000000>;
            qcom,sde-max-bw-low-kbps = <0x00663be0>;
            qcom,sde-max-bw-high-kbps = <0x00663be0>;
            interrupt-parent = <0x00000001>;
            interrupts = <0x00000000 0x00000053 0x00000000>;
            interrupt-controller;
            #interrupt-cells = <0x00000001>;
            iommus = <0x000000d6 0x00000000>;
            gpus = <0x0000005f>;
            qcom,sde-off = <0x00001000>;
            qcom,sde-len = <0x00000458>;
            qcom,sde-ctl-off = <0x00002000 0x00002200 0x00002400 0x00002600 0x00002800>;
            qcom,sde-ctl-size = <0x00000094>;
            qcom,sde-mixer-off = <0x00045000 0x00046000 0x00047000 0x00048000 0x00049000 0x0004a000>;
            qcom,sde-mixer-size = <0x0000031c>;
            qcom,sde-dspp-off = <0x00055000 0x00057000>;
            qcom,sde-dspp-size = <0x000017e0>;
            qcom,sde-wb-off = <0x00066000>;
            qcom,sde-wb-size = <0x000002dc>;
            qcom,sde-wb-id = <0x00000002>;
            qcom,sde-wb-xin-id = <0x00000006>;
            qcom,sde-wb-clk-ctrl = <0x000002bc 0x00000010>;
            qcom,sde-intf-off = <0x0006b000 0x0006b800 0x0006c000 0x0006c800>;
            qcom,sde-intf-size = <0x00000280>;
            qcom,sde-intf-type = "dp", "dsi", "dsi", "hdmi";
            qcom,sde-pp-off = <0x00071000 0x00071800 0x00072000 0x00072800 0x00073000>;
            qcom,sde-pp-slave = <0x00000000 0x00000000 0x00000000 0x00000000 0x00000001>;
            qcom,sde-pp-size = <0x000000d4>;
            qcom,sde-te2-off = <0x00002000 0x00002000 0x00000000 0x00000000 0x00000000>;
            qcom,sde-cdm-off = <0x0007a200>;
            qcom,sde-cdm-size = <0x00000224>;
            qcom,sde-dsc-off = <0x00081000 0x00081400>;
            qcom,sde-dsc-size = <0x00000140>;
            qcom,sde-intf-max-prefetch-lines = <0x00000015 0x00000015 0x00000015 0x00000015>;
            qcom,sde-sspp-type = "vig", "vig", "vig", "vig", "dma", "dma", "dma", "dma", "cursor", "cursor";
            qcom,sde-sspp-off = <0x00005000 0x00007000 0x00009000 0x0000b000 0x00025000 0x00027000 0x00029000 0x0002b000 0x00035000 0x00037000>;
            qcom,sde-sspp-src-size = <0x000001ac>;
            qcom,sde-sspp-xin-id = <0x00000000 0x00000004 0x00000008 0x0000000c 0x00000001 0x00000005 0x00000009 0x0000000d 0x00000002 0x0000000a>;
            qcom,sde-sspp-clk-ctrl = <0x000002ac 0x00000008 0x000002b4 0x00000008 0x000002c4 0x00000008 0x000002c4 0x0000000c 0x000003a8 0x00000010 0x000003b0 0x00000010>;
            qcom,sde-qseed-type = "qseedv3";
            qcom,sde-mixer-linewidth = <0x00000a00>;
            qcom,sde-sspp-linewidth = <0x00000a00>;
            qcom,sde-mixer-blendstages = <0x00000007>;
            qcom,sde-highest-bank-bit = <0x00000002>;
            qcom,sde-panic-per-pipe;
            qcom,sde-has-cdp;
            qcom,sde-has-src-split;
            qcom,sde-sspp-danger-lut = <0x0000000f 0x0000ffff 0x00000000>;
            qcom,sde-sspp-safe-lut = <0x0000fffc 0x0000ff00 0x0000ffff>;
            qcom,sde-vbif-off = <0x00000000>;
            qcom,sde-vbif-id = <0x00000000>;
            qcom,sde-vbif-default-ot-rd-limit = <0x00000020>;
            qcom,sde-vbif-default-ot-wr-limit = <0x00000020>;
            qcom,sde-vbif-dynamic-ot-rd-limit = <0x03b53800 0x00000002 0x076a7000 0x00000004 0x0ed4e000 0x00000010>;
            qcom,sde-vbif-dynamic-ot-wr-limit = <0x03b53800 0x00000002 0x076a7000 0x00000004 0x0ed4e000 0x00000010>;
            vdd-supply = <0x0000002a>;
            gdsc-mmagic-mdss-supply = <0x00000028>;
            qcom,sde-csc-type = "csc-10bit";
            connectors = <0x000002b1 0x000002b2 0x000002b3>;
            linux,phandle = <0x000002b4>;
            phandle = <0x000002b4>;
            qcom,sde-sspp-vig-blocks {
                qcom,sde-vig-csc-off = <0x00001a00>;
                qcom,sde-vig-qseed-off = <0x00000a00>;
                qcom,sde-vig-qseed-size = <0x000000a0>;
            };
            qcom,platform-supply-entries {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                qcom,platform-supply-entry@0 {
                    reg = <0x00000000>;
                    qcom,supply-name = "gdsc-mmagic-mdss";
                    qcom,supply-min-voltage = <0x00000000>;
                    qcom,supply-max-voltage = <0x00000000>;
                    qcom,supply-enable-load = <0x00000000>;
                    qcom,supply-disable-load = <0x00000000>;
                };
                qcom,platform-supply-entry@1 {
                    reg = <0x00000001>;
                    qcom,supply-name = "vdd";
                    qcom,supply-min-voltage = <0x00000000>;
                    qcom,supply-max-voltage = <0x00000000>;
                    qcom,supply-enable-load = <0x00000000>;
                    qcom,supply-disable-load = <0x00000000>;
                };
            };
            qcom,smmu_kms_unsec_cb {
                compatible = "qcom,smmu_sde_unsec";
                iommus = <0x000000d6 0x00000000>;
            };
            qcom,smmu_kms_sec_cb {
                compatible = "qcom,smmu_sde_sec";
                iommus = <0x000000d6 0x00000001>;
            };
            qcom,sde-data-bus {
                qcom,msm-bus,name = "mdss_sde";
                qcom,msm-bus,num-cases = <0x00000003>;
                qcom,msm-bus,num-paths = <0x00000002>;
                qcom,msm-bus,vectors-KBps = <0x00000016 0x00000200 0x00000000 0x00000000 0x00000017 0x00000200 0x00000000 0x00000000 0x00000016 0x00000200 0x00000000 0x0061a800 0x00000017 0x00000200 0x00000000 0x0061a800 0x00000016 0x00000200 0x00000000 0x0061a800 0x00000017 0x00000200 0x00000000 0x0061a800>;
            };
            qcom,sde-reg-bus {
                qcom,msm-bus,name = "mdss_reg";
                qcom,msm-bus,num-cases = <0x00000004>;
                qcom,msm-bus,num-paths = <0x00000001>;
                qcom,msm-bus,active-only;
                qcom,msm-bus,vectors-KBps = <0x00000001 0x0000024e 0x00000000 0x00000000 0x00000001 0x0000024e 0x00000000 0x00012c00 0x00000001 0x0000024e 0x00000000 0x00027100 0x00000001 0x0000024e 0x00000000 0x0004e200>;
            };
        };
        qcom,hdmi_tx_8998@c9a0000 {
            cell-index = <0x00000000>;
            compatible = "qcom,hdmi-tx-8998";
            reg = <0x0c9a0000 0x0000050c 0x00780000 0x0000621c 0x0c9e0000 0x00000028>;
            reg-names = "core_physical", "qfprom_physical", "hdcp_physical";
            interrupt-parent = <0x000002b4>;
            interrupts = <0x00000008 0x00000000>;
            interrupt-controller;
            #interrupt-cells = <0x00000001>;
            qcom,hdmi-tx-ddc-clk-gpio = <0x0000007e 0x00000020 0x00000000>;
            qcom,hdmi-tx-ddc-data-gpio = <0x0000007e 0x00000021 0x00000000>;
            qcom,hdmi-tx-hpd-gpio = <0x0000007e 0x00000022 0x00000000>;
            qcom,hdmi-tx-hpd5v-gpio = <0x0000007e 0x00000085 0x00000000>;
            pinctrl-names = "default", "sleep";
            pinctrl-0 = <0x000001e2 0x000001e5 0x000001e1>;
            pinctrl-1 = <0x000001e8 0x000001e3 0x000001e7>;
            hpd-gdsc-supply = <0x0000002a>;
            qcom,supply-names = "hpd-gdsc";
            qcom,min-voltage-level = <0x00000000>;
            qcom,max-voltage-level = <0x00000000>;
            qcom,enable-load = <0x00000000>;
            qcom,disable-load = <0x00000000>;
            clocks = <0x00000027 0x49a394f4 0x00000027 0x85d37ab5 0x00000027 0x28460a6d 0x00000027 0x43539b0e 0x00000027 0x5448519f 0x00000027 0x74d5a954 0x00000027 0x49a394f4 0x00000027 0xea30b0e7 0x00000027 0xdf04fc1d>;
            clock-names = "hpd_mnoc_clk", "hpd_iface_clk", "hpd_core_clk", "hpd_mdp_core_clk", "hpd_alt_iface_clk", "core_extp_clk", "mnoc_clk", "hpd_misc_ahb_clk", "hpd_bus_clk";
            qcom,pluggable;
            linux,phandle = <0x000002b1>;
            phandle = <0x000002b1>;
        };
        qcom,wb-display@0 {
            compatible = "qcom,wb-display";
            cell-index = <0x00000000>;
            label = "wb_display";
            linux,phandle = <0x000002b3>;
            phandle = <0x000002b3>;
        };
        qcom,hdmi-display {
            compatible = "qcom,hdmi-display";
            label = "sde_hdmi";
            qcom,display-type = "secondary";
            qcom,msm_ext_disp = <0x000001da>;
            linux,phandle = <0x000002b2>;
            phandle = <0x000002b2>;
        };
        qcom,hdmi-cec@c9a0000 {
            compatible = "qcom,hdmi-cec";
            label = "sde_hdmi_cec";
            qcom,hdmi-dev = <0x000002b2>;
            interrupt-parent = <0x000002b1>;
            interrupts = <0x00000001 0x00000000>;
            reg = <0x0c9a0000 0x0000050c>;
            reg-names = "hdmi_cec";
            clocks = <0x00000027 0x49a394f4 0x00000027 0x85d37ab5 0x00000027 0x28460a6d>;
            clock-names = "cec_mnoc_clk", "cec_iface_clk", "cec_core_clk";
            pinctrl-names = "cec_active", "cec_sleep";
            pinctrl-0 = <0x000001e6>;
            pinctrl-1 = <0x000001e4>;
            cec-gdsc-supply = <0x0000002a>;
            qcom,platform-supply-entries {
                #address-cells = <0x00000001>;
                #size-cells = <0x00000000>;
                qcom,platform-supply-entry@0 {
                    reg = <0x00000000>;
                    qcom,supply-name = "cec-gdsc";
                    qcom,supply-min-voltage = <0x00000000>;
                    qcom,supply-max-voltage = <0x00000000>;
                    qcom,supply-enable-load = <0x00000000>;
                    qcom,supply-disable-load = <0x00000000>;
                };
            };
        };
        dsi_panel_pwr_supply {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            linux,phandle = <0x000001c0>;
            phandle = <0x000001c0>;
            qcom,panel-supply-entry@0 {
                reg = <0x00000000>;
                qcom,supply-name = "wqhd-vddio";
                qcom,supply-min-voltage = <0x001cafc0>;
                qcom,supply-max-voltage = <0x001cafc0>;
                qcom,supply-enable-load = <0x00007d00>;
                qcom,supply-disable-load = <0x00000050>;
            };
            qcom,panel-supply-entry@1 {
                reg = <0x00000001>;
                qcom,supply-name = "lab";
                qcom,supply-min-voltage = <0x004630c0>;
                qcom,supply-max-voltage = <0x005b8d80>;
                qcom,supply-enable-load = <0x000186a0>;
                qcom,supply-disable-load = <0x00000064>;
            };
            qcom,panel-supply-entry@2 {
                reg = <0x00000002>;
                qcom,supply-name = "ibb";
                qcom,supply-min-voltage = <0x004630c0>;
                qcom,supply-max-voltage = <0x005b8d80>;
                qcom,supply-enable-load = <0x000186a0>;
                qcom,supply-disable-load = <0x00000064>;
                qcom,supply-post-on-sleep = <0x0000000a>;
            };
        };
        dsi_panel_pwr_supply_no_labibb {
            #address-cells = <0x00000001>;
            #size-cells = <0x00000000>;
            linux,phandle = <0x000001c9>;
            phandle = <0x000001c9>;
            qcom,panel-supply-entry@0 {
                reg = <0x00000000>;
                qcom,supply-name = "wqhd-vddio";
                qcom,supply-min-voltage = <0x001cafc0>;
                qcom,supply-max-voltage = <0x001cafc0>;
                qcom,supply-enable-load = <0x00007d00>;
                qcom,supply-disable-load = <0x00000050>;
            };
        };
        gpio_keys {
            compatible = "gpio-keys";
            input-name = "gpio-keys";
            status = "okay";
            vol_up {
                label = "volume_up";
                gpios = <0x00000091 0x00000006 0x00000001>;
                linux,input-type = <0x00000001>;
                linux,code = <0x00000073>;
                debounce-interval = <0x0000000f>;
            };
            cam_snapshot {
                label = "cam_snapshot";
                gpios = <0x00000091 0x00000007 0x00000001>;
                linux,input-type = <0x00000001>;
                linux,code = <0x000002fe>;
                gpio-key,wakeup;
                debounce-interval = <0x0000000f>;
            };
            cam_focus {
                label = "cam_focus";
                gpios = <0x00000091 0x00000008 0x00000001>;
                linux,input-type = <0x00000001>;
                linux,code = <0x00000210>;
                gpio-key,wakeup;
                debounce-interval = <0x0000000f>;
            };
            vol_down {
                label = "volume_down";
                gpios = <0x00000091 0x00000005 0x00000001>;
                linux,input-type = <0x00000001>;
                linux,code = <0x00000072>;
                debounce-interval = <0x0000000f>;
            };
            hallsensor_key {
                label = "hallsensor_key";
                gpios = <0x0000007e 0x0000007c 0x00000001>;
                interrupt-parent = <0x0000007e>;
                interrupts = <0x0000007c 0x00000000>;
                linux,input-type = <0x00000005>;
                linux,code = <0x00000000>;
                gpio-key,wakeup;
                debounce-interval = <0x0000000f>;
            };
        };
        tri_state_key {
            compatible = "oneplus,tri-state-key";
            status = "okay";
            interrupt-parent = <0x0000007e>;
            tristate,gpio_key1 = <0x0000007e 0x00000028 0x00000000>;
            tristate,gpio_key2 = <0x0000007e 0x0000002a 0x00000000>;
            tristate,gpio_key3 = <0x0000007e 0x0000001a 0x00000000>;
            pinctrl-names = "pmx_tri_state_key_active", "pmx_tri_state_key_suspend";
            pinctrl-0 = <0x000002b5>;
            pinctrl-1 = <0x000002b6>;
        };
        oem_rf_cable {
            compatible = "oem,rf_cable";
            interrupt-parent = <0x0000007e>;
            rf,cable-gpio = <0x0000007e 0x00000024 0x00000000>;
            pinctrl-names = "oem_rf_cable_active", "oem_rf_cable_suspend";
            pinctrl-0 = <0x000002b7>;
            pinctrl-1 = <0x000002b8>;
        };
        fpc_fpc1020 {
            compatible = "fpc,fpc1020";
            interrupt-parent = <0x0000007e>;
            fpc,irq-gpio = <0x0000007e 0x00000079 0x00000000>;
        };
        goodix_fp {
            compatible = "goodix,fingerprint";
            interrupt-parent = <0x0000007e>;
            fp-gpio-irq = <0x0000007e 0x00000079 0x00000000>;
            fp-gpio-reset = <0x0000007e 0x0000004b 0x00000000>;
            status = "okay";
        };
        fingerprint_detect {
            compatible = "oneplus,fpdetect";
            fp-gpio-enable = <0x0000007e 0x00000019 0x00000000>;
            fp-gpio-id0 = <0x0000007e 0x00000027 0x00000000>;
            fp-gpio-id1 = <0x0000007e 0x00000029 0x00000000>;
            fp-gpio-id2 = <0x0000007e 0x0000003f 0x00000000>;
            pinctrl-names = "fp_enable", "fp_id_init";
            pinctrl-0 = <0x000002b9>;
            pinctrl-1 = <0x000002ba 0x000002bb 0x000002bc>;
        };
        ramoops {
            compatible = "ramoops";
            status = "ok";
            memory-region = <0x000002bd>;
            console-size = <0x00000000 0x00080000>;
            pmsg-size = <0x00000000 0x00040000>;
            record-size = <0x00000000 0x00008000>;
            ftrace-size = <0x00000000 0x00020000>;
        };
        force_enable_serial {
            compatible = "oem,force_serial";
        };
        oem_serial_pinctrl {
            compatible = "oem,oem_serial_pinctrl";
            pinctrl-names = "uart_pinctrl_active", "uart_pinctrl_deactive";
            pinctrl-0 = <0x0000003c>;
            pinctrl-1 = <0x0000003d>;
        };
        qcom,camera-flash@0 {
            cell-index = <0x00000000>;
            compatible = "qcom,camera-flash";
            qcom,flash-source = <0x000002be 0x000002bf>;
            qcom,torch-source = <0x000002c0 0x000002c1>;
            qcom,switch-source = <0x000002c2>;
            status = "ok";
            linux,phandle = <0x000000e4>;
            phandle = <0x000000e4>;
        };
        qcom,camera-flash@1 {
            cell-index = <0x00000001>;
            compatible = "qcom,camera-flash";
            qcom,flash-source = <0x000002c3>;
            qcom,torch-source = <0x000002c4>;
            qcom,switch-source = <0x000002c5>;
            status = "disabled";
        };
    };
    chosen {
        stdout-path = "serial0";
        bootargs = "rcupdate.rcu_expedited=1";
    };
    aliases {
        serial0 = "/soc/serial@0c1b0000";
        pci-domain0 = "/soc/qcom,pcie@01c00000";
        sdhc2 = "/soc/sdhci@c0a4900";
        i2c1 = "/soc/i2c@c175000";
        i2c2 = "/soc/i2c@c176000";
        i2c3 = "/soc/i2c@c177000";
        i2c4 = "/soc/i2c@c178000";
        i2c5 = "/soc/i2c@c179000";
        i2c6 = "/soc/i2c@c17a000";
        i2c7 = "/soc/i2c@c1b5000";
        i2c8 = "/soc/i2c@c1b6000";
        i2c9 = "/soc/i2c@c1b7000";
        i2c10 = "/soc/i2c@c1b8000";
        i2c11 = "/soc/i2c@c1b9000";
        i2c12 = "/soc/i2c@c1ba000";
        spi1 = "/soc/spi@c175000";
        spi2 = "/soc/spi@c176000";
        spi3 = "/soc/spi@c177000";
        spi4 = "/soc/spi@c178000";
        spi5 = "/soc/spi@c179000";
        spi6 = "/soc/spi@c17a000";
        spi7 = "/soc/spi@c1b5000";
        spi8 = "/soc/spi@c1b6000";
        spi9 = "/soc/spi@c1b7000";
        spi10 = "/soc/spi@c1b8000";
        spi11 = "/soc/spi@c1b9000";
        spi12 = "/soc/spi@c1ba000";
    };
    memory {
        device_type = "memory";
        reg = <0x00000000 0x00000000 0x00000000 0x00000000>;
    };
    psci {
        compatible = "arm,psci-1.0";
        method = "smc";
    };
    vendor {
        #address-cells = <0x00000001>;
        #size-cells = <0x00000001>;
        ranges = <0x00000000 0x00000000 0x00000000 0xffffffff>;
        compatible = "simple-bus";
        bt_wcn3990 {
            compatible = "qca,wcn3990";
            qca,bt-vdd-io-supply = <0x000000e7>;
            qca,bt-vdd-xtal-supply = <0x000000cd>;
            qca,bt-vdd-core-supply = <0x000002c6>;
            qca,bt-vdd-pa-supply = <0x000002c7>;
            qca,bt-vdd-ldo-supply = <0x000002c8>;
            qca,bt-chip-pwd-supply = <0x000002c9>;
            clocks = <0x0000003b 0xa7c5602a>;
            clock-names = "rf_clk2";
            qca,bt-vdd-io-voltage-level = <0x0014a140 0x0014a140>;
            qca,bt-vdd-xtal-voltage-level = <0x001f20c0 0x001f20c0>;
            qca,bt-vdd-core-voltage-level = <0x001b7740 0x001b7740>;
            qca,bt-vdd-pa-voltage-level = <0x0013e5c0 0x0013e5c0>;
            qca,bt-vdd-ldo-voltage-level = <0x00328980 0x00328980>;
            qca,bt-chip-pwd-voltage-level = <0x0036ee80 0x0036ee80>;
            qca,bt-vdd-io-current-level = <0x00000001>;
            qca,bt-vdd-xtal-current-level = <0x00000001>;
            qca,bt-vdd-core-current-level = <0x00000001>;
            qca,bt-vdd-pa-current-level = <0x00000001>;
            qca,bt-vdd-ldo-current-level = <0x00000001>;
        };
        qcom,battery-data {
            qcom,batt-id-range-pct = <0x0000000f>;
            linux,phandle = <0x00000034>;
            phandle = <0x00000034>;
            qcom,OP_3300mah {
                qcom,max-voltage-uv = <0x0042ae50>;
                qcom,fg-cc-cv-threshold-mv = <0x00001108>;
                qcom,fastchg-current-ma = <0x00000bb8>;
                qcom,batt-id-kohm = <0x000000c8>;
                qcom,battery-beta = <0x00000d7a>;
                qcom,battery-type = "OP_3300mah";
                qcom,checksum = <0x0000e06b>;
                qcom,gui-version = "PMI8998GUI - 0.0.0.82";
                qcom,fg-profile-data = <0xa41f6e05 0x9c0a1606 0x321d24e5 0x610b1b15 0xad178c22 0xeb3c874a 0x5b000000 0x12000000 0x000062c2 0x0ccdd8c2 0x19000c00 0x7e00c7ec 0xe3055dfa 0x97f51212 0xc205903b 0x22094040 0x07000500 0x7d1fde05 0x3f0a7306 0x721de2f5 0x6f12bf1d 0x8818fb22 0x8d45c652 0x54000000 0x0f000000 0x0000bdcd 0x55c25dc5 0x14000000 0x7e00c7ec 0x6006bb00 0xb3fc6103 0x6a06781b 0xb3330833 0x07100000 0x3e0b9945 0x14001900 0xae010afa 0xff000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            };
            qcom,itech_3000mah {
                qcom,max-voltage-uv = <0x00426030>;
                qcom,fg-cc-cv-threshold-mv = <0x000010f4>;
                qcom,fastchg-current-ma = <0x000007d0>;
                qcom,batt-id-kohm = <0x00000064>;
                qcom,battery-beta = <0x00000d6b>;
                qcom,battery-type = "itech_b00826lf_3000mah_ver1660_jan10th2017";
                qcom,checksum = <0x0000fb8f>;
                qcom,gui-version = "PMI8998GUI - 2.0.0.54";
                qcom,fg-profile-data = <0xa41f6e05 0x9c0a2bfc 0x321d23e5 0x600b1b15 0xad178c22 0xea3c894a 0x5b000000 0x12000000 0x000062c2 0x0ccdd8c2 0x19000800 0x85eac7ec 0xe2052f01 0x9bf51212 0x5e05883b 0x22060920 0x27001400 0x7d1fdd05 0x3f0ae5fc 0x721de3f5 0x6f12c01d 0x8818fb22 0x8d45c652 0x54000000 0x0f000000 0x0000bdcd 0x55c25dc5 0x14000000 0x7e00c7ec 0x6006bb00 0x59066103 0xd9fc751b 0xb333ccff 0x07100000 0x3e0b9945 0x14004000 0xae010afa 0xff000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            };
            qcom,ascent_3450mah {
                qcom,max-voltage-uv = <0x00426030>;
                qcom,fg-cc-cv-threshold-mv = <0x000010f4>;
                qcom,fastchg-current-ma = <0x00000d7a>;
                qcom,batt-id-kohm = <0x0000003c>;
                qcom,battery-beta = <0x00000d6b>;
                qcom,battery-type = "ascent_3450mah_averaged_masterslave_jul11th2017";
                qcom,checksum = <0x00007c33>;
                qcom,gui-version = "PMI8998GUI - 2.0.0.58";
                qcom,fg-profile-data = <0x8f1f9405 0x730a4a06 0x271d21ea 0x160a3b0c 0x07189722 0xa53cec4a 0x5c000000 0x10000000 0x000092bc 0xcdbd02b4 0x11000800 0x69daad07 0x4bfd19fa 0x1d0cb00c 0xebf3783b 0x24060920 0x27001400 0x7e1ff205 0x190a55fd 0x6c1dc6ed 0x1a12ff1d 0x6f18eb22 0xb9456f52 0x55000000 0x0e000000 0x0000a1d5 0x34baa0ca 0x0f000000 0x9300ad07 0x8dfdf600 0xba0d5c04 0xb3fcf41b 0xc333ccff 0x07100000 0xa40d9945 0x0f004000 0xa4010afa 0xff000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            };
            qcom,demo_6000mah {
                qcom,max-voltage-uv = <0x00426030>;
                qcom,fg-cc-cv-threshold-mv = <0x000010f4>;
                qcom,fastchg-current-ma = <0x00001770>;
                qcom,batt-id-kohm = <0x0000004b>;
                qcom,battery-beta = <0x00000d6b>;
                qcom,battery-type = "Demo_battery_6000mah";
                qcom,fg-profile-data = <0x2c1f3ffc 0xe903a1fd 0x581dfdf5 0x27122c14 0x3f18ff22 0x9b45a352 0x55000000 0x0e000000 0x00001cac 0xf7cd71b5 0x1a000c00 0x3ceb54e4 0xec057ffa 0x7605f502 0xcaf3823a 0x2a094040 0x07000500 0x581f4206 0x850335f4 0x4d1d37f2 0x230a7915 0xb7183223 0x26457253 0x55000000 0x0d000000 0x000013cc 0x030098bd 0x16000000 0x3ceb54e4 0x9ffca3f3 0x0ffcdffa 0xffe5a923 0xcb330833 0x07100000 0x810d9945 0x16001900 0x75010afa 0xff000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000>;
            };
        };
    };
    firmware {
        android {
            compatible = "android,firmware";
            fstab {
                compatible = "android,fstab";
                vendor {
                    compatible = "android,vendor";
                    dev = "/dev/block/platform/soc/1da4000.ufshc/by-name/vendor";
                    type = "ext4";
                    mnt_flags = "ro,barrier=1,discard";
                    fsmgr_flags = "wait";
                    status = "ok";
                };
                system {
                    compatible = "android,system";
                    dev = "/dev/block/platform/soc/1da4000.ufshc/by-name/system";
                    type = "ext4";
                    mnt_flags = "ro,barrier=1,discard";
                    fsmgr_flags = "wait";
                    status = "ok";
                };
            };
        };
    };
    reserved-memory {
        #address-cells = <0x00000002>;
        #size-cells = <0x00000002>;
        ranges;
        removed_regions@85800000 {
            compatible = "removed-dma-pool";
            no-map;
            reg = <0x00000000 0x85800000 0x00000000 0x03700000>;
        };
        pil_ipa_gpu_region@95200000 {
            compatible = "removed-dma-pool";
            no-map;
            reg = <0x00000000 0x95600000 0x00000000 0x00100000>;
        };
        pil_slpi_region@94300000 {
            compatible = "removed-dma-pool";
            no-map;
            reg = <0x00000000 0x94700000 0x00000000 0x00f00000>;
            linux,phandle = <0x000000a5>;
            phandle = <0x000000a5>;
        };
        pil_mba_region@94100000 {
            compatible = "removed-dma-pool";
            no-map;
            reg = <0x00000000 0x94500000 0x00000000 0x00200000>;
            linux,phandle = <0x00000090>;
            phandle = <0x00000090>;
        };
        pil_video_region@93c00000 {
            compatible = "removed-dma-pool";
            no-map;
            reg = <0x00000000 0x94000000 0x00000000 0x00500000>;
            linux,phandle = <0x000000a9>;
            phandle = <0x000000a9>;
        };
        modem_region@8cc00000 {
            compatible = "removed-dma-pool";
            no-map;
            reg = <0x00000000 0x8d000000 0x00000000 0x07000000>;
            linux,phandle = <0x0000008d>;
            phandle = <0x0000008d>;
        };
        pil_adsp_region@0x8b200000 {
            compatible = "removed-dma-pool";
            no-map;
            reg = <0x00000000 0x8b200000 0x00000000 0x01e00000>;
            linux,phandle = <0x0000008a>;
            phandle = <0x0000008a>;
        };
        spss_region@8ab00000 {
            compatible = "removed-dma-pool";
            no-map;
            reg = <0x00000000 0x8ab00000 0x00000000 0x00700000>;
            linux,phandle = <0x000000aa>;
            phandle = <0x000000aa>;
        };
        adsp_region {
            compatible = "shared-dma-pool";
            alloc-ranges = <0x00000000 0x00000000 0x00000000 0xffffffff>;
            reusable;
            alignment = <0x00000000 0x00400000>;
            size = <0x00000000 0x00800000>;
            linux,phandle = <0x00000066>;
            phandle = <0x00000066>;
        };
        qseecom_region {
            compatible = "shared-dma-pool";
            alloc-ranges = <0x00000000 0x00000000 0x00000000 0xffffffff>;
            reusable;
            alignment = <0x00000000 0x00400000>;
            size = <0x00000000 0x01400000>;
            linux,phandle = <0x000000d7>;
            phandle = <0x000000d7>;
        };
        sp_region {
            compatible = "shared-dma-pool";
            alloc-ranges = <0x00000000 0x00000000 0x00000000 0xffffffff>;
            reusable;
            alignment = <0x00000000 0x00100000>;
            size = <0x00000000 0x00800000>;
            linux,phandle = <0x000000d8>;
            phandle = <0x000000d8>;
        };
        secure_region {
            compatible = "shared-dma-pool";
            alloc-ranges = <0x00000000 0x00000000 0x00000000 0xffffffff>;
            reusable;
            alignment = <0x00000000 0x00200000>;
            size = <0x00000000 0x05c00000>;
            linux,phandle = <0x000000d9>;
            phandle = <0x000000d9>;
        };
        linux,cma {
            compatible = "shared-dma-pool";
            alloc-ranges = <0x00000000 0x00000000 0x00000000 0xffffffff>;
            reusable;
            alignment = <0x00000000 0x00400000>;
            size = <0x00000000 0x02000000>;
            linux,cma-default;
        };
        splash_region@9d600000 {
            reg = <0x00000000 0x9d600000 0x00000000 0x02400000>;
            label = "cont_splash_mem";
            linux,phandle = <0x000001bc>;
            phandle = <0x000001bc>;
        };
        ramoops_mem@ac000000 {
            reg = <0x00000000 0xac000000 0x00000000 0x00200000>;
            label = "ramoops_mem";
            linux,phandle = <0x000002bd>;
            phandle = <0x000002bd>;
        };
    };
    regulator-gfx-stub {
        compatible = "qcom,stub-regulator";
        regulator-name = "gfx_stub_corner";
        qcom,hpm-min-load = <0x000186a0>;
        regulator-min-microvolt = <0x00000001>;
        regulator-max-microvolt = <0x00000006>;
        status = "disabled";
    };
};
