{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691855038664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691855038664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 12 23:43:58 2023 " "Processing started: Sat Aug 12 23:43:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691855038664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1691855038664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1691855038664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1691855038934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1691855038934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/program_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/program_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Rom " "Found entity 1: Program_Rom" {  } { { "design/Program_Rom.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/Program_Rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691855046160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691855046160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/stack.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/stack.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "design/Stack.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/Stack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691855046161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691855046161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/program_rom_delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/program_rom_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Rom_delay " "Found entity 1: Program_Rom_delay" {  } { { "design/Program_Rom_delay.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/Program_Rom_delay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691855046162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691855046162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/decoder_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/decoder_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_7seg " "Found entity 1: Decoder_7seg" {  } { { "design/Decoder_7seg.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/Decoder_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691855046163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691855046163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/single_port_ram_128x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/single_port_ram_128x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_128x8 " "Found entity 1: single_port_ram_128x8" {  } { { "design/single_port_ram_128x8.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/single_port_ram_128x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691855046164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691855046164 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "design/ROM.sv " "Can't analyze file -- file design/ROM.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1691855046166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691855046167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691855046167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "design/mcu.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/mcu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691855046168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691855046168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d cpu.sv(26) " "Verilog HDL Implicit Net warning at cpu.sv(26): created implicit net for \"d\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/cpu.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1691855046168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_port_b cpu.sv(27) " "Verilog HDL Implicit Net warning at cpu.sv(27): created implicit net for \"addr_port_b\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/cpu.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1691855046168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_skip_bit cpu.sv(228) " "Verilog HDL Implicit Net warning at cpu.sv(228): created implicit net for \"btfsc_skip_bit\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/cpu.sv" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1691855046168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfss_skip_bit cpu.sv(229) " "Verilog HDL Implicit Net warning at cpu.sv(229): created implicit net for \"btfss_skip_bit\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/cpu.sv" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1691855046168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btfsc_btfss_skip_bit cpu.sv(230) " "Verilog HDL Implicit Net warning at cpu.sv(230): created implicit net for \"btfsc_btfss_skip_bit\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/cpu.sv" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1691855046168 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_zero cpu.sv(232) " "Verilog HDL Implicit Net warning at cpu.sv(232): created implicit net for \"alu_zero\"" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/cpu.sv" 232 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1691855046168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1691855046192 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.sv(14) " "Output port \"HEX2\" at mcu.sv(14) has no driver" {  } { { "design/mcu.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/mcu.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1691855046197 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.sv(15) " "Output port \"HEX3\" at mcu.sv(15) has no driver" {  } { { "design/mcu.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/mcu.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1691855046197 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED mcu.sv(18) " "Output port \"LED\" at mcu.sv(18) has no driver" {  } { { "design/mcu.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/mcu.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1691855046197 "|mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:c1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:c1\"" {  } { { "design/mcu.sv" "c1" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/mcu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691855046198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.sv(106) " "Verilog HDL assignment warning at cpu.sv(106): truncated value with size 32 to match size of target (8)" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/cpu.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1691855046200 "|mcu|cpu:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.sv(107) " "Verilog HDL assignment warning at cpu.sv(107): truncated value with size 32 to match size of target (8)" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/cpu.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1691855046200 "|mcu|cpu:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.sv(132) " "Verilog HDL assignment warning at cpu.sv(132): truncated value with size 32 to match size of target (11)" {  } { { "design/cpu.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/cpu.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1691855046200 "|mcu|cpu:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Rom cpu:c1\|Program_Rom:r1 " "Elaborating entity \"Program_Rom\" for hierarchy \"cpu:c1\|Program_Rom:r1\"" {  } { { "design/cpu.sv" "r1" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/cpu.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691855046201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_128x8 cpu:c1\|single_port_ram_128x8:ram1 " "Elaborating entity \"single_port_ram_128x8\" for hierarchy \"cpu:c1\|single_port_ram_128x8:ram1\"" {  } { { "design/cpu.sv" "ram1" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/cpu.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691855046209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack cpu:c1\|Stack:s1 " "Elaborating entity \"Stack\" for hierarchy \"cpu:c1\|Stack:s1\"" {  } { { "design/cpu.sv" "s1" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/cpu.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691855046210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(15) " "Verilog HDL assignment warning at Stack.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/Stack.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1691855046211 "|mcu|cpu:c1|Stack:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(27) " "Verilog HDL assignment warning at Stack.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/Stack.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1691855046211 "|mcu|cpu:c1|Stack:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Stack.sv(31) " "Verilog HDL assignment warning at Stack.sv(31): truncated value with size 32 to match size of target (4)" {  } { { "design/Stack.sv" "" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/Stack.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1691855046211 "|mcu|cpu:c1|Stack:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_7seg Decoder_7seg:d1 " "Elaborating entity \"Decoder_7seg\" for hierarchy \"Decoder_7seg:d1\"" {  } { { "design/mcu.sv" "d1" { Text "C:/Users/samwe/Desktop/Project/src/PIC/design/mcu.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691855046212 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1691855046275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691855046305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 12 23:44:06 2023 " "Processing ended: Sat Aug 12 23:44:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691855046305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691855046305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691855046305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1691855046305 ""}
