

================================================================
== Vitis HLS Report for 'svm_Pipeline_VITIS_LOOP_21_210'
================================================================
* Date:           Thu May 15 14:43:47 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        svm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.165 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.335 us|  0.335 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_2  |       65|       65|        15|          3|          1|    18|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       67|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      101|    -|
|Register             |        -|     -|      257|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      257|      200|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_139_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln24_10_fu_159_p2  |         +|   0|  0|  22|          15|          15|
    |add_ln24_fu_153_p2     |         +|   0|  0|  22|          15|          11|
    |icmp_ln21_fu_133_p2    |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  67|          41|          34|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  20|          4|    1|          4|
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_j               |   9|          2|    5|         10|
    |ap_sig_allocacmp_norma_20_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_phi_mul19_load  |   9|          2|   15|         30|
    |j_10_fu_56                       |   9|          2|    5|         10|
    |norma_20_fu_52                   |   9|          2|   32|         64|
    |phi_mul19_fu_48                  |   9|          2|   15|         30|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 101|         22|  108|        218|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |diff_28_reg_254                   |  32|   0|   32|          0|
    |diff_reg_248                      |  32|   0|   32|          0|
    |icmp_ln21_reg_219                 |   1|   0|    1|          0|
    |j_10_fu_56                        |   5|   0|    5|          0|
    |norma_20_fu_52                    |  32|   0|   32|          0|
    |phi_mul19_fu_48                   |  15|   0|   15|          0|
    |sup_vectors_load_reg_238          |  32|   0|   32|          0|
    |test_vector_load_reg_233          |  32|   0|   32|          0|
    |icmp_ln21_reg_219                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 257|  32|  194|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|grp_fu_2125_p_din0    |  out|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|grp_fu_2125_p_din1    |  out|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|grp_fu_2125_p_opcode  |  out|    2|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|grp_fu_2125_p_dout0   |   in|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|grp_fu_2125_p_ce      |  out|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|grp_fu_900_p_din0     |  out|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|grp_fu_900_p_din1     |  out|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|grp_fu_900_p_dout0    |   in|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|grp_fu_900_p_ce       |  out|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|grp_fu_2129_p_din0    |  out|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|grp_fu_2129_p_din1    |  out|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|grp_fu_2129_p_opcode  |  out|    2|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|grp_fu_2129_p_dout0   |   in|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|grp_fu_2129_p_ce      |  out|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_21_210|  return value|
|zext_ln17_9           |   in|   11|     ap_none|                     zext_ln17_9|        scalar|
|test_vector_address0  |  out|    5|   ap_memory|                     test_vector|         array|
|test_vector_ce0       |  out|    1|   ap_memory|                     test_vector|         array|
|test_vector_q0        |   in|   32|   ap_memory|                     test_vector|         array|
|norma_20_out          |  out|   32|      ap_vld|                    norma_20_out|       pointer|
|norma_20_out_ap_vld   |  out|    1|      ap_vld|                    norma_20_out|       pointer|
|sup_vectors_address0  |  out|   15|   ap_memory|                     sup_vectors|         array|
|sup_vectors_ce0       |  out|    1|   ap_memory|                     sup_vectors|         array|
|sup_vectors_q0        |   in|   32|   ap_memory|                     sup_vectors|         array|
+----------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 3, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul19 = alloca i32 1"   --->   Operation 18 'alloca' 'phi_mul19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%norma_20 = alloca i32 1"   --->   Operation 19 'alloca' 'norma_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_10 = alloca i32 1"   --->   Operation 20 'alloca' 'j_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln17_9_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln17_9"   --->   Operation 21 'read' 'zext_ln17_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln17_9_cast = zext i11 %zext_ln17_9_read"   --->   Operation 22 'zext' 'zext_ln17_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test_vector, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %j_10"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %norma_20"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i15 0, i15 %phi_mul19"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.10"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = load i5 %j_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21]   --->   Operation 28 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.63ns)   --->   "%icmp_ln21 = icmp_eq  i5 %j, i5 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21]   --->   Operation 29 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 18, i64 18, i64 18"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln21 = add i5 %j, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21]   --->   Operation 31 'add' 'add_ln21' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc.10.split, void %for.inc15.10.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21]   --->   Operation 32 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul19_load = load i15 %phi_mul19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 33 'load' 'phi_mul19_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i5 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21]   --->   Operation 34 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%add_ln24 = add i15 %phi_mul19_load, i15 1248" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 35 'add' 'add_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.77ns)   --->   "%add_ln24_10 = add i15 %phi_mul19_load, i15 %zext_ln17_9_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 36 'add' 'add_ln24_10' <Predicate = (!icmp_ln21)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i15 %add_ln24_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 37 'zext' 'zext_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sup_vectors_addr = getelementptr i32 %sup_vectors, i64 0, i64 %zext_ln24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 38 'getelementptr' 'sup_vectors_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%test_vector_addr = getelementptr i32 %test_vector, i64 0, i64 %zext_ln21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 39 'getelementptr' 'test_vector_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.69ns)   --->   "%test_vector_load = load i5 %test_vector_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 40 'load' 'test_vector_load' <Predicate = (!icmp_ln21)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_1 : Operation 41 [2/2] (1.24ns)   --->   "%sup_vectors_load = load i15 %sup_vectors_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 41 'load' 'sup_vectors_load' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 22464> <ROM>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln21 = store i5 %add_ln21, i5 %j_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21]   --->   Operation 42 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln21 = store i15 %add_ln24, i15 %phi_mul19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21]   --->   Operation 43 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 44 [1/2] (0.69ns)   --->   "%test_vector_load = load i5 %test_vector_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 44 'load' 'test_vector_load' <Predicate = (!icmp_ln21)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_2 : Operation 45 [1/2] (1.24ns)   --->   "%sup_vectors_load = load i15 %sup_vectors_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 45 'load' 'sup_vectors_load' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 22464> <ROM>

State 3 <SV = 2> <Delay = 2.97>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i32 %test_vector_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 46 'bitcast' 'bitcast_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 47 [5/5] (2.97ns)   --->   "%diff = fsub i32 %bitcast_ln24, i32 %sup_vectors_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 47 'fsub' 'diff' <Predicate = (!icmp_ln21)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.97>
ST_4 : Operation 48 [4/5] (2.97ns)   --->   "%diff = fsub i32 %bitcast_ln24, i32 %sup_vectors_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 48 'fsub' 'diff' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.97>
ST_5 : Operation 49 [3/5] (2.97ns)   --->   "%diff = fsub i32 %bitcast_ln24, i32 %sup_vectors_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 49 'fsub' 'diff' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.97>
ST_6 : Operation 50 [2/5] (2.97ns)   --->   "%diff = fsub i32 %bitcast_ln24, i32 %sup_vectors_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 50 'fsub' 'diff' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 51 [1/5] (2.97ns)   --->   "%diff = fsub i32 %bitcast_ln24, i32 %sup_vectors_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:24]   --->   Operation 51 'fsub' 'diff' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 52 [4/4] (2.32ns)   --->   "%diff_28 = fmul i32 %diff, i32 %diff" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 52 'fmul' 'diff_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 53 [3/4] (2.32ns)   --->   "%diff_28 = fmul i32 %diff, i32 %diff" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 53 'fmul' 'diff_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 54 [2/4] (2.32ns)   --->   "%diff_28 = fmul i32 %diff, i32 %diff" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 54 'fmul' 'diff_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 55 [1/4] (2.32ns)   --->   "%diff_28 = fmul i32 %diff, i32 %diff" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 55 'fmul' 'diff_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.77>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%norma_20_load = load i32 %norma_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26]   --->   Operation 56 'load' 'norma_20_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [4/4] (2.77ns)   --->   "%norma = fadd i32 %norma_20_load, i32 %diff_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26]   --->   Operation 57 'fadd' 'norma' <Predicate = true> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%norma_20_load_1 = load i32 %norma_20"   --->   Operation 65 'load' 'norma_20_load_1' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %norma_20_out, i32 %norma_20_load_1"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.77>
ST_13 : Operation 58 [3/4] (2.77ns)   --->   "%norma = fadd i32 %norma_20_load, i32 %diff_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26]   --->   Operation 58 'fadd' 'norma' <Predicate = true> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.77>
ST_14 : Operation 59 [2/4] (2.77ns)   --->   "%norma = fadd i32 %norma_20_load, i32 %diff_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26]   --->   Operation 59 'fadd' 'norma' <Predicate = true> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.16>
ST_15 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:23]   --->   Operation 60 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:16]   --->   Operation 61 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 62 [1/4] (2.77ns)   --->   "%norma = fadd i32 %norma_20_load, i32 %diff_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26]   --->   Operation 62 'fadd' 'norma' <Predicate = true> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln21 = store i32 %norma, i32 %norma_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21]   --->   Operation 63 'store' 'store_ln21' <Predicate = true> <Delay = 0.38>
ST_15 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc.10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:21]   --->   Operation 64 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln17_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ test_vector]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norma_20_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sup_vectors]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul19         (alloca           ) [ 0100000000000000]
norma_20          (alloca           ) [ 0111111111111111]
j_10              (alloca           ) [ 0100000000000000]
zext_ln17_9_read  (read             ) [ 0000000000000000]
zext_ln17_9_cast  (zext             ) [ 0000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000]
store_ln0         (store            ) [ 0000000000000000]
store_ln0         (store            ) [ 0000000000000000]
store_ln0         (store            ) [ 0000000000000000]
br_ln0            (br               ) [ 0000000000000000]
j                 (load             ) [ 0000000000000000]
icmp_ln21         (icmp             ) [ 0111111111111000]
empty             (speclooptripcount) [ 0000000000000000]
add_ln21          (add              ) [ 0000000000000000]
br_ln21           (br               ) [ 0000000000000000]
phi_mul19_load    (load             ) [ 0000000000000000]
zext_ln21         (zext             ) [ 0000000000000000]
add_ln24          (add              ) [ 0000000000000000]
add_ln24_10       (add              ) [ 0000000000000000]
zext_ln24         (zext             ) [ 0000000000000000]
sup_vectors_addr  (getelementptr    ) [ 0010000000000000]
test_vector_addr  (getelementptr    ) [ 0010000000000000]
store_ln21        (store            ) [ 0000000000000000]
store_ln21        (store            ) [ 0000000000000000]
test_vector_load  (load             ) [ 0001000000000000]
sup_vectors_load  (load             ) [ 0111111100000000]
bitcast_ln24      (bitcast          ) [ 0111111100000000]
diff              (fsub             ) [ 0111000011110000]
diff_28           (fmul             ) [ 0111000000001111]
norma_20_load     (load             ) [ 0111000000000111]
specpipeline_ln23 (specpipeline     ) [ 0000000000000000]
specloopname_ln16 (specloopname     ) [ 0000000000000000]
norma             (fadd             ) [ 0000000000000000]
store_ln21        (store            ) [ 0000000000000000]
br_ln21           (br               ) [ 0000000000000000]
norma_20_load_1   (load             ) [ 0000000000000000]
write_ln0         (write            ) [ 0000000000000000]
ret_ln0           (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln17_9">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln17_9"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="test_vector">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_vector"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="norma_20_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norma_20_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sup_vectors">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sup_vectors"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="phi_mul19_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul19/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="norma_20_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="norma_20/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="j_10_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_10/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="zext_ln17_9_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="11" slack="0"/>
<pin id="62" dir="0" index="1" bw="11" slack="0"/>
<pin id="63" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln17_9_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/12 "/>
</bind>
</comp>

<comp id="73" class="1004" name="sup_vectors_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="15" slack="0"/>
<pin id="77" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sup_vectors_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="test_vector_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="5" slack="0"/>
<pin id="84" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_vector_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="test_vector_load/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="15" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sup_vectors_load/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="1"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="diff/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="1"/>
<pin id="106" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="norma/12 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="0" index="1" bw="32" slack="1"/>
<pin id="110" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="diff_28/8 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln17_9_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_9_cast/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="5" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="15" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln21_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="5" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln21_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="phi_mul19_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="15" slack="0"/>
<pin id="147" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul19_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln21_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln24_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="15" slack="0"/>
<pin id="155" dir="0" index="1" bw="12" slack="0"/>
<pin id="156" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln24_10_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="15" slack="0"/>
<pin id="161" dir="0" index="1" bw="11" slack="0"/>
<pin id="162" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_10/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln24_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="15" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln21_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="5" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln21_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="15" slack="0"/>
<pin id="177" dir="0" index="1" bw="15" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="bitcast_ln24_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="norma_20_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="11"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norma_20_load/12 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln21_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="14"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/15 "/>
</bind>
</comp>

<comp id="193" class="1004" name="norma_20_load_1_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="11"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norma_20_load_1/12 "/>
</bind>
</comp>

<comp id="197" class="1005" name="phi_mul19_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="15" slack="0"/>
<pin id="199" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul19 "/>
</bind>
</comp>

<comp id="204" class="1005" name="norma_20_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="norma_20 "/>
</bind>
</comp>

<comp id="212" class="1005" name="j_10_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_10 "/>
</bind>
</comp>

<comp id="219" class="1005" name="icmp_ln21_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="223" class="1005" name="sup_vectors_addr_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="15" slack="1"/>
<pin id="225" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sup_vectors_addr "/>
</bind>
</comp>

<comp id="228" class="1005" name="test_vector_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="test_vector_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="test_vector_load_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="test_vector_load "/>
</bind>
</comp>

<comp id="238" class="1005" name="sup_vectors_load_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sup_vectors_load "/>
</bind>
</comp>

<comp id="243" class="1005" name="bitcast_ln24_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24 "/>
</bind>
</comp>

<comp id="248" class="1005" name="diff_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="diff "/>
</bind>
</comp>

<comp id="254" class="1005" name="diff_28_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="diff_28 "/>
</bind>
</comp>

<comp id="259" class="1005" name="norma_20_load_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="norma_20_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="46" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="38" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="73" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="114"><net_src comp="60" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="130" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="157"><net_src comp="145" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="145" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="111" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="174"><net_src comp="139" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="153" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="180" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="187"><net_src comp="184" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="192"><net_src comp="103" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="193" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="200"><net_src comp="48" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="207"><net_src comp="52" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="215"><net_src comp="56" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="222"><net_src comp="133" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="73" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="231"><net_src comp="80" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="236"><net_src comp="87" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="241"><net_src comp="93" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="246"><net_src comp="180" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="251"><net_src comp="99" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="257"><net_src comp="107" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="262"><net_src comp="184" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: test_vector | {}
	Port: norma_20_out | {12 }
	Port: sup_vectors | {}
 - Input state : 
	Port: svm_Pipeline_VITIS_LOOP_21_210 : zext_ln17_9 | {1 }
	Port: svm_Pipeline_VITIS_LOOP_21_210 : test_vector | {1 2 }
	Port: svm_Pipeline_VITIS_LOOP_21_210 : sup_vectors | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		j : 1
		icmp_ln21 : 2
		add_ln21 : 2
		br_ln21 : 3
		phi_mul19_load : 1
		zext_ln21 : 2
		add_ln24 : 2
		add_ln24_10 : 1
		zext_ln24 : 2
		sup_vectors_addr : 3
		test_vector_addr : 3
		test_vector_load : 4
		sup_vectors_load : 4
		store_ln21 : 3
		store_ln21 : 3
	State 2
	State 3
		diff : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		norma : 1
		write_ln0 : 1
	State 13
	State 14
	State 15
		store_ln21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_99          |    2    |   205   |   220   |
|          |          grp_fu_103         |    0    |   168   |   338   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_107         |    3    |   143   |    78   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln21_fu_139       |    0    |    0    |    12   |
|    add   |       add_ln24_fu_153       |    0    |    0    |    22   |
|          |      add_ln24_10_fu_159     |    0    |    0    |    22   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln21_fu_133      |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|   read   | zext_ln17_9_read_read_fu_60 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_66    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   zext_ln17_9_cast_fu_111   |    0    |    0    |    0    |
|   zext   |       zext_ln21_fu_148      |    0    |    0    |    0    |
|          |       zext_ln24_fu_165      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   516   |   701   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  bitcast_ln24_reg_243  |   32   |
|     diff_28_reg_254    |   32   |
|      diff_reg_248      |   32   |
|    icmp_ln21_reg_219   |    1   |
|      j_10_reg_212      |    5   |
|  norma_20_load_reg_259 |   32   |
|    norma_20_reg_204    |   32   |
|    phi_mul19_reg_197   |   15   |
|sup_vectors_addr_reg_223|   15   |
|sup_vectors_load_reg_238|   32   |
|test_vector_addr_reg_228|    5   |
|test_vector_load_reg_233|   32   |
+------------------------+--------+
|          Total         |   265  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_93 |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_99    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_103    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   168  ||  1.548  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   516  |   701  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   265  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   781  |   737  |
+-----------+--------+--------+--------+--------+
