{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629810730504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629810730504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 24 15:12:10 2021 " "Processing started: Tue Aug 24 15:12:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629810730504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629810730504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Addierwerk_4bit -c Addierwerk_4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Addierwerk_4bit -c Addierwerk_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629810730505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629810730827 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629810730827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl_public/vhdl_beh/tb_aw/tb_aw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl_public/vhdl_beh/tb_aw/tb_aw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_AW-AW_BEH " "Found design unit 1: TB_AW-AW_BEH" {  } { { "../../VHDL_beh/tb_AW/TB_AW.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_beh/tb_AW/TB_AW.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629810737017 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_AW " "Found entity 1: TB_AW" {  } { { "../../VHDL_beh/tb_AW/TB_AW.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_beh/tb_AW/TB_AW.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629810737017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629810737017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/aw_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/patri/documents/serious stuff/coding/vhdl_public/vhdl_rtl/aw_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AW-AW_4B_rtl " "Found design unit 1: AW-AW_4B_rtl" {  } { { "../../VHDL_rtl/AW_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/AW_rtl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629810737019 ""} { "Info" "ISGN_ENTITY_NAME" "1 AW " "Found entity 1: AW" {  } { { "../../VHDL_rtl/AW_rtl.vhd" "" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/AW_rtl.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629810737019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629810737019 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AW " "Elaborating entity \"AW\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629810737042 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "HA1 HA " "Node instance \"HA1\" instantiates undefined entity \"HA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../VHDL_rtl/AW_rtl.vhd" "HA1" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/AW_rtl.vhd" 30 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1629810737081 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA1 FA " "Node instance \"FA1\" instantiates undefined entity \"FA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../VHDL_rtl/AW_rtl.vhd" "FA1" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/AW_rtl.vhd" 31 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1629810737081 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA2 FA " "Node instance \"FA2\" instantiates undefined entity \"FA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../VHDL_rtl/AW_rtl.vhd" "FA2" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/AW_rtl.vhd" 32 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1629810737081 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FA3 FA " "Node instance \"FA3\" instantiates undefined entity \"FA\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../VHDL_rtl/AW_rtl.vhd" "FA3" { Text "C:/Users/Patri/Documents/Serious Stuff/Coding/VHDL_public/VHDL_rtl/AW_rtl.vhd" 33 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1629810737081 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629810737158 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 24 15:12:17 2021 " "Processing ended: Tue Aug 24 15:12:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629810737158 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629810737158 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629810737158 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629810737158 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629810737754 ""}
