// Seed: 1152567212
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  logic id_3;
  assign id_1 = 1'b0 ? 1 == -id_3 : id_0 ? 1'b0 : id_3;
endmodule
