Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0789117e665740919a6af70081f53176 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot guess_FSM_test_behav xil_defaultlib.guess_FSM_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'b' [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 11/Lab 11.srcs/sim_1/new/guess_FSM_test.sv:10]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'y' [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab 11/Lab 11.srcs/sim_1/new/guess_FSM_test.sv:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.guess_FSM(N=4)
Compiling module xil_defaultlib.guess_FSM_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot guess_FSM_test_behav
