Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 18 15:00:20 2023
| Host         : DESKTOP-FITMNKL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file microcontroller_timing_summary_routed.rpt -pb microcontroller_timing_summary_routed.pb -rpx microcontroller_timing_summary_routed.rpx -warn_on_violation
| Design       : microcontroller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     42          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (10)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: sysclk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CNT/cnt_proc.state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CNT/cnt_proc.state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CNT/cnt_proc.state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: PAC/CK/state_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   85          inf        0.000                      0                   85           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            debug[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.127ns  (logic 5.118ns (42.199%)  route 7.010ns (57.801%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switch_IBUF_inst/O
                         net (fo=8, routed)           3.122     4.586    CNT/switch_IBUF
    SLICE_X57Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.710 r  CNT/debug_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.887     8.597    debug_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.127 r  debug_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.127    debug[1]
    E19                                                               r  debug[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            debug[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.886ns  (logic 5.094ns (42.858%)  route 6.792ns (57.142%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switch_IBUF_inst/O
                         net (fo=8, routed)           3.144     4.608    CNT/switch_IBUF
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.732 r  CNT/debug_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.647     8.380    debug_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.886 r  debug_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.886    debug[6]
    U14                                                               r  debug[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            debug[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.713ns  (logic 5.102ns (43.562%)  route 6.611ns (56.438%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switch_IBUF_inst/O
                         net (fo=8, routed)           3.142     4.606    CNT/switch_IBUF
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.730 r  CNT/debug_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.468     8.198    debug_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.713 r  debug_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.713    debug[5]
    U15                                                               r  debug[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            debug[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.679ns  (logic 5.088ns (43.569%)  route 6.591ns (56.431%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switch_IBUF_inst/O
                         net (fo=8, routed)           2.907     4.371    CNT/switch_IBUF
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124     4.495 r  CNT/debug_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.683     8.179    debug_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.679 r  debug_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.679    debug[7]
    V14                                                               r  debug[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            debug[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.619ns  (logic 5.097ns (43.868%)  route 6.522ns (56.132%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switch_IBUF_inst/O
                         net (fo=8, routed)           3.295     4.759    CNT/switch_IBUF
    SLICE_X57Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.883 r  CNT/debug_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.226     8.110    debug_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.619 r  debug_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.619    debug[3]
    V19                                                               r  debug[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/cnt_proc.state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssdCTRL[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.338ns  (logic 4.802ns (42.349%)  route 6.537ns (57.651%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE                         0.000     0.000 r  CNT/cnt_proc.state_reg[0]/C
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CNT/cnt_proc.state_reg[0]/Q
                         net (fo=170, routed)         2.919     3.375    CNT/cnt_proc.state_reg_n_0_[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I3_O)        0.152     3.527 r  CNT/ssdCTRL_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           1.125     4.651    CNT/ssdCTRL_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I3_O)        0.356     5.007 f  CNT/ssdCTRL_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.641     5.648    CNT/ssdCTRL_OBUF[6]_inst_i_6_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.327     5.975 r  CNT/ssdCTRL_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.853     7.828    ssdCTRL_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.338 r  ssdCTRL_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.338    ssdCTRL[6]
    W7                                                                r  ssdCTRL[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/cnt_proc.state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssdCTRL[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.295ns  (logic 4.587ns (40.612%)  route 6.708ns (59.388%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE                         0.000     0.000 r  CNT/cnt_proc.state_reg[0]/C
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CNT/cnt_proc.state_reg[0]/Q
                         net (fo=170, routed)         2.919     3.375    CNT/cnt_proc.state_reg_n_0_[0]
    SLICE_X63Y14         LUT5 (Prop_lut5_I3_O)        0.152     3.527 r  CNT/ssdCTRL_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           1.125     4.651    CNT/ssdCTRL_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I2_O)        0.326     4.977 f  CNT/ssdCTRL_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.952     5.929    CNT/ssdCTRL_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.053 r  CNT/ssdCTRL_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.712     7.766    ssdCTRL_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.295 r  ssdCTRL_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.295    ssdCTRL[5]
    W6                                                                r  ssdCTRL[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            debug[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.286ns  (logic 5.096ns (45.156%)  route 6.190ns (54.844%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switch_IBUF_inst/O
                         net (fo=8, routed)           2.963     4.427    CNT/switch_IBUF
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.124     4.551 r  CNT/debug_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.227     7.778    debug_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.286 r  debug_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.286    debug[4]
    W18                                                               r  debug[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            debug[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.282ns  (logic 5.093ns (45.139%)  route 6.189ns (54.861%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switch_IBUF_inst/O
                         net (fo=8, routed)           2.721     4.185    CNT/switch_IBUF
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.309 r  CNT/debug_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.468     7.777    debug_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.282 r  debug_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.282    debug[0]
    U16                                                               r  debug[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            debug[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.207ns  (logic 5.089ns (45.405%)  route 6.119ns (54.595%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switch_IBUF_inst/O
                         net (fo=8, routed)           2.894     4.358    CNT/switch_IBUF
    SLICE_X57Y18         LUT6 (Prop_lut6_I4_O)        0.124     4.482 r  CNT/debug_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.224     7.706    debug_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.207 r  debug_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.207    debug[2]
    U19                                                               r  debug[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CNT/cnt_proc.state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CNT/cnt_proc.state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  CNT/cnt_proc.state_reg[1]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CNT/cnt_proc.state_reg[1]/Q
                         net (fo=171, routed)         0.117     0.281    CNT/cnt_proc.state_reg_n_0_[1]
    SLICE_X65Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.326 r  CNT/cnt_proc.state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.326    CNT/cnt_proc.state[2]_i_1_n_0
    SLICE_X65Y15         FDRE                                         r  CNT/cnt_proc.state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_Label/MUX.zero_flag_buffer_reg/G
                            (positive level-sensitive latch)
  Destination:            Z/C_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.223ns (62.272%)  route 0.135ns (37.728%))
  Logic Levels:           2  (LDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         LDPE                         0.000     0.000 r  ALU_Label/MUX.zero_flag_buffer_reg/G
    SLICE_X64Y17         LDPE (EnToQ_ldpe_G_Q)        0.178     0.178 r  ALU_Label/MUX.zero_flag_buffer_reg/Q
                         net (fo=1, routed)           0.135     0.313    Z/zero_flag
    SLICE_X65Y17         LUT5 (Prop_lut5_I3_O)        0.045     0.358 r  Z/C_i_1__0/O
                         net (fo=1, routed)           0.000     0.358    Z/C_i_1__0_n_0
    SLICE_X65Y17         FDRE                                         r  Z/C_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/T_Flip_Flop.aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CU/T_Flip_Flop.aux_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE                         0.000     0.000 r  CU/T_Flip_Flop.aux_reg/C
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CU/T_Flip_Flop.aux_reg/Q
                         net (fo=8, routed)           0.180     0.321    CU/en
    SLICE_X65Y14         LUT2 (Prop_lut2_I0_O)        0.045     0.366 r  CU/T_Flip_Flop.aux_i_1/O
                         net (fo=1, routed)           0.000     0.366    CU/T_Flip_Flop.aux_i_1_n_0
    SLICE_X65Y14         FDRE                                         r  CU/T_Flip_Flop.aux_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PAC/CK/state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PAC/CK/state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  PAC/CK/state_reg[10]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PAC/CK/state_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    PAC/CK/state_reg_n_0_[10]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  PAC/CK/state_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    PAC/CK/state_reg[8]_i_1_n_5
    SLICE_X64Y25         FDRE                                         r  PAC/CK/state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PAC/CK/state_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PAC/CK/state_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  PAC/CK/state_reg[14]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PAC/CK/state_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    PAC/CK/state_reg_n_0_[14]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  PAC/CK/state_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    PAC/CK/state_reg[12]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  PAC/CK/state_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PAC/CK/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PAC/CK/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  PAC/CK/state_reg[2]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PAC/CK/state_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    PAC/CK/state_reg_n_0_[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  PAC/CK/state_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    PAC/CK/state_reg[0]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  PAC/CK/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PAC/CK/state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PAC/CK/state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  PAC/CK/state_reg[6]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PAC/CK/state_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    PAC/CK/state_reg_n_0_[6]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  PAC/CK/state_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    PAC/CK/state_reg[4]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  PAC/CK/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PAC/CK/state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PAC/CK/state_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  PAC/CK/state_reg[10]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PAC/CK/state_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    PAC/CK/state_reg_n_0_[10]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  PAC/CK/state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    PAC/CK/state_reg[8]_i_1_n_4
    SLICE_X64Y25         FDRE                                         r  PAC/CK/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PAC/CK/state_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PAC/CK/state_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  PAC/CK/state_reg[14]/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PAC/CK/state_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    PAC/CK/state_reg_n_0_[14]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  PAC/CK/state_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    PAC/CK/state_reg[12]_i_1_n_4
    SLICE_X64Y26         FDRE                                         r  PAC/CK/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PAC/CK/state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PAC/CK/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  PAC/CK/state_reg[2]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PAC/CK/state_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    PAC/CK/state_reg_n_0_[2]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  PAC/CK/state_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    PAC/CK/state_reg[0]_i_1_n_4
    SLICE_X64Y23         FDRE                                         r  PAC/CK/state_reg[3]/D
  -------------------------------------------------------------------    -------------------





