{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679606045997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679606045998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 17:14:05 2023 " "Processing started: Thu Mar 23 17:14:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679606045998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606045998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rgrewallab8verilog -c rgrewallab8verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off rgrewallab8verilog -c rgrewallab8verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606045998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679606046591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679606046591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgrewallab8verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file rgrewallab8verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgrewallab8verilog " "Found entity 1: rgrewallab8verilog" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679606062412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rgrewallab8verilog " "Elaborating entity \"rgrewallab8verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679606062451 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PushButton rgrewallab8verilog.v(12) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(12): variable \"PushButton\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679606062452 "|rgrewallab8verilog"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count rgrewallab8verilog.v(14) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(14): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679606062453 "|rgrewallab8verilog"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "loadValue rgrewallab8verilog.v(20) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(20): variable \"loadValue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679606062453 "|rgrewallab8verilog"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "loadValue rgrewallab8verilog.v(26) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(26): variable \"loadValue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1679606062453 "|rgrewallab8verilog"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loadValue rgrewallab8verilog.v(11) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(11): inferring latch(es) for variable \"loadValue\", which holds its previous value in one or more paths through the always construct" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679606062454 "|rgrewallab8verilog"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex1 rgrewallab8verilog.v(11) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(11): inferring latch(es) for variable \"hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679606062454 "|rgrewallab8verilog"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex2 rgrewallab8verilog.v(11) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(11): inferring latch(es) for variable \"hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679606062454 "|rgrewallab8verilog"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex3 rgrewallab8verilog.v(11) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(11): inferring latch(es) for variable \"hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679606062454 "|rgrewallab8verilog"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex4 rgrewallab8verilog.v(11) " "Verilog HDL Always Construct warning at rgrewallab8verilog.v(11): inferring latch(es) for variable \"hex4\", which holds its previous value in one or more paths through the always construct" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1679606062455 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[0\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex4\[0\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062456 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[1\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex4\[1\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062456 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[2\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex4\[2\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062456 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[3\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex4\[3\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062456 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[4\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex4\[4\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062456 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[5\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex4\[5\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062456 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[6\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex4\[6\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062456 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[0\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex3\[0\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062456 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[1\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex3\[1\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062456 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[2\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex3\[2\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062457 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[3\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex3\[3\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062457 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[4\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex3\[4\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062457 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[5\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex3\[5\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062457 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[6\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex3\[6\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062457 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[0\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex2\[0\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062457 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[1\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex2\[1\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062457 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[2\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex2\[2\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062457 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[3\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex2\[3\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062457 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[4\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex2\[4\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062457 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[5\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex2\[5\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062457 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[6\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex2\[6\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062458 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex1\[0\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062458 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex1\[1\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062458 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex1\[2\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062458 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex1\[3\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062458 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex1\[4\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062458 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex1\[5\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062458 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] rgrewallab8verilog.v(48) " "Inferred latch for \"hex1\[6\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062458 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadValue\[0\] rgrewallab8verilog.v(48) " "Inferred latch for \"loadValue\[0\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062458 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadValue\[1\] rgrewallab8verilog.v(48) " "Inferred latch for \"loadValue\[1\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062458 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadValue\[2\] rgrewallab8verilog.v(48) " "Inferred latch for \"loadValue\[2\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062458 "|rgrewallab8verilog"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadValue\[3\] rgrewallab8verilog.v(48) " "Inferred latch for \"loadValue\[3\]\" at rgrewallab8verilog.v(48)" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606062458 "|rgrewallab8verilog"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex1\[6\]\$latch hex1\[1\]\$latch " "Duplicate LATCH primitive \"hex1\[6\]\$latch\" merged with LATCH primitive \"hex1\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606063060 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex1\[3\]\$latch hex1\[1\]\$latch " "Duplicate LATCH primitive \"hex1\[3\]\$latch\" merged with LATCH primitive \"hex1\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606063060 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex1\[2\]\$latch hex1\[1\]\$latch " "Duplicate LATCH primitive \"hex1\[2\]\$latch\" merged with LATCH primitive \"hex1\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606063060 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex2\[6\]\$latch hex2\[1\]\$latch " "Duplicate LATCH primitive \"hex2\[6\]\$latch\" merged with LATCH primitive \"hex2\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606063060 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex2\[3\]\$latch hex2\[1\]\$latch " "Duplicate LATCH primitive \"hex2\[3\]\$latch\" merged with LATCH primitive \"hex2\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606063060 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex2\[2\]\$latch hex2\[1\]\$latch " "Duplicate LATCH primitive \"hex2\[2\]\$latch\" merged with LATCH primitive \"hex2\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606063060 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex3\[6\]\$latch hex3\[1\]\$latch " "Duplicate LATCH primitive \"hex3\[6\]\$latch\" merged with LATCH primitive \"hex3\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606063060 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex3\[3\]\$latch hex3\[1\]\$latch " "Duplicate LATCH primitive \"hex3\[3\]\$latch\" merged with LATCH primitive \"hex3\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606063060 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex3\[2\]\$latch hex3\[1\]\$latch " "Duplicate LATCH primitive \"hex3\[2\]\$latch\" merged with LATCH primitive \"hex3\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606063060 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex4\[6\]\$latch hex4\[1\]\$latch " "Duplicate LATCH primitive \"hex4\[6\]\$latch\" merged with LATCH primitive \"hex4\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606063060 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex4\[3\]\$latch hex4\[1\]\$latch " "Duplicate LATCH primitive \"hex4\[3\]\$latch\" merged with LATCH primitive \"hex4\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606063060 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex4\[2\]\$latch hex4\[1\]\$latch " "Duplicate LATCH primitive \"hex4\[2\]\$latch\" merged with LATCH primitive \"hex4\[1\]\$latch\"" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679606063060 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1679606063060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "loadValue\[0\] " "Latch loadValue\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choice\[1\] " "Ports D and ENA on the latch are fed by the same signal choice\[1\]" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679606063061 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679606063061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "loadValue\[1\] " "Latch loadValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choice\[1\] " "Ports D and ENA on the latch are fed by the same signal choice\[1\]" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679606063061 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679606063061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "loadValue\[2\] " "Latch loadValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choice\[1\] " "Ports D and ENA on the latch are fed by the same signal choice\[1\]" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679606063062 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679606063062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "loadValue\[3\] " "Latch loadValue\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choice\[1\] " "Ports D and ENA on the latch are fed by the same signal choice\[1\]" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679606063062 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679606063062 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] VCC " "Pin \"hex1\[0\]\" is stuck at VCC" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606063082 "|rgrewallab8verilog|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606063082 "|rgrewallab8verilog|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606063082 "|rgrewallab8verilog|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] VCC " "Pin \"hex2\[0\]\" is stuck at VCC" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606063082 "|rgrewallab8verilog|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606063082 "|rgrewallab8verilog|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606063082 "|rgrewallab8verilog|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606063082 "|rgrewallab8verilog|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606063082 "|rgrewallab8verilog|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606063082 "|rgrewallab8verilog|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] VCC " "Pin \"hex4\[0\]\" is stuck at VCC" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606063082 "|rgrewallab8verilog|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] GND " "Pin \"hex4\[4\]\" is stuck at GND" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606063082 "|rgrewallab8verilog|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] GND " "Pin \"hex4\[5\]\" is stuck at GND" {  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679606063082 "|rgrewallab8verilog|hex4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679606063082 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679606063172 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679606063582 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679606063582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679606063677 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679606063677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679606063677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679606063677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679606063719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 17:14:23 2023 " "Processing ended: Thu Mar 23 17:14:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679606063719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679606063719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679606063719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679606063719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1679606065807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679606065808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 17:14:24 2023 " "Processing started: Thu Mar 23 17:14:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679606065808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1679606065808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rgrewallab8verilog -c rgrewallab8verilog " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rgrewallab8verilog -c rgrewallab8verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1679606065808 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1679606066048 ""}
{ "Info" "0" "" "Project  = rgrewallab8verilog" {  } {  } 0 0 "Project  = rgrewallab8verilog" 0 0 "Fitter" 0 0 1679606066049 ""}
{ "Info" "0" "" "Revision = rgrewallab8verilog" {  } {  } 0 0 "Revision = rgrewallab8verilog" 0 0 "Fitter" 0 0 1679606066049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1679606066305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1679606066305 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rgrewallab8verilog 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"rgrewallab8verilog\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679606066325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679606066414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679606066414 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679606067016 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679606067056 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679606067251 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 38 " "No exact pin location assignment(s) for 7 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1679606067615 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1679606081336 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679606081445 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679606081450 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679606081450 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679606081451 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679606081451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679606081452 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679606081452 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679606081452 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1679606081452 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679606081452 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "P " "Node \"P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679606081501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S\[0\] " "Node \"S\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679606081501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S\[1\] " "Node \"S\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679606081501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S\[2\] " "Node \"S\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679606081501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S\[3\] " "Node \"S\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679606081501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S\[4\] " "Node \"S\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679606081501 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S\[5\] " "Node \"S\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1679606081501 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1679606081501 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679606081502 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1679606092687 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rgrewallab8verilog.sdc " "Synopsys Design Constraints File file not found: 'rgrewallab8verilog.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679606092688 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679606092689 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~5\|datad " "Node \"Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092689 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|sumout " "Node \"Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092689 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092689 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~1\|datad " "Node \"Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092690 ""} { "Warning" "WSTA_SCC_NODE" "Add0~1\|sumout " "Node \"Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092690 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092690 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~29\|datad " "Node \"Add0~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092690 ""} { "Warning" "WSTA_SCC_NODE" "Add0~29\|sumout " "Node \"Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092690 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092690 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~25\|datad " "Node \"Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092690 ""} { "Warning" "WSTA_SCC_NODE" "Add0~25\|sumout " "Node \"Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092690 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092690 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~21\|datad " "Node \"Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092690 ""} { "Warning" "WSTA_SCC_NODE" "Add0~21\|sumout " "Node \"Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092690 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092690 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~17\|datad " "Node \"Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092690 ""} { "Warning" "WSTA_SCC_NODE" "Add0~17\|sumout " "Node \"Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092690 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092690 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~13\|datad " "Node \"Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092690 ""} { "Warning" "WSTA_SCC_NODE" "Add0~13\|sumout " "Node \"Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092690 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092690 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~9\|datad " "Node \"Add0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092690 ""} { "Warning" "WSTA_SCC_NODE" "Add0~9\|sumout " "Node \"Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092690 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092690 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~53\|datad " "Node \"Add0~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092691 ""} { "Warning" "WSTA_SCC_NODE" "Add0~53\|sumout " "Node \"Add0~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092691 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092691 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~49\|datad " "Node \"Add0~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092691 ""} { "Warning" "WSTA_SCC_NODE" "Add0~49\|sumout " "Node \"Add0~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092691 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092691 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~45\|datad " "Node \"Add0~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092691 ""} { "Warning" "WSTA_SCC_NODE" "Add0~45\|sumout " "Node \"Add0~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092691 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092691 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~41\|datad " "Node \"Add0~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092691 ""} { "Warning" "WSTA_SCC_NODE" "Add0~41\|sumout " "Node \"Add0~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092691 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092691 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~37\|datad " "Node \"Add0~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092691 ""} { "Warning" "WSTA_SCC_NODE" "Add0~37\|sumout " "Node \"Add0~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092691 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092691 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~33\|datad " "Node \"Add0~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092691 ""} { "Warning" "WSTA_SCC_NODE" "Add0~33\|sumout " "Node \"Add0~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092691 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092691 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~77\|datad " "Node \"Add0~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092691 ""} { "Warning" "WSTA_SCC_NODE" "Add0~77\|sumout " "Node \"Add0~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092691 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092691 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~73\|datad " "Node \"Add0~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""} { "Warning" "WSTA_SCC_NODE" "Add0~73\|sumout " "Node \"Add0~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092692 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~69\|datad " "Node \"Add0~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""} { "Warning" "WSTA_SCC_NODE" "Add0~69\|sumout " "Node \"Add0~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092692 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~65\|datad " "Node \"Add0~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""} { "Warning" "WSTA_SCC_NODE" "Add0~65\|sumout " "Node \"Add0~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092692 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~61\|datad " "Node \"Add0~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""} { "Warning" "WSTA_SCC_NODE" "Add0~61\|sumout " "Node \"Add0~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092692 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~57\|datad " "Node \"Add0~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""} { "Warning" "WSTA_SCC_NODE" "Add0~57\|sumout " "Node \"Add0~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092692 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~121\|datad " "Node \"Add0~121\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""} { "Warning" "WSTA_SCC_NODE" "Add0~121\|sumout " "Node \"Add0~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092692 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~117\|datad " "Node \"Add0~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""} { "Warning" "WSTA_SCC_NODE" "Add0~117\|sumout " "Node \"Add0~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092692 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~113\|datad " "Node \"Add0~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""} { "Warning" "WSTA_SCC_NODE" "Add0~113\|sumout " "Node \"Add0~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092692 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~109\|datad " "Node \"Add0~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""} { "Warning" "WSTA_SCC_NODE" "Add0~109\|sumout " "Node \"Add0~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092692 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092692 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~105\|datad " "Node \"Add0~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092693 ""} { "Warning" "WSTA_SCC_NODE" "Add0~105\|sumout " "Node \"Add0~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092693 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092693 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~101\|datad " "Node \"Add0~101\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092693 ""} { "Warning" "WSTA_SCC_NODE" "Add0~101\|sumout " "Node \"Add0~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092693 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092693 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~97\|datad " "Node \"Add0~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092693 ""} { "Warning" "WSTA_SCC_NODE" "Add0~97\|sumout " "Node \"Add0~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092693 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092693 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~93\|datad " "Node \"Add0~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092693 ""} { "Warning" "WSTA_SCC_NODE" "Add0~93\|sumout " "Node \"Add0~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092693 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092693 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~89\|datad " "Node \"Add0~89\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092693 ""} { "Warning" "WSTA_SCC_NODE" "Add0~89\|sumout " "Node \"Add0~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092693 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092693 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~85\|datad " "Node \"Add0~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092693 ""} { "Warning" "WSTA_SCC_NODE" "Add0~85\|sumout " "Node \"Add0~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092693 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092693 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~81\|dataf " "Node \"Add0~81\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092693 ""} { "Warning" "WSTA_SCC_NODE" "Add0~81\|sumout " "Node \"Add0~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092693 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092693 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[0\]~32\|combout " "Node \"count\[0\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092693 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~32\|datab " "Node \"count\[0\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606092693 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606092693 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|cin  to: Add0~101\|datad " "From: Add0~101\|cin  to: Add0~101\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|dataa  to: Add0~101\|datad " "From: Add0~101\|dataa  to: Add0~101\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|cin  to: Add0~105\|datad " "From: Add0~105\|cin  to: Add0~105\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|dataa  to: Add0~105\|datad " "From: Add0~105\|dataa  to: Add0~105\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|cin  to: Add0~109\|datad " "From: Add0~109\|cin  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|dataa  to: Add0~109\|datad " "From: Add0~109\|dataa  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|cin  to: Add0~113\|datad " "From: Add0~113\|cin  to: Add0~113\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|dataa  to: Add0~113\|datad " "From: Add0~113\|dataa  to: Add0~113\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|cin  to: Add0~117\|datad " "From: Add0~117\|cin  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|dataa  to: Add0~117\|datad " "From: Add0~117\|dataa  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|cin  to: Add0~121\|datad " "From: Add0~121\|cin  to: Add0~121\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|dataa  to: Add0~121\|datad " "From: Add0~121\|dataa  to: Add0~121\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|cin  to: Add0~13\|datad " "From: Add0~13\|cin  to: Add0~13\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|dataa  to: Add0~13\|datad " "From: Add0~13\|dataa  to: Add0~13\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|cin  to: Add0~17\|datad " "From: Add0~17\|cin  to: Add0~17\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|dataa  to: Add0~17\|datad " "From: Add0~17\|dataa  to: Add0~17\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|cin  to: Add0~1\|datad " "From: Add0~1\|cin  to: Add0~1\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|dataa  to: Add0~1\|datad " "From: Add0~1\|dataa  to: Add0~1\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|cin  to: Add0~21\|datad " "From: Add0~21\|cin  to: Add0~21\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|dataa  to: Add0~21\|datad " "From: Add0~21\|dataa  to: Add0~21\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|cin  to: Add0~25\|datad " "From: Add0~25\|cin  to: Add0~25\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|dataa  to: Add0~25\|datad " "From: Add0~25\|dataa  to: Add0~25\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|cin  to: Add0~29\|datad " "From: Add0~29\|cin  to: Add0~29\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|dataa  to: Add0~29\|datad " "From: Add0~29\|dataa  to: Add0~29\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|cin  to: Add0~33\|datad " "From: Add0~33\|cin  to: Add0~33\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|dataa  to: Add0~33\|datad " "From: Add0~33\|dataa  to: Add0~33\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|cin  to: Add0~37\|datad " "From: Add0~37\|cin  to: Add0~37\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|dataa  to: Add0~37\|datad " "From: Add0~37\|dataa  to: Add0~37\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|cin  to: Add0~41\|datad " "From: Add0~41\|cin  to: Add0~41\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|dataa  to: Add0~41\|datad " "From: Add0~41\|dataa  to: Add0~41\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|cin  to: Add0~45\|datad " "From: Add0~45\|cin  to: Add0~45\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|dataa  to: Add0~45\|datad " "From: Add0~45\|dataa  to: Add0~45\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|cin  to: Add0~49\|datad " "From: Add0~49\|cin  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|dataa  to: Add0~49\|datad " "From: Add0~49\|dataa  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|cin  to: Add0~53\|datad " "From: Add0~53\|cin  to: Add0~53\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|dataa  to: Add0~53\|datad " "From: Add0~53\|dataa  to: Add0~53\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|cin  to: Add0~57\|datad " "From: Add0~57\|cin  to: Add0~57\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|dataa  to: Add0~57\|datad " "From: Add0~57\|dataa  to: Add0~57\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: cin  to: sumout " "Cell: Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: dataa  to: sumout " "Cell: Add0~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|cin  to: Add0~61\|datad " "From: Add0~61\|cin  to: Add0~61\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|dataa  to: Add0~61\|datad " "From: Add0~61\|dataa  to: Add0~61\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|cin  to: Add0~65\|datad " "From: Add0~65\|cin  to: Add0~65\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|dataa  to: Add0~65\|datad " "From: Add0~65\|dataa  to: Add0~65\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|cin  to: Add0~69\|datad " "From: Add0~69\|cin  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|dataa  to: Add0~69\|datad " "From: Add0~69\|dataa  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|cin  to: Add0~73\|datad " "From: Add0~73\|cin  to: Add0~73\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|dataa  to: Add0~73\|datad " "From: Add0~73\|dataa  to: Add0~73\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|cin  to: Add0~77\|datad " "From: Add0~77\|cin  to: Add0~77\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|dataa  to: Add0~77\|datad " "From: Add0~77\|dataa  to: Add0~77\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~81\|datad  to: Add0~81\|dataf " "From: Add0~81\|datad  to: Add0~81\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|cin  to: Add0~85\|datad " "From: Add0~85\|cin  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|dataa  to: Add0~85\|datad " "From: Add0~85\|dataa  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|cin  to: Add0~89\|datad " "From: Add0~89\|cin  to: Add0~89\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|dataa  to: Add0~89\|datad " "From: Add0~89\|dataa  to: Add0~89\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|cin  to: Add0~93\|datad " "From: Add0~93\|cin  to: Add0~93\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|dataa  to: Add0~93\|datad " "From: Add0~93\|dataa  to: Add0~93\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|cin  to: Add0~97\|datad " "From: Add0~97\|cin  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|dataa  to: Add0~97\|datad " "From: Add0~97\|dataa  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|cin  to: Add0~9\|datad " "From: Add0~9\|cin  to: Add0~9\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|dataa  to: Add0~9\|datad " "From: Add0~9\|dataa  to: Add0~9\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606092695 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1679606092695 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1679606092697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679606092698 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1679606092698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679606092703 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1679606092833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679606096127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679606099870 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679606101836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679606101837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679606102818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y46 X10_Y57 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y46 to location X10_Y57" {  } { { "loc" "" { Generic "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y46 to location X10_Y57"} { { 12 { 0 ""} 0 46 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1679606115981 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679606115981 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1679606157991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1679606160945 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679606160945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:51 " "Fitter routing operations ending: elapsed time is 00:00:51" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679606160949 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1679606162448 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679606162489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679606162944 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679606162945 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679606163373 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679606167326 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1679606167665 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/output_files/rgrewallab8verilog.fit.smsg " "Generated suppressed messages file C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/output_files/rgrewallab8verilog.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679606167762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 111 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6123 " "Peak virtual memory: 6123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679606168371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 17:16:08 2023 " "Processing ended: Thu Mar 23 17:16:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679606168371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679606168371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679606168371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679606168371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1679606169716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679606169716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 17:16:09 2023 " "Processing started: Thu Mar 23 17:16:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679606169716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1679606169716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rgrewallab8verilog -c rgrewallab8verilog " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rgrewallab8verilog -c rgrewallab8verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1679606169717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1679606170693 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1679606176712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679606177239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 17:16:17 2023 " "Processing ended: Thu Mar 23 17:16:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679606177239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679606177239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679606177239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679606177239 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1679606177936 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1679606178688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679606178689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 17:16:18 2023 " "Processing started: Thu Mar 23 17:16:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679606178689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1679606178689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rgrewallab8verilog -c rgrewallab8verilog " "Command: quartus_sta rgrewallab8verilog -c rgrewallab8verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1679606178689 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1679606178840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1679606179619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1679606179619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606179682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606179682 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1679606180269 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rgrewallab8verilog.sdc " "Synopsys Design Constraints File file not found: 'rgrewallab8verilog.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1679606180307 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606180307 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PushButton PushButton " "create_clock -period 1.000 -name PushButton PushButton" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679606180308 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679606180308 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~5\|datac " "Node \"Add0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180309 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|sumout " "Node \"Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180309 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180309 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~1\|datad " "Node \"Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180310 ""} { "Warning" "WSTA_SCC_NODE" "Add0~1\|sumout " "Node \"Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180310 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180310 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~29\|datac " "Node \"Add0~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180310 ""} { "Warning" "WSTA_SCC_NODE" "Add0~29\|sumout " "Node \"Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180310 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180310 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~25\|datac " "Node \"Add0~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180310 ""} { "Warning" "WSTA_SCC_NODE" "Add0~25\|sumout " "Node \"Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180310 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180310 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~21\|datac " "Node \"Add0~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180311 ""} { "Warning" "WSTA_SCC_NODE" "Add0~21\|sumout " "Node \"Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180311 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180311 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~17\|datac " "Node \"Add0~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180311 ""} { "Warning" "WSTA_SCC_NODE" "Add0~17\|sumout " "Node \"Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180311 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180311 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~13\|datac " "Node \"Add0~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180311 ""} { "Warning" "WSTA_SCC_NODE" "Add0~13\|sumout " "Node \"Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180311 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180311 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~9\|datac " "Node \"Add0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180311 ""} { "Warning" "WSTA_SCC_NODE" "Add0~9\|sumout " "Node \"Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180311 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180311 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~53\|dataf " "Node \"Add0~53\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180311 ""} { "Warning" "WSTA_SCC_NODE" "Add0~53\|sumout " "Node \"Add0~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180311 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180311 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~49\|datad " "Node \"Add0~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180312 ""} { "Warning" "WSTA_SCC_NODE" "Add0~49\|sumout " "Node \"Add0~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180312 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180312 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~45\|datac " "Node \"Add0~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180312 ""} { "Warning" "WSTA_SCC_NODE" "Add0~45\|sumout " "Node \"Add0~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180312 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180312 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~41\|datac " "Node \"Add0~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180312 ""} { "Warning" "WSTA_SCC_NODE" "Add0~41\|sumout " "Node \"Add0~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180312 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180312 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~37\|datac " "Node \"Add0~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180312 ""} { "Warning" "WSTA_SCC_NODE" "Add0~37\|sumout " "Node \"Add0~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180312 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180312 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~33\|datac " "Node \"Add0~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180312 ""} { "Warning" "WSTA_SCC_NODE" "Add0~33\|sumout " "Node \"Add0~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180312 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180312 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~77\|datac " "Node \"Add0~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180312 ""} { "Warning" "WSTA_SCC_NODE" "Add0~77\|sumout " "Node \"Add0~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180312 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180312 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~73\|datac " "Node \"Add0~73\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180313 ""} { "Warning" "WSTA_SCC_NODE" "Add0~73\|sumout " "Node \"Add0~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180313 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180313 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~69\|datad " "Node \"Add0~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180313 ""} { "Warning" "WSTA_SCC_NODE" "Add0~69\|sumout " "Node \"Add0~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180313 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180313 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~65\|datac " "Node \"Add0~65\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180313 ""} { "Warning" "WSTA_SCC_NODE" "Add0~65\|sumout " "Node \"Add0~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180313 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180313 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~61\|datac " "Node \"Add0~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180313 ""} { "Warning" "WSTA_SCC_NODE" "Add0~61\|sumout " "Node \"Add0~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180313 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180313 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~57\|dataa " "Node \"Add0~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180313 ""} { "Warning" "WSTA_SCC_NODE" "Add0~57\|sumout " "Node \"Add0~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180313 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180313 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~121\|datac " "Node \"Add0~121\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180313 ""} { "Warning" "WSTA_SCC_NODE" "Add0~121\|sumout " "Node \"Add0~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180313 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180313 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~117\|datad " "Node \"Add0~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180314 ""} { "Warning" "WSTA_SCC_NODE" "Add0~117\|sumout " "Node \"Add0~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180314 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180314 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~113\|datac " "Node \"Add0~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180314 ""} { "Warning" "WSTA_SCC_NODE" "Add0~113\|sumout " "Node \"Add0~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180314 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180314 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~109\|datad " "Node \"Add0~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180314 ""} { "Warning" "WSTA_SCC_NODE" "Add0~109\|sumout " "Node \"Add0~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180314 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180314 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~105\|datac " "Node \"Add0~105\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180314 ""} { "Warning" "WSTA_SCC_NODE" "Add0~105\|sumout " "Node \"Add0~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180314 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180314 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~101\|datac " "Node \"Add0~101\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180314 ""} { "Warning" "WSTA_SCC_NODE" "Add0~101\|sumout " "Node \"Add0~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180314 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180314 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~97\|datad " "Node \"Add0~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180315 ""} { "Warning" "WSTA_SCC_NODE" "Add0~97\|sumout " "Node \"Add0~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180315 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180315 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~93\|datac " "Node \"Add0~93\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180315 ""} { "Warning" "WSTA_SCC_NODE" "Add0~93\|sumout " "Node \"Add0~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180315 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180315 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~89\|datac " "Node \"Add0~89\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180315 ""} { "Warning" "WSTA_SCC_NODE" "Add0~89\|sumout " "Node \"Add0~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180315 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180315 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~85\|datad " "Node \"Add0~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180315 ""} { "Warning" "WSTA_SCC_NODE" "Add0~85\|sumout " "Node \"Add0~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180315 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180315 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~81\|datac " "Node \"Add0~81\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180315 ""} { "Warning" "WSTA_SCC_NODE" "Add0~81\|sumout " "Node \"Add0~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180315 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180315 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[0\]~32\|combout " "Node \"count\[0\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180315 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~32\|datad " "Node \"count\[0\]~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606180315 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679606180315 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|cin  to: Add0~101\|datac " "From: Add0~101\|cin  to: Add0~101\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|datab  to: Add0~101\|datac " "From: Add0~101\|datab  to: Add0~101\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|cin  to: Add0~105\|datac " "From: Add0~105\|cin  to: Add0~105\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|datab  to: Add0~105\|datac " "From: Add0~105\|datab  to: Add0~105\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|cin  to: Add0~109\|datad " "From: Add0~109\|cin  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|datab  to: Add0~109\|datad " "From: Add0~109\|datab  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|cin  to: Add0~113\|datac " "From: Add0~113\|cin  to: Add0~113\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|datab  to: Add0~113\|datac " "From: Add0~113\|datab  to: Add0~113\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|cin  to: Add0~117\|datad " "From: Add0~117\|cin  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|datab  to: Add0~117\|datad " "From: Add0~117\|datab  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|cin  to: Add0~121\|datac " "From: Add0~121\|cin  to: Add0~121\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|datab  to: Add0~121\|datac " "From: Add0~121\|datab  to: Add0~121\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|cin  to: Add0~13\|datac " "From: Add0~13\|cin  to: Add0~13\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|datab  to: Add0~13\|datac " "From: Add0~13\|datab  to: Add0~13\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|cin  to: Add0~17\|datac " "From: Add0~17\|cin  to: Add0~17\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|datab  to: Add0~17\|datac " "From: Add0~17\|datab  to: Add0~17\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|cin  to: Add0~1\|datad " "From: Add0~1\|cin  to: Add0~1\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|datab  to: Add0~1\|datad " "From: Add0~1\|datab  to: Add0~1\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|cin  to: Add0~21\|datac " "From: Add0~21\|cin  to: Add0~21\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|datab  to: Add0~21\|datac " "From: Add0~21\|datab  to: Add0~21\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|cin  to: Add0~25\|datac " "From: Add0~25\|cin  to: Add0~25\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|datab  to: Add0~25\|datac " "From: Add0~25\|datab  to: Add0~25\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|cin  to: Add0~29\|datac " "From: Add0~29\|cin  to: Add0~29\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|datab  to: Add0~29\|datac " "From: Add0~29\|datab  to: Add0~29\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|cin  to: Add0~33\|datac " "From: Add0~33\|cin  to: Add0~33\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|datab  to: Add0~33\|datac " "From: Add0~33\|datab  to: Add0~33\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|cin  to: Add0~37\|datac " "From: Add0~37\|cin  to: Add0~37\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|datab  to: Add0~37\|datac " "From: Add0~37\|datab  to: Add0~37\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|cin  to: Add0~41\|datac " "From: Add0~41\|cin  to: Add0~41\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|datab  to: Add0~41\|datac " "From: Add0~41\|datab  to: Add0~41\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|cin  to: Add0~45\|datac " "From: Add0~45\|cin  to: Add0~45\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|datab  to: Add0~45\|datac " "From: Add0~45\|datab  to: Add0~45\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|cin  to: Add0~49\|datad " "From: Add0~49\|cin  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|datac  to: Add0~49\|datad " "From: Add0~49\|datac  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|cin  to: Add0~53\|dataf " "From: Add0~53\|cin  to: Add0~53\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|datab  to: Add0~53\|dataf " "From: Add0~53\|datab  to: Add0~53\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|cin  to: Add0~57\|dataa " "From: Add0~57\|cin  to: Add0~57\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|datab  to: Add0~57\|dataa " "From: Add0~57\|datab  to: Add0~57\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: cin  to: sumout " "Cell: Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: datab  to: sumout " "Cell: Add0~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|cin  to: Add0~61\|datac " "From: Add0~61\|cin  to: Add0~61\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|datab  to: Add0~61\|datac " "From: Add0~61\|datab  to: Add0~61\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|cin  to: Add0~65\|datac " "From: Add0~65\|cin  to: Add0~65\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|datab  to: Add0~65\|datac " "From: Add0~65\|datab  to: Add0~65\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|cin  to: Add0~69\|datad " "From: Add0~69\|cin  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|datab  to: Add0~69\|datad " "From: Add0~69\|datab  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|cin  to: Add0~73\|datac " "From: Add0~73\|cin  to: Add0~73\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|datab  to: Add0~73\|datac " "From: Add0~73\|datab  to: Add0~73\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|cin  to: Add0~77\|datac " "From: Add0~77\|cin  to: Add0~77\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|datab  to: Add0~77\|datac " "From: Add0~77\|datab  to: Add0~77\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~81\|datad  to: Add0~81\|datac " "From: Add0~81\|datad  to: Add0~81\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|cin  to: Add0~85\|datad " "From: Add0~85\|cin  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|datab  to: Add0~85\|datad " "From: Add0~85\|datab  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|cin  to: Add0~89\|datac " "From: Add0~89\|cin  to: Add0~89\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|datab  to: Add0~89\|datac " "From: Add0~89\|datab  to: Add0~89\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|cin  to: Add0~93\|datac " "From: Add0~93\|cin  to: Add0~93\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|datab  to: Add0~93\|datac " "From: Add0~93\|datab  to: Add0~93\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|cin  to: Add0~97\|datad " "From: Add0~97\|cin  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|datab  to: Add0~97\|datad " "From: Add0~97\|datab  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|cin  to: Add0~9\|datac " "From: Add0~9\|cin  to: Add0~9\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|datab  to: Add0~9\|datac " "From: Add0~9\|datab  to: Add0~9\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606180320 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1679606180320 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1679606180322 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679606180322 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1679606180323 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1679606180334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679606180363 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679606180363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.377 " "Worst-case setup slack is -42.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606180372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606180372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.377            -324.124 PushButton  " "  -42.377            -324.124 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606180372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606180372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -36.896 " "Worst-case hold slack is -36.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606180379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606180379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.896            -147.117 PushButton  " "  -36.896            -147.117 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606180379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606180379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679606180387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679606180396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -36.431 " "Worst-case minimum pulse width slack is -36.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606180404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606180404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.431          -12833.155 PushButton  " "  -36.431          -12833.155 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606180404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606180404 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679606180421 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1679606180459 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1679606181240 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|cin  to: Add0~101\|datac " "From: Add0~101\|cin  to: Add0~101\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|datab  to: Add0~101\|datac " "From: Add0~101\|datab  to: Add0~101\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|cin  to: Add0~105\|datac " "From: Add0~105\|cin  to: Add0~105\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|datab  to: Add0~105\|datac " "From: Add0~105\|datab  to: Add0~105\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|cin  to: Add0~109\|datad " "From: Add0~109\|cin  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|datab  to: Add0~109\|datad " "From: Add0~109\|datab  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|cin  to: Add0~113\|datac " "From: Add0~113\|cin  to: Add0~113\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|datab  to: Add0~113\|datac " "From: Add0~113\|datab  to: Add0~113\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|cin  to: Add0~117\|datad " "From: Add0~117\|cin  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|datab  to: Add0~117\|datad " "From: Add0~117\|datab  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|cin  to: Add0~121\|datac " "From: Add0~121\|cin  to: Add0~121\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|datab  to: Add0~121\|datac " "From: Add0~121\|datab  to: Add0~121\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|cin  to: Add0~13\|datac " "From: Add0~13\|cin  to: Add0~13\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|datab  to: Add0~13\|datac " "From: Add0~13\|datab  to: Add0~13\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|cin  to: Add0~17\|datac " "From: Add0~17\|cin  to: Add0~17\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|datab  to: Add0~17\|datac " "From: Add0~17\|datab  to: Add0~17\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|cin  to: Add0~1\|datad " "From: Add0~1\|cin  to: Add0~1\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|datab  to: Add0~1\|datad " "From: Add0~1\|datab  to: Add0~1\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|cin  to: Add0~21\|datac " "From: Add0~21\|cin  to: Add0~21\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|datab  to: Add0~21\|datac " "From: Add0~21\|datab  to: Add0~21\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|cin  to: Add0~25\|datac " "From: Add0~25\|cin  to: Add0~25\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|datab  to: Add0~25\|datac " "From: Add0~25\|datab  to: Add0~25\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|cin  to: Add0~29\|datac " "From: Add0~29\|cin  to: Add0~29\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|datab  to: Add0~29\|datac " "From: Add0~29\|datab  to: Add0~29\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|cin  to: Add0~33\|datac " "From: Add0~33\|cin  to: Add0~33\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|datab  to: Add0~33\|datac " "From: Add0~33\|datab  to: Add0~33\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|cin  to: Add0~37\|datac " "From: Add0~37\|cin  to: Add0~37\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|datab  to: Add0~37\|datac " "From: Add0~37\|datab  to: Add0~37\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|cin  to: Add0~41\|datac " "From: Add0~41\|cin  to: Add0~41\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|datab  to: Add0~41\|datac " "From: Add0~41\|datab  to: Add0~41\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|cin  to: Add0~45\|datac " "From: Add0~45\|cin  to: Add0~45\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|datab  to: Add0~45\|datac " "From: Add0~45\|datab  to: Add0~45\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|cin  to: Add0~49\|datad " "From: Add0~49\|cin  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|datac  to: Add0~49\|datad " "From: Add0~49\|datac  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|cin  to: Add0~53\|dataf " "From: Add0~53\|cin  to: Add0~53\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|datab  to: Add0~53\|dataf " "From: Add0~53\|datab  to: Add0~53\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|cin  to: Add0~57\|dataa " "From: Add0~57\|cin  to: Add0~57\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|datab  to: Add0~57\|dataa " "From: Add0~57\|datab  to: Add0~57\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: cin  to: sumout " "Cell: Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: datab  to: sumout " "Cell: Add0~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|cin  to: Add0~61\|datac " "From: Add0~61\|cin  to: Add0~61\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|datab  to: Add0~61\|datac " "From: Add0~61\|datab  to: Add0~61\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|cin  to: Add0~65\|datac " "From: Add0~65\|cin  to: Add0~65\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|datab  to: Add0~65\|datac " "From: Add0~65\|datab  to: Add0~65\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|cin  to: Add0~69\|datad " "From: Add0~69\|cin  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|datab  to: Add0~69\|datad " "From: Add0~69\|datab  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|cin  to: Add0~73\|datac " "From: Add0~73\|cin  to: Add0~73\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|datab  to: Add0~73\|datac " "From: Add0~73\|datab  to: Add0~73\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|cin  to: Add0~77\|datac " "From: Add0~77\|cin  to: Add0~77\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|datab  to: Add0~77\|datac " "From: Add0~77\|datab  to: Add0~77\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~81\|datad  to: Add0~81\|datac " "From: Add0~81\|datad  to: Add0~81\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|cin  to: Add0~85\|datad " "From: Add0~85\|cin  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|datab  to: Add0~85\|datad " "From: Add0~85\|datab  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|cin  to: Add0~89\|datac " "From: Add0~89\|cin  to: Add0~89\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|datab  to: Add0~89\|datac " "From: Add0~89\|datab  to: Add0~89\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|cin  to: Add0~93\|datac " "From: Add0~93\|cin  to: Add0~93\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|datab  to: Add0~93\|datac " "From: Add0~93\|datab  to: Add0~93\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|cin  to: Add0~97\|datad " "From: Add0~97\|cin  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|datab  to: Add0~97\|datad " "From: Add0~97\|datab  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|cin  to: Add0~9\|datac " "From: Add0~9\|cin  to: Add0~9\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|datab  to: Add0~9\|datac " "From: Add0~9\|datab  to: Add0~9\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606181311 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1679606181311 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679606181312 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679606181334 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679606181334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.017 " "Worst-case setup slack is -44.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606181338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606181338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.017            -337.661 PushButton  " "  -44.017            -337.661 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606181338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606181338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -38.666 " "Worst-case hold slack is -38.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606181349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606181349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.666            -154.136 PushButton  " "  -38.666            -154.136 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606181349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606181349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679606181355 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679606181373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -38.114 " "Worst-case minimum pulse width slack is -38.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606181377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606181377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.114          -13359.557 PushButton  " "  -38.114          -13359.557 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606181377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606181377 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1679606181394 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1679606181571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1679606182187 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|cin  to: Add0~101\|datac " "From: Add0~101\|cin  to: Add0~101\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|datab  to: Add0~101\|datac " "From: Add0~101\|datab  to: Add0~101\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|cin  to: Add0~105\|datac " "From: Add0~105\|cin  to: Add0~105\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|datab  to: Add0~105\|datac " "From: Add0~105\|datab  to: Add0~105\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|cin  to: Add0~109\|datad " "From: Add0~109\|cin  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|datab  to: Add0~109\|datad " "From: Add0~109\|datab  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|cin  to: Add0~113\|datac " "From: Add0~113\|cin  to: Add0~113\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|datab  to: Add0~113\|datac " "From: Add0~113\|datab  to: Add0~113\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|cin  to: Add0~117\|datad " "From: Add0~117\|cin  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|datab  to: Add0~117\|datad " "From: Add0~117\|datab  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|cin  to: Add0~121\|datac " "From: Add0~121\|cin  to: Add0~121\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|datab  to: Add0~121\|datac " "From: Add0~121\|datab  to: Add0~121\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|cin  to: Add0~13\|datac " "From: Add0~13\|cin  to: Add0~13\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|datab  to: Add0~13\|datac " "From: Add0~13\|datab  to: Add0~13\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|cin  to: Add0~17\|datac " "From: Add0~17\|cin  to: Add0~17\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|datab  to: Add0~17\|datac " "From: Add0~17\|datab  to: Add0~17\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|cin  to: Add0~1\|datad " "From: Add0~1\|cin  to: Add0~1\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|datab  to: Add0~1\|datad " "From: Add0~1\|datab  to: Add0~1\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|cin  to: Add0~21\|datac " "From: Add0~21\|cin  to: Add0~21\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|datab  to: Add0~21\|datac " "From: Add0~21\|datab  to: Add0~21\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|cin  to: Add0~25\|datac " "From: Add0~25\|cin  to: Add0~25\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|datab  to: Add0~25\|datac " "From: Add0~25\|datab  to: Add0~25\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|cin  to: Add0~29\|datac " "From: Add0~29\|cin  to: Add0~29\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|datab  to: Add0~29\|datac " "From: Add0~29\|datab  to: Add0~29\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|cin  to: Add0~33\|datac " "From: Add0~33\|cin  to: Add0~33\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|datab  to: Add0~33\|datac " "From: Add0~33\|datab  to: Add0~33\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|cin  to: Add0~37\|datac " "From: Add0~37\|cin  to: Add0~37\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|datab  to: Add0~37\|datac " "From: Add0~37\|datab  to: Add0~37\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|cin  to: Add0~41\|datac " "From: Add0~41\|cin  to: Add0~41\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|datab  to: Add0~41\|datac " "From: Add0~41\|datab  to: Add0~41\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|cin  to: Add0~45\|datac " "From: Add0~45\|cin  to: Add0~45\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|datab  to: Add0~45\|datac " "From: Add0~45\|datab  to: Add0~45\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|cin  to: Add0~49\|datad " "From: Add0~49\|cin  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|datac  to: Add0~49\|datad " "From: Add0~49\|datac  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|cin  to: Add0~53\|dataf " "From: Add0~53\|cin  to: Add0~53\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|datab  to: Add0~53\|dataf " "From: Add0~53\|datab  to: Add0~53\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|cin  to: Add0~57\|dataa " "From: Add0~57\|cin  to: Add0~57\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|datab  to: Add0~57\|dataa " "From: Add0~57\|datab  to: Add0~57\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: cin  to: sumout " "Cell: Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: datab  to: sumout " "Cell: Add0~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|cin  to: Add0~61\|datac " "From: Add0~61\|cin  to: Add0~61\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|datab  to: Add0~61\|datac " "From: Add0~61\|datab  to: Add0~61\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|cin  to: Add0~65\|datac " "From: Add0~65\|cin  to: Add0~65\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|datab  to: Add0~65\|datac " "From: Add0~65\|datab  to: Add0~65\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|cin  to: Add0~69\|datad " "From: Add0~69\|cin  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|datab  to: Add0~69\|datad " "From: Add0~69\|datab  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|cin  to: Add0~73\|datac " "From: Add0~73\|cin  to: Add0~73\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|datab  to: Add0~73\|datac " "From: Add0~73\|datab  to: Add0~73\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|cin  to: Add0~77\|datac " "From: Add0~77\|cin  to: Add0~77\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|datab  to: Add0~77\|datac " "From: Add0~77\|datab  to: Add0~77\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~81\|datad  to: Add0~81\|datac " "From: Add0~81\|datad  to: Add0~81\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|cin  to: Add0~85\|datad " "From: Add0~85\|cin  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|datab  to: Add0~85\|datad " "From: Add0~85\|datab  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|cin  to: Add0~89\|datac " "From: Add0~89\|cin  to: Add0~89\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|datab  to: Add0~89\|datac " "From: Add0~89\|datab  to: Add0~89\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|cin  to: Add0~93\|datac " "From: Add0~93\|cin  to: Add0~93\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|datab  to: Add0~93\|datac " "From: Add0~93\|datab  to: Add0~93\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|cin  to: Add0~97\|datad " "From: Add0~97\|cin  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|datab  to: Add0~97\|datad " "From: Add0~97\|datab  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|cin  to: Add0~9\|datac " "From: Add0~9\|cin  to: Add0~9\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|datab  to: Add0~9\|datac " "From: Add0~9\|datab  to: Add0~9\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182250 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1679606182250 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679606182251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679606182252 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679606182252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.989 " "Worst-case setup slack is -21.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.989            -165.902 PushButton  " "  -21.989            -165.902 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606182256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -18.605 " "Worst-case hold slack is -18.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.605             -74.115 PushButton  " "  -18.605             -74.115 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606182268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679606182275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679606182290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -18.251 " "Worst-case minimum pulse width slack is -18.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.251           -6360.815 PushButton  " "  -18.251           -6360.815 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606182296 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679606182310 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|cin  to: Add0~101\|datac " "From: Add0~101\|cin  to: Add0~101\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|datab  to: Add0~101\|datac " "From: Add0~101\|datab  to: Add0~101\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|cin  to: Add0~105\|datac " "From: Add0~105\|cin  to: Add0~105\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|datab  to: Add0~105\|datac " "From: Add0~105\|datab  to: Add0~105\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|cin  to: Add0~109\|datad " "From: Add0~109\|cin  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|datab  to: Add0~109\|datad " "From: Add0~109\|datab  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|cin  to: Add0~113\|datac " "From: Add0~113\|cin  to: Add0~113\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|datab  to: Add0~113\|datac " "From: Add0~113\|datab  to: Add0~113\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|cin  to: Add0~117\|datad " "From: Add0~117\|cin  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|datab  to: Add0~117\|datad " "From: Add0~117\|datab  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|cin  to: Add0~121\|datac " "From: Add0~121\|cin  to: Add0~121\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|datab  to: Add0~121\|datac " "From: Add0~121\|datab  to: Add0~121\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|cin  to: Add0~13\|datac " "From: Add0~13\|cin  to: Add0~13\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|datab  to: Add0~13\|datac " "From: Add0~13\|datab  to: Add0~13\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|cin  to: Add0~17\|datac " "From: Add0~17\|cin  to: Add0~17\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|datab  to: Add0~17\|datac " "From: Add0~17\|datab  to: Add0~17\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|cin  to: Add0~1\|datad " "From: Add0~1\|cin  to: Add0~1\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|datab  to: Add0~1\|datad " "From: Add0~1\|datab  to: Add0~1\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|cin  to: Add0~21\|datac " "From: Add0~21\|cin  to: Add0~21\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|datab  to: Add0~21\|datac " "From: Add0~21\|datab  to: Add0~21\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|cin  to: Add0~25\|datac " "From: Add0~25\|cin  to: Add0~25\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|datab  to: Add0~25\|datac " "From: Add0~25\|datab  to: Add0~25\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|cin  to: Add0~29\|datac " "From: Add0~29\|cin  to: Add0~29\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|datab  to: Add0~29\|datac " "From: Add0~29\|datab  to: Add0~29\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|cin  to: Add0~33\|datac " "From: Add0~33\|cin  to: Add0~33\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|datab  to: Add0~33\|datac " "From: Add0~33\|datab  to: Add0~33\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|cin  to: Add0~37\|datac " "From: Add0~37\|cin  to: Add0~37\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|datab  to: Add0~37\|datac " "From: Add0~37\|datab  to: Add0~37\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|cin  to: Add0~41\|datac " "From: Add0~41\|cin  to: Add0~41\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|datab  to: Add0~41\|datac " "From: Add0~41\|datab  to: Add0~41\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|cin  to: Add0~45\|datac " "From: Add0~45\|cin  to: Add0~45\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|datab  to: Add0~45\|datac " "From: Add0~45\|datab  to: Add0~45\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|cin  to: Add0~49\|datad " "From: Add0~49\|cin  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|datac  to: Add0~49\|datad " "From: Add0~49\|datac  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|cin  to: Add0~53\|dataf " "From: Add0~53\|cin  to: Add0~53\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|datab  to: Add0~53\|dataf " "From: Add0~53\|datab  to: Add0~53\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|cin  to: Add0~57\|dataa " "From: Add0~57\|cin  to: Add0~57\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|datab  to: Add0~57\|dataa " "From: Add0~57\|datab  to: Add0~57\|dataa" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: cin  to: sumout " "Cell: Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: datab  to: sumout " "Cell: Add0~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|cin  to: Add0~61\|datac " "From: Add0~61\|cin  to: Add0~61\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|datab  to: Add0~61\|datac " "From: Add0~61\|datab  to: Add0~61\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|cin  to: Add0~65\|datac " "From: Add0~65\|cin  to: Add0~65\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|datab  to: Add0~65\|datac " "From: Add0~65\|datab  to: Add0~65\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|cin  to: Add0~69\|datad " "From: Add0~69\|cin  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|datab  to: Add0~69\|datad " "From: Add0~69\|datab  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|cin  to: Add0~73\|datac " "From: Add0~73\|cin  to: Add0~73\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|datab  to: Add0~73\|datac " "From: Add0~73\|datab  to: Add0~73\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|cin  to: Add0~77\|datac " "From: Add0~77\|cin  to: Add0~77\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|datab  to: Add0~77\|datac " "From: Add0~77\|datab  to: Add0~77\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~81\|datad  to: Add0~81\|datac " "From: Add0~81\|datad  to: Add0~81\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|cin  to: Add0~85\|datad " "From: Add0~85\|cin  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|datab  to: Add0~85\|datad " "From: Add0~85\|datab  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|cin  to: Add0~89\|datac " "From: Add0~89\|cin  to: Add0~89\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|datab  to: Add0~89\|datac " "From: Add0~89\|datab  to: Add0~89\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|cin  to: Add0~93\|datac " "From: Add0~93\|cin  to: Add0~93\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|datab  to: Add0~93\|datac " "From: Add0~93\|datab  to: Add0~93\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|cin  to: Add0~97\|datad " "From: Add0~97\|cin  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|datab  to: Add0~97\|datad " "From: Add0~97\|datab  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|cin  to: Add0~9\|datac " "From: Add0~9\|cin  to: Add0~9\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|datab  to: Add0~9\|datac " "From: Add0~9\|datab  to: Add0~9\|datac" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606182492 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1679606182492 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679606182493 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679606182494 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679606182494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.069 " "Worst-case setup slack is -21.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.069            -159.887 PushButton  " "  -21.069            -159.887 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606182500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -18.011 " "Worst-case hold slack is -18.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.011             -71.856 PushButton  " "  -18.011             -71.856 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606182510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679606182517 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679606182530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -17.586 " "Worst-case minimum pulse width slack is -17.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.586           -6098.804 PushButton  " "  -17.586           -6098.804 PushButton " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679606182553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679606182553 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679606184394 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679606184394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 103 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5105 " "Peak virtual memory: 5105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679606184503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 17:16:24 2023 " "Processing ended: Thu Mar 23 17:16:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679606184503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679606184503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679606184503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1679606184503 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1679606185781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679606185781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 17:16:25 2023 " "Processing started: Thu Mar 23 17:16:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679606185781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1679606185781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off rgrewallab8verilog -c rgrewallab8verilog " "Command: quartus_eda --read_settings_files=off --write_settings_files=off rgrewallab8verilog -c rgrewallab8verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1679606185781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1679606186955 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgrewallab8verilog.vo C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/simulation/questa/ simulation " "Generated file rgrewallab8verilog.vo in folder \"C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679606187017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679606187075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 17:16:27 2023 " "Processing ended: Thu Mar 23 17:16:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679606187075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679606187075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679606187075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1679606187075 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 247 s " "Quartus Prime Full Compilation was successful. 0 errors, 247 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1679606187849 ""}
