{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701630735544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701630735544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  3 14:12:15 2023 " "Processing started: Sun Dec  3 14:12:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701630735544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630735544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mandelbrot -c mandelbrot " "Command: quartus_map --read_settings_files=on --write_settings_files=off mandelbrot -c mandelbrot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630735544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701630735974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701630735974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_fsm-fsm " "Found design unit 1: vga_fsm-fsm" {  } { { "vga_fsm.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/vga_fsm.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630744998 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_fsm " "Found entity 1: vga_fsm" {  } { { "vga_fsm.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/vga_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630744998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630744998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_data (vga) " "Found design unit 1: vga_data (vga)" {  } { { "vga_data.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/vga_data.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630744999 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_data-body " "Found design unit 2: vga_data-body" {  } { { "vga_data.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/vga_data.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630744999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630744999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_vga.vhd 1 0 " "Found 1 design units, including 0 entities, in source file de10_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_vga (vga) " "Found design unit 1: de10_vga (vga)" {  } { { "de10_vga.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/de10_vga.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630745001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_fixed.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ads_fixed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_fixed_pkg (ads) " "Found design unit 1: ads_fixed_pkg (ads)" {  } { { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745003 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_fixed_pkg-body " "Found design unit 2: ads_fixed_pkg-body" {  } { { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630745003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_complex.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ads_complex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_complex_pkg (ads) " "Found design unit 1: ads_complex_pkg (ads)" {  } { { "ads_complex.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_complex.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745004 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_complex_pkg-body " "Found design unit 2: ads_complex_pkg-body" {  } { { "ads_complex.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_complex.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630745004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandelbrot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mandelbrot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mandelbrot-top " "Found design unit 1: mandelbrot-top" {  } { { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745006 ""} { "Info" "ISGN_ENTITY_NAME" "1 mandelbrot " "Found entity 1: mandelbrot" {  } { { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630745006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-rtl " "Found design unit 1: pipeline-rtl" {  } { { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745007 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630745007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_stage-behavior " "Found design unit 1: pipeline_stage-behavior" {  } { { "pipeline_stage.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline_stage.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745009 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_stage " "Found entity 1: pipeline_stage" {  } { { "pipeline_stage.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline_stage.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630745009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_stage_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pipeline_stage_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_stage_package " "Found design unit 1: pipeline_stage_package" {  } { { "pipeline_stage_package.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline_stage_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630745010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745013 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630745013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mandelbrot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mandelbrot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_mandelbrot-sim " "Found design unit 1: tb_mandelbrot-sim" {  } { { "tb_mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/tb_mandelbrot.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745014 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_mandelbrot " "Found entity 1: tb_mandelbrot" {  } { { "tb_mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/tb_mandelbrot.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630745014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mandelbrot " "Elaborating entity \"mandelbrot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701630745132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline pipeline:p " "Elaborating entity \"pipeline\" for hierarchy \"pipeline:p\"" {  } { { "mandelbrot.vhd" "p" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:p\|pipeline_stage:\\stages:0:s " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:p\|pipeline_stage:\\stages:0:s\"" {  } { { "pipeline.vhd" "\\stages:0:s" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:p\|pipeline_stage:\\stages:1:s " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:p\|pipeline_stage:\\stages:1:s\"" {  } { { "pipeline.vhd" "\\stages:1:s" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:p\|pipeline_stage:\\stages:2:s " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:p\|pipeline_stage:\\stages:2:s\"" {  } { { "pipeline.vhd" "\\stages:2:s" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:p\|pipeline_stage:\\stages:3:s " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:p\|pipeline_stage:\\stages:3:s\"" {  } { { "pipeline.vhd" "\\stages:3:s" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:p\|pipeline_stage:\\stages:4:s " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:p\|pipeline_stage:\\stages:4:s\"" {  } { { "pipeline.vhd" "\\stages:4:s" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:p\|pipeline_stage:\\stages:5:s " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:p\|pipeline_stage:\\stages:5:s\"" {  } { { "pipeline.vhd" "\\stages:5:s" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:p\|pipeline_stage:\\stages:6:s " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:p\|pipeline_stage:\\stages:6:s\"" {  } { { "pipeline.vhd" "\\stages:6:s" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:p\|pipeline_stage:\\stages:7:s " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:p\|pipeline_stage:\\stages:7:s\"" {  } { { "pipeline.vhd" "\\stages:7:s" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:p\|pipeline_stage:\\stages:8:s " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:p\|pipeline_stage:\\stages:8:s\"" {  } { { "pipeline.vhd" "\\stages:8:s" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:p\|pipeline_stage:\\stages:9:s " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:p\|pipeline_stage:\\stages:9:s\"" {  } { { "pipeline.vhd" "\\stages:9:s" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:p\|pipeline_stage:\\stages:10:s " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:p\|pipeline_stage:\\stages:10:s\"" {  } { { "pipeline.vhd" "\\stages:10:s" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:p\|pipeline_stage:\\stages:11:s " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:p\|pipeline_stage:\\stages:11:s\"" {  } { { "pipeline.vhd" "\\stages:11:s" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:p\|pipeline_stage:\\stages:12:s " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:p\|pipeline_stage:\\stages:12:s\"" {  } { { "pipeline.vhd" "\\stages:12:s" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:p\|pipeline_stage:\\stages:13:s " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:p\|pipeline_stage:\\stages:13:s\"" {  } { { "pipeline.vhd" "\\stages:13:s" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:p\|pipeline_stage:\\stages:14:s " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:p\|pipeline_stage:\\stages:14:s\"" {  } { { "pipeline.vhd" "\\stages:14:s" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_stage pipeline:p\|pipeline_stage:\\stages:15:s " "Elaborating entity \"pipeline_stage\" for hierarchy \"pipeline:p\|pipeline_stage:\\stages:15:s\"" {  } { { "pipeline.vhd" "\\stages:15:s" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "mandelbrot.vhd" "pll_inst" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pll.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pll.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630745266 ""}  } { { "pll.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pll.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701630745266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630745311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630745311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_fsm vga_fsm:vga " "Elaborating entity \"vga_fsm\" for hierarchy \"vga_fsm:vga\"" {  } { { "mandelbrot.vhd" "vga" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630745313 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "vga_fsm:vga\|h_sync_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"vga_fsm:vga\|h_sync_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701630759065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701630759065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701630759065 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759065 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701630759065 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "46 " "Inferred 46 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:14:s\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:14:s\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:14:s\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:14:s\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:13:s\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:13:s\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:13:s\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:13:s\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:13:s\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:13:s\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:12:s\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:12:s\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:12:s\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:12:s\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:12:s\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:12:s\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:11:s\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:11:s\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:11:s\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:11:s\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:11:s\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:11:s\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:10:s\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:10:s\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:10:s\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:10:s\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:10:s\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:10:s\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:9:s\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:9:s\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:9:s\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:9:s\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:9:s\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:9:s\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:8:s\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:8:s\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:8:s\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:8:s\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:8:s\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:8:s\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:7:s\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:7:s\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:7:s\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:7:s\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:7:s\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:7:s\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:6:s\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:6:s\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:6:s\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:6:s\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:6:s\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:6:s\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:5:s\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:5:s\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:5:s\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:5:s\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:5:s\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:5:s\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:4:s\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:4:s\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:4:s\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:4:s\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:4:s\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:4:s\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:3:s\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:3:s\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:3:s\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:3:s\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:3:s\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:3:s\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:2:s\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:2:s\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:2:s\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:2:s\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:2:s\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:2:s\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:1:s\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:1:s\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:1:s\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:1:s\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:1:s\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:1:s\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:0:s\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:0:s\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:0:s\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:0:s\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeline:p\|pipeline_stage:\\stages:0:s\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeline:p\|pipeline_stage:\\stages:0:s\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630759070 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701630759070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_fsm:vga\|altshift_taps:h_sync_rtl_0 " "Elaborated megafunction instantiation \"vga_fsm:vga\|altshift_taps:h_sync_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630759187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_fsm:vga\|altshift_taps:h_sync_rtl_0 " "Instantiated megafunction \"vga_fsm:vga\|altshift_taps:h_sync_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 18 " "Parameter \"TAP_DISTANCE\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759187 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701630759187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4hl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4hl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4hl " "Found entity 1: shift_taps_4hl" {  } { { "db/shift_taps_4hl.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/shift_taps_4hl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630759229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630759229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_so71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_so71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_so71 " "Found entity 1: altsyncram_so71" {  } { { "db/altsyncram_so71.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/altsyncram_so71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630759284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630759284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i5f " "Found entity 1: cntr_i5f" {  } { { "db/cntr_i5f.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/cntr_i5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630759328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630759328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1\"" {  } { { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630759365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1 " "Instantiated megafunction \"pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 29 " "Parameter \"LPM_WIDTHA\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 29 " "Parameter \"LPM_WIDTHB\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 58 " "Parameter \"LPM_WIDTHP\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 58 " "Parameter \"LPM_WIDTHR\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759365 ""}  } { { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701630759365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9hs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9hs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9hs " "Found entity 1: mult_9hs" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630759414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630759414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630759643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 29 " "Parameter \"LPM_WIDTHB\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759644 ""}  } { { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701630759644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dks " "Found entity 1: mult_dks" {  } { { "db/mult_dks.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_dks.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630759696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630759696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630759704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 29 " "Parameter \"LPM_WIDTHB\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630759705 ""}  } { { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701630759705 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "36 " "Converted 36 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 180 " "Used 180 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 180 180 " "Used 180 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 180 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1701630760769 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "36 " "Converted the following 36 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:13:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:12:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:11:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:5:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:5:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:5:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:5:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:5:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:5:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:5:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:5:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:5:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:5:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:5:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:5:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:10:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:4:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:4:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:4:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:4:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:4:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:4:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:4:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:4:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:4:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:4:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:4:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:4:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:9:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:3:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:3:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:3:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:3:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:3:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:3:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:3:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:3:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:3:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:3:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:3:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:3:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:8:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:2:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:2:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:2:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:2:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:2:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:2:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:2:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:2:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:2:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:2:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:2:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:2:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:7:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:1:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:1:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:1:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:1:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:1:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:1:s\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:1:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:1:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:1:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:1:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:1:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:1:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"pipeline:p\|pipeline_stage:\\stages:6:s\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/ads_fixed.vhd" 329 -1 0 } } { "pipeline.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/pipeline.vhd" 40 0 0 } } { "mandelbrot.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/mandelbrot.vhd" 134 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760769 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1701630760769 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 144 " "Used 144 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 144 144 " "Used 144 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 144 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1701630760769 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1701630760769 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1701630760769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630760861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 11 " "Parameter \"dataa_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630760861 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701630760861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_0kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_0kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_0kg1 " "Found entity 1: mac_mult_0kg1" {  } { { "db/mac_mult_0kg1.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mac_mult_0kg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630760920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630760920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qqn " "Found entity 1: mult_qqn" {  } { { "db/mult_qqn.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_qqn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630760987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630760987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630761031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"pipeline:p\|pipeline_stage:\\stages:14:s\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 22 " "Parameter \"dataa_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701630761031 ""}  } { { "db/mult_9hs.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mult_9hs.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701630761031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_e682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_e682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_e682 " "Found entity 1: mac_out_e682" {  } { { "db/mac_out_e682.tdf" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/projects/2_3_proj/final/db/mac_out_e682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701630761082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630761082 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "17919 " "Ignored 17919 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "360 " "Ignored 360 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1701630764236 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "17559 " "Ignored 17559 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1701630764236 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701630764236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701630772388 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701630779124 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701630780015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701630780015 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14662 " "Implemented 14662 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701630780601 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701630780601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14354 " "Implemented 14354 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701630780601 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701630780601 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701630780601 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "288 " "Implemented 288 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701630780601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701630780601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4974 " "Peak virtual memory: 4974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701630780674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  3 14:13:00 2023 " "Processing ended: Sun Dec  3 14:13:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701630780674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701630780674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701630780674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701630780674 ""}
