Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Jun 01 20:00:44 2016
| Host         : Abbas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file complexDoubleAdder_timing_summary_routed.rpt -rpx complexDoubleAdder_timing_summary_routed.rpx
| Design       : complexDoubleAdder
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 60 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.439        0.000                      0                 3562        0.024        0.000                      0                 3562        4.020        0.000                       0                  1942  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.439        0.000                      0                 3562        0.024        0.000                      0                 3562        4.020        0.000                       0                  1942  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.405ns  (logic 2.896ns (30.792%)  route 6.509ns (69.208%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.758     1.758    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y3           DSP48E1                                      r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.192 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=14, routed)          1.284     3.476    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X39Y8          LUT3 (Prop_lut3_I2_O)        0.152     3.628 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_4/O
                         net (fo=4, routed)           0.835     4.462    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.332     4.794 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     4.794    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.327 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=57, routed)          0.000     5.327    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.484 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.810     6.294    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.360     6.654 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=5, routed)           0.792     7.446    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I4_O)        0.326     7.772 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__1/O
                         net (fo=90, routed)          0.902     8.674    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP_2[1]
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.798 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[37]_i_7/O
                         net (fo=2, routed)           0.995     9.793    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[32]_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.152     9.945 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2/O
                         net (fo=4, routed)           0.891    10.837    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I0_O)        0.326    11.163 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[30]_i_1/O
                         net (fo=1, routed)           0.000    11.163    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[30]
    SLICE_X33Y10         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.493    11.493    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X33Y10         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism              0.115    11.608    
                         clock uncertainty           -0.035    11.573    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)        0.029    11.602    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                         11.602    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.019ns (36.382%)  route 5.279ns (63.618%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.735     1.735    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/aclk
    SLICE_X77Y6          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y6          FDRE (Prop_fdre_C_Q)         0.456     2.191 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_TOP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=7, routed)           0.821     3.012    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD_0
    SLICE_X80Y5          LUT3 (Prop_lut3_I2_O)        0.124     3.136 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__3/O
                         net (fo=109, routed)         0.983     4.120    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X78Y1          LUT6 (Prop_lut6_I4_O)        0.124     4.244 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_5/O
                         net (fo=2, routed)           0.930     5.174    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_5_n_0
    SLICE_X85Y1          LUT2 (Prop_lut2_I0_O)        0.149     5.323 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_2/O
                         net (fo=2, routed)           0.433     5.756    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_10
    SLICE_X84Y1          LUT3 (Prop_lut3_I0_O)        0.332     6.088 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     6.088    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[3]
    SLICE_X84Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.489 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     6.489    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[4]
    SLICE_X84Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.760 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.480     7.240    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[5]
    SLICE_X83Y2          LUT6 (Prop_lut6_I3_O)        0.373     7.613 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11/O
                         net (fo=1, routed)           0.545     8.159    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11_n_0
    SLICE_X83Y4          LUT3 (Prop_lut3_I0_O)        0.124     8.283 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000     8.283    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/p_3_out[1]
    SLICE_X83Y4          MUXF7 (Prop_muxf7_I1_O)      0.245     8.528 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     8.528    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/I0
    SLICE_X83Y4          MUXF8 (Prop_muxf8_I0_O)      0.104     8.632 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.563     9.195    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X91Y4          LUT2 (Prop_lut2_I1_O)        0.316     9.511 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1/O
                         net (fo=1, routed)           0.522    10.033    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X3Y1           DSP48E1                                      r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.712    11.712    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y1           DSP48E1                                      r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.115    11.827    
                         clock uncertainty           -0.035    11.791    
    DSP48_X3Y1           DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    10.493    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         10.493    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 2.292ns (24.730%)  route 6.976ns (75.270%))
  Logic Levels:           8  (CARRY4=1 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.890     1.890    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y1           DSP48E1                                      r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.324 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=14, routed)          1.144     3.468    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X86Y6          LUT3 (Prop_lut3_I2_O)        0.116     3.584 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2/O
                         net (fo=4, routed)           0.588     4.172    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_0[6]
    SLICE_X87Y5          LUT6 (Prop_lut6_I0_O)        0.328     4.500 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.500    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X87Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.032 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=57, routed)          1.179     6.211    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X88Y6          LUT3 (Prop_lut3_I1_O)        0.152     6.363 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=5, routed)           1.071     7.434    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_1
    SLICE_X92Y6          LUT5 (Prop_lut5_I4_O)        0.332     7.766 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__1/O
                         net (fo=90, routed)          0.954     8.720    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP_4[1]
    SLICE_X88Y4          LUT5 (Prop_lut5_I3_O)        0.124     8.844 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[0]_i_1__12/O
                         net (fo=69, routed)          1.202    10.045    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[0]
    SLICE_X97Y7          LUT6 (Prop_lut6_I2_O)        0.124    10.169 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[47]_i_3/O
                         net (fo=2, routed)           0.838    11.008    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[47]_i_3_n_0
    SLICE_X97Y9          LUT3 (Prop_lut3_I0_O)        0.150    11.158 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[46]_i_1/O
                         net (fo=1, routed)           0.000    11.158    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[46]
    SLICE_X97Y9          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.622    11.622    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X97Y9          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/C
                         clock pessimism              0.115    11.737    
                         clock uncertainty           -0.035    11.702    
    SLICE_X97Y9          FDRE (Setup_fdre_C_D)        0.075    11.777    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 2.666ns (28.668%)  route 6.634ns (71.332%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.758     1.758    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y3           DSP48E1                                      r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.192 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=14, routed)          1.284     3.476    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X39Y8          LUT3 (Prop_lut3_I2_O)        0.152     3.628 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_4/O
                         net (fo=4, routed)           0.835     4.462    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.332     4.794 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     4.794    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.327 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=57, routed)          0.000     5.327    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.484 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.810     6.294    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.360     6.654 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=5, routed)           0.792     7.446    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I4_O)        0.326     7.772 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__1/O
                         net (fo=90, routed)          1.099     8.872    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP_2[1]
    SLICE_X28Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.996 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[41]_i_3/O
                         net (fo=2, routed)           1.005    10.000    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[41]_i_3_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.124 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[40]_i_2/O
                         net (fo=1, routed)           0.809    10.933    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/DSP_2
    SLICE_X34Y10         LUT3 (Prop_lut3_I0_O)        0.124    11.057 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[40]_i_1/O
                         net (fo=1, routed)           0.000    11.057    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[40]
    SLICE_X34Y10         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.494    11.494    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X34Y10         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]/C
                         clock pessimism              0.148    11.642    
                         clock uncertainty           -0.035    11.607    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)        0.081    11.688    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 2.899ns (31.593%)  route 6.277ns (68.407%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.758     1.758    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y3           DSP48E1                                      r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.192 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=14, routed)          1.284     3.476    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X39Y8          LUT3 (Prop_lut3_I2_O)        0.152     3.628 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_4/O
                         net (fo=4, routed)           0.835     4.462    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.332     4.794 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     4.794    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.327 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=57, routed)          0.000     5.327    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.484 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.810     6.294    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.360     6.654 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=5, routed)           0.792     7.446    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I4_O)        0.326     7.772 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__1/O
                         net (fo=90, routed)          0.741     8.513    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/DSP
    SLICE_X37Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.637 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[17]_i_3/O
                         net (fo=2, routed)           0.976     9.613    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[17]_i_3_n_0
    SLICE_X35Y11         LUT3 (Prop_lut3_I2_O)        0.149     9.762 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[17]_i_2/O
                         net (fo=4, routed)           0.839    10.602    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[17]_i_2_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.332    10.934 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[16]_i_1/O
                         net (fo=1, routed)           0.000    10.934    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[16]
    SLICE_X35Y13         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.491    11.491    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X35Y13         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.148    11.639    
                         clock uncertainty           -0.035    11.604    
    SLICE_X35Y13         FDRE (Setup_fdre_C_D)        0.031    11.635    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 2.899ns (31.627%)  route 6.267ns (68.373%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.758     1.758    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y3           DSP48E1                                      r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.192 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=14, routed)          1.284     3.476    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X39Y8          LUT3 (Prop_lut3_I2_O)        0.152     3.628 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_4/O
                         net (fo=4, routed)           0.835     4.462    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.332     4.794 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     4.794    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.327 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=57, routed)          0.000     5.327    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.484 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.810     6.294    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.360     6.654 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=5, routed)           0.792     7.446    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I4_O)        0.326     7.772 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__1/O
                         net (fo=90, routed)          0.741     8.513    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/DSP
    SLICE_X37Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.637 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[17]_i_3/O
                         net (fo=2, routed)           0.976     9.613    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[17]_i_3_n_0
    SLICE_X35Y11         LUT3 (Prop_lut3_I2_O)        0.149     9.762 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[17]_i_2/O
                         net (fo=4, routed)           0.829    10.592    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[17]_i_2_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I0_O)        0.332    10.924 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[14]_i_1/O
                         net (fo=1, routed)           0.000    10.924    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[14]
    SLICE_X35Y13         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.491    11.491    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X35Y13         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.148    11.639    
                         clock uncertainty           -0.035    11.604    
    SLICE_X35Y13         FDRE (Setup_fdre_C_D)        0.029    11.633    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 2.899ns (31.631%)  route 6.266ns (68.369%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.758     1.758    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y3           DSP48E1                                      r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.192 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=14, routed)          1.284     3.476    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X39Y8          LUT3 (Prop_lut3_I2_O)        0.152     3.628 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_4/O
                         net (fo=4, routed)           0.835     4.462    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.332     4.794 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     4.794    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.327 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=57, routed)          0.000     5.327    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.484 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.810     6.294    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.360     6.654 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=5, routed)           0.792     7.446    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I4_O)        0.326     7.772 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__1/O
                         net (fo=90, routed)          0.741     8.513    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/DSP
    SLICE_X37Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.637 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[17]_i_3/O
                         net (fo=2, routed)           0.976     9.613    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[17]_i_3_n_0
    SLICE_X35Y11         LUT3 (Prop_lut3_I2_O)        0.149     9.762 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[17]_i_2/O
                         net (fo=4, routed)           0.828    10.591    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[17]_i_2_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I2_O)        0.332    10.923 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[15]_i_1/O
                         net (fo=1, routed)           0.000    10.923    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[15]
    SLICE_X35Y13         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.491    11.491    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X35Y13         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.148    11.639    
                         clock uncertainty           -0.035    11.604    
    SLICE_X35Y13         FDRE (Setup_fdre_C_D)        0.031    11.635    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 2.896ns (31.489%)  route 6.301ns (68.511%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.758     1.758    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y3           DSP48E1                                      r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.192 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=14, routed)          1.284     3.476    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X39Y8          LUT3 (Prop_lut3_I2_O)        0.152     3.628 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_4/O
                         net (fo=4, routed)           0.835     4.462    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.332     4.794 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     4.794    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.327 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=57, routed)          0.000     5.327    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.484 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.810     6.294    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.360     6.654 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=5, routed)           0.792     7.446    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_0
    SLICE_X37Y7          LUT5 (Prop_lut5_I4_O)        0.326     7.772 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__1/O
                         net (fo=90, routed)          0.902     8.674    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP_2[1]
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.798 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[37]_i_7/O
                         net (fo=2, routed)           0.995     9.793    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[32]_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.152     9.945 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2/O
                         net (fo=4, routed)           0.683    10.629    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I2_O)        0.326    10.955 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[31]_i_1/O
                         net (fo=1, routed)           0.000    10.955    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[31]
    SLICE_X31Y10         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.569    11.569    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X31Y10         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.115    11.684    
                         clock uncertainty           -0.035    11.649    
    SLICE_X31Y10         FDRE (Setup_fdre_C_D)        0.031    11.680    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         11.680    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 2.496ns (27.476%)  route 6.588ns (72.524%))
  Logic Levels:           8  (CARRY4=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.890     1.890    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y1           DSP48E1                                      r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y1           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.324 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=14, routed)          1.144     3.468    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X86Y6          LUT3 (Prop_lut3_I2_O)        0.116     3.584 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2/O
                         net (fo=4, routed)           0.588     4.172    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_0[6]
    SLICE_X87Y5          LUT6 (Prop_lut6_I0_O)        0.328     4.500 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.500    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X87Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.032 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=57, routed)          1.179     6.211    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X88Y6          LUT3 (Prop_lut3_I1_O)        0.152     6.363 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=5, routed)           1.071     7.434    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/DSP_1
    SLICE_X92Y6          LUT5 (Prop_lut5_I4_O)        0.332     7.766 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__1/O
                         net (fo=90, routed)          0.817     8.583    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP_4[1]
    SLICE_X98Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.707 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[38]_i_4/O
                         net (fo=2, routed)           0.802     9.509    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[32]_2
    SLICE_X98Y7          LUT3 (Prop_lut3_I0_O)        0.150     9.659 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[34]_i_2/O
                         net (fo=4, routed)           0.987    10.646    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[32]
    SLICE_X95Y9          LUT6 (Prop_lut6_I0_O)        0.328    10.974 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[31]_i_1/O
                         net (fo=1, routed)           0.000    10.974    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[31]
    SLICE_X95Y9          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.622    11.622    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X95Y9          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.115    11.737    
                         clock uncertainty           -0.035    11.702    
    SLICE_X95Y9          FDRE (Setup_fdre_C_D)        0.029    11.731    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         11.731    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 2.926ns (31.781%)  route 6.281ns (68.219%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 11.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.758     1.758    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y3           DSP48E1                                      r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.192 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=14, routed)          1.284     3.476    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X39Y8          LUT3 (Prop_lut3_I2_O)        0.152     3.628 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_4/O
                         net (fo=4, routed)           0.835     4.462    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_0[0]
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.332     4.794 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     4.794    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.327 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=57, routed)          0.000     5.327    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.484 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.810     6.294    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.360     6.654 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=5, routed)           0.599     7.254    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[1]_1
    SLICE_X37Y7          LUT6 (Prop_lut6_I3_O)        0.326     7.580 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_1__0/O
                         net (fo=85, routed)          1.170     8.750    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[1]_0
    SLICE_X31Y10         LUT2 (Prop_lut2_I0_O)        0.153     8.903 f  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[47]_i_6/O
                         net (fo=1, routed)           0.773     9.676    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP_16
    SLICE_X29Y8          LUT6 (Prop_lut6_I4_O)        0.327    10.003 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[47]_i_3/O
                         net (fo=2, routed)           0.809    10.812    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[47]_i_3_n_0
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.152    10.964 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[46]_i_1/O
                         net (fo=1, routed)           0.000    10.964    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[46]
    SLICE_X29Y9          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1945, unset)         1.569    11.569    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X29Y9          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/C
                         clock pessimism              0.115    11.684    
                         clock uncertainty           -0.035    11.649    
    SLICE_X29Y9          FDRE (Setup_fdre_C_D)        0.075    11.724    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]
  -------------------------------------------------------------------
                         required time                         11.724    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  0.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 in1_M_imag_load_reg_209_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din0_buf1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.208%)  route 0.159ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.557     0.557    ap_clk
    SLICE_X50Y5          FDRE                                         r  in1_M_imag_load_reg_209_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.148     0.705 r  in1_M_imag_load_reg_209_reg[32]/Q
                         net (fo=1, routed)           0.159     0.864    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/Q[32]
    SLICE_X49Y5          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din0_buf1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.828     0.828    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/ap_clk
    SLICE_X49Y5          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din0_buf1_reg[32]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X49Y5          FDRE (Hold_fdre_C_D)         0.017     0.840    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din0_buf1_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 in1_M_imag_load_reg_209_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din0_buf1_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.326%)  route 0.158ns (51.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.557     0.557    ap_clk
    SLICE_X50Y5          FDRE                                         r  in1_M_imag_load_reg_209_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.148     0.705 r  in1_M_imag_load_reg_209_reg[50]/Q
                         net (fo=1, routed)           0.158     0.863    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/Q[50]
    SLICE_X49Y6          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din0_buf1_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.828     0.828    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/ap_clk
    SLICE_X49Y6          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din0_buf1_reg[50]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X49Y6          FDRE (Hold_fdre_C_D)         0.013     0.836    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din0_buf1_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.810%)  route 0.222ns (61.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.558     0.558    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/ap_clk
    SLICE_X52Y2          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y2          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[36]/Q
                         net (fo=5, routed)           0.222     0.921    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[36]
    SLICE_X48Y4          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.828     0.828    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X48Y4          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[36]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X48Y4          FDRE (Hold_fdre_C_D)         0.066     0.889    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.991%)  route 0.230ns (62.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.557     0.557    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/ap_clk
    SLICE_X51Y6          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.141     0.698 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[20]/Q
                         net (fo=4, routed)           0.230     0.928    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[20]
    SLICE_X49Y4          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.828     0.828    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X49Y4          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X49Y4          FDRE (Hold_fdre_C_D)         0.066     0.889    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 in2_M_imag_load_reg_219_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.960%)  route 0.201ns (61.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.553     0.553    ap_clk
    SLICE_X52Y14         FDRE                                         r  in2_M_imag_load_reg_219_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  in2_M_imag_load_reg_219_reg[59]/Q
                         net (fo=1, routed)           0.201     0.882    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/in2_M_imag_load_reg_219_reg[63][59]
    SLICE_X49Y12         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.824     0.824    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/ap_clk
    SLICE_X49Y12         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[59]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X49Y12         FDRE (Hold_fdre_C_D)         0.022     0.841    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.078%)  route 0.239ns (62.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.557     0.557    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/ap_clk
    SLICE_X51Y4          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.141     0.698 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[11]/Q
                         net (fo=4, routed)           0.239     0.937    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[11]
    SLICE_X47Y2          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.829     0.829    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X47Y2          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X47Y2          FDRE (Hold_fdre_C_D)         0.070     0.894    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.794%)  route 0.194ns (54.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.553     0.553    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/ap_clk
    SLICE_X50Y13         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[56]/Q
                         net (fo=8, routed)           0.194     0.911    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[4]
    SLICE_X49Y13         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.824     0.824    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X49Y13         FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.047     0.866    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.887%)  route 0.201ns (61.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.556     0.556    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/ap_clk
    SLICE_X51Y8          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.128     0.684 r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din1_buf1_reg[49]/Q
                         net (fo=5, routed)           0.201     0.885    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[49]
    SLICE_X44Y8          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.827     0.827    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X44Y8          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[49]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X44Y8          FDRE (Hold_fdre_C_D)         0.018     0.840    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/complexDoubleAdder_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 in1_M_imag_load_reg_209_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din0_buf1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.756%)  route 0.202ns (61.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.557     0.557    ap_clk
    SLICE_X52Y5          FDRE                                         r  in1_M_imag_load_reg_209_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.128     0.685 r  in1_M_imag_load_reg_209_reg[60]/Q
                         net (fo=1, routed)           0.202     0.887    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/Q[60]
    SLICE_X49Y6          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din0_buf1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.828     0.828    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/ap_clk
    SLICE_X49Y6          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din0_buf1_reg[60]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X49Y6          FDRE (Hold_fdre_C_D)         0.018     0.841    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din0_buf1_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 in1_M_imag_load_reg_209_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din0_buf1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.793%)  route 0.202ns (61.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.558     0.558    ap_clk
    SLICE_X53Y2          FDRE                                         r  in1_M_imag_load_reg_209_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.128     0.686 r  in1_M_imag_load_reg_209_reg[38]/Q
                         net (fo=1, routed)           0.202     0.888    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/Q[38]
    SLICE_X48Y2          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din0_buf1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1945, unset)         0.829     0.829    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/ap_clk
    SLICE_X48Y2          FDRE                                         r  complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din0_buf1_reg[38]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X48Y2          FDRE (Hold_fdre_C_D)         0.013     0.837    complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1/din0_buf1_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y1   complexDoubleAdder_AXILiteS_s_axi_U/int_in1_M_imag/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y1   complexDoubleAdder_AXILiteS_s_axi_U/int_in1_M_imag/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1   complexDoubleAdder_AXILiteS_s_axi_U/int_in1_M_imag/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1   complexDoubleAdder_AXILiteS_s_axi_U/int_in1_M_imag/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y2   complexDoubleAdder_AXILiteS_s_axi_U/int_in1_M_real/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y2   complexDoubleAdder_AXILiteS_s_axi_U/int_in1_M_real/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y1   complexDoubleAdder_AXILiteS_s_axi_U/int_in1_M_real/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y1   complexDoubleAdder_AXILiteS_s_axi_U/int_in1_M_real/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y4   complexDoubleAdder_AXILiteS_s_axi_U/int_in2_M_imag/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y4   complexDoubleAdder_AXILiteS_s_axi_U/int_in2_M_imag/gen_write[1].mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y13  ap_reg_ppstg_exitcond_reg_169_pp0_it4_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y12  ap_reg_ppstg_tmp_reg_178_pp0_it5_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y12  ap_reg_ppstg_tmp_reg_178_pp0_it5_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y12  ap_reg_ppstg_tmp_reg_178_pp0_it5_reg[2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y6   ap_reg_ppiten_pp0_it4_reg_srl3___ap_reg_ppiten_pp0_it4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y13  ap_reg_ppstg_exitcond_reg_169_pp0_it4_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y12  ap_reg_ppstg_tmp_reg_178_pp0_it5_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y12  ap_reg_ppstg_tmp_reg_178_pp0_it5_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y12  ap_reg_ppstg_tmp_reg_178_pp0_it5_reg[2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y6   ap_reg_ppiten_pp0_it4_reg_srl3___ap_reg_ppiten_pp0_it4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y6   ap_reg_ppiten_pp0_it4_reg_srl3___ap_reg_ppiten_pp0_it4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y6   ap_reg_ppiten_pp0_it4_reg_srl3___ap_reg_ppiten_pp0_it4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y13  ap_reg_ppstg_exitcond_reg_169_pp0_it4_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y13  ap_reg_ppstg_exitcond_reg_169_pp0_it4_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y12  ap_reg_ppstg_tmp_reg_178_pp0_it5_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y12  ap_reg_ppstg_tmp_reg_178_pp0_it5_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y12  ap_reg_ppstg_tmp_reg_178_pp0_it5_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y12  ap_reg_ppstg_tmp_reg_178_pp0_it5_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y12  ap_reg_ppstg_tmp_reg_178_pp0_it5_reg[2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y12  ap_reg_ppstg_tmp_reg_178_pp0_it5_reg[2]_srl4/CLK



