----------------------------------------------------------------------------------

----------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

use work.BasicTypes.all;
use work.Helpers.all;
use work.ArchDefs.all;
use work.CoreConfig.all;
use work.InstructionState.all;

use work.PipelineGeneral.all;

use work.Arith.all;

entity Core is
    Port ( clk : in  STD_LOGIC;
           reset : in  STD_LOGIC;
           en : in  STD_LOGIC;
			  
		   -- address fot program mem
           iadrvalid: out std_logic;
		   iadr : out  Mword;
		   -- instruction input
		   ivalid: in std_logic;
           iin : in  WordArray(0 to PIPE_WIDTH-1);
			  
		   -- Mem load interface
		   dread: out std_logic;
           dadr : out  Mword;
		   dvalid: in std_logic;			  
           din : in  Mword;
			  
		   -- Mem store interface
		   dwrite: out std_logic;
		   doutadr: out Mword;
           dout : out  Mword;
			  
		   intallow: out std_logic;
		   intack: out std_logic;
		   -- Interrupt input (int0) and additional input (int1)
           int0 : in  STD_LOGIC;
           int1 : in  STD_LOGIC;
			  
		   filladr: in Mword;
		   fillready: in std_logic;
			  
		   -- Other buses for development 
           iaux : in  Mword;
           oaux : out  Mword			  
			  
		);
end Core;


architecture Behavioral of Core is
    signal pcDataSig, frontCausing, execCausing, lateCausing: InstructionState := DEFAULT_INSTRUCTION_STATE;
    signal pcSending, frontAccepting, bpAccepting, bpSending, renameAccepting, frontLastSending,
                frontEventSignal, bqAccepting, bqSending, acceptingSQ, almostFullSQ, acceptingLQ, almostFullLQ, dbEmpty: std_logic := '0';
    signal bpData: InstructionSlotArray(0 to FETCH_WIDTH-1) := (others => DEFAULT_INSTRUCTION_SLOT);
    
            signal ch0, ch1, ch2, ch3, ch4: std_logic := '0';
    signal frontDataLastLiving, 
            renamedDataLiving, renamedDataLivingFloatPre, renamedDataLivingFloat, renamedDataLivingFloat_C, renamedDataMerged, renamedDataLivingMem,
            renamedDataLivingRe, renamedDataLivingFloatRe, renamedDataMergedRe,
            dispatchBufferDataInt, dispatchBufferDataFloat, dispatchBufferDataMerged,
            dataOutROB, renamedDataToBQ, renamedDataToSQ, renamedDataToLQ, bqData: 
                InstructionSlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_INSTRUCTION_SLOT);
    signal bqCompare, bqSelected, bqUpdate, sqValueInput, sqAddressInput, sqSelectedOutput, lqAddressInput, lqSelectedOutput: InstructionSlot := DEFAULT_INSTRUCTION_SLOT;
    
    signal execOutputs1, execOutputs2: InstructionSlotArray(0 to 3) := (others => DEFAULT_INSTRUCTION_SLOT);    
    signal specialOutROB: InstructionSlot := DEFAULT_INS_SLOT;


    --  TODO: Which signals will be main indicators for diagnosing flow blockage?    
    --    pcSending, frontLastSending, renamedSending, robSending
    
    --    frontAccepting, renameAccepting, robAccepting, iqAccepting, iqAccepting*, acceptingSQ, acceptingLQ,
    --                                                                iqAcceptingMore*, not almostFullSQ, not almostFullLQ, bqAccepting,  
    --    

    signal execEventSignal, lateEventSignal, lateEventSetPC, sendingBranchIns: std_logic := '0';
    signal robSending, robAccepting, renamedSending, renamedSendingRe, commitAccepting, oooAccepting, sendingToDispatchBuffer, sendingFromDispatchBuffer,
                iqAccepting, iqAcceptingI0, iqAcceptingM0, iqAcceptingF0, iqAcceptingS0, iqAcceptingSF0, dispatchAccepting,
                robAcceptingMore, iqAcceptingMoreI0, iqAcceptingMoreM0, iqAcceptingMoreF0, iqAcceptingMoreS0, iqAcceptingMoreSF0: std_logic := '0';
    signal commitGroupCtr, commitGroupCtrInc: InsTag := (others => '0');
    signal newIntDests, newFloatDests: PhysNameArray(0 to PIPE_WIDTH-1) := (others => (others => '0'));
    signal intSignal: std_logic := '0';
    signal intType: std_logic_vector(0 to 1) := (others => '0');
    signal sysRegReadValue: Mword := (others => '0');
    signal sysRegReadSel: slv5 := (others => '0');
    signal preAguTag: InsTag := (others => '0');
    
    signal sbSending, sbEmpty, sysRegRead, sysRegSending: std_logic := '0';
    signal dataFromSB: InstructionSlotArray(0 to 3) := (others => DEFAULT_INSTRUCTION_SLOT);
    
    signal specialAction, specialActionDispatchBuffer, specialActionToROB: InstructionSlot := DEFAULT_INSTRUCTION_SLOT;
    
--    function mergeDests(dataInt: InstructionSlotArray; dataFloat: InstructionSlotArray) return InstructionSlotArray is
--        variable res: InstructionSlotArray(0 to PIPE_WIDTH-1) := dataInt;
--    begin
--        for i in res'range loop
--            if dataFloat(i).ins.physicalArgSpec.floatDestSel = '1' then
--                res(i).ins.physicalArgSpec.dest := dataFloat(i).ins.physicalArgSpec.dest;
--                res(i).ins.physicalArgSpec.floatDestSel := dataFloat(i).ins.physicalArgSpec.floatDestSel;
--            end if;
--        end loop;
--        return res;
--    end function;
    
    function mergeFP(dataInt: InstructionSlotArray; dataFloat: InstructionSlotArray) return InstructionSlotArray is
        variable res: InstructionSlotArray(0 to PIPE_WIDTH-1) := dataInt;
    begin
        for i in res'range loop
            --if dataFloat(i).ins.physicalArgSpec.floatDestSel = '1' then
            --    res(i).ins.physicalArgSpec.dest := dataFloat(i).ins.physicalArgSpec.dest;
            --    res(i).ins.physicalArgSpec.floatDestSel := dataFloat(i).ins.physicalArgSpec.floatDestSel;
            res(i).full := dataFloat(i).full;
            
            res(i).ins.physicalArgSpec.args := dataFloat(i).ins.physicalArgSpec.args;
            --end if;
        end loop;
        return res;
    end function;
    
    function setDestSel(ins: InstructionSlot; isFp: boolean) return InstructionSlot is
        variable res: InstructionSlot := ins;
    begin
        if ins.full = '0' then
            return res;
        end if;
    
        if isFp then
            res.ins.physicalArgSpec.floatDestSel := '1';
        else
            res.ins.physicalArgSpec.intDestSel := isNonzero(res.ins.physicalArgSpec.dest);
        end if;
        
        return res;    
    end function;     
begin

    intSignal <= int0 or int1;
    intType <= (int0, int1);

	UNIT_SEQUENCER: entity work.UnitSequencer(Behavioral)
    port map (
        clk => clk, reset => reset, en => '0',
        
        -- sys reg interface
        sysRegReadSel => sysRegReadSel,
        sysRegReadValue => sysRegReadValue,

        -- to front pipe
        frontAccepting => frontAccepting,
        pcDataLiving => pcDataSig,
        pcSending => pcSending,
        
        intAllowOut => intallow,
        intAckOut => intack,
        intRejOut => open,--
        -- Events in
        intSignal => intSignal,
        intType => intType,
        execEventSignal => execEventSignal,
        execCausing => execCausing,
        
        frontEventSignal => frontEventSignal,
        frontCausing => frontCausing,
        
        -- Events out
        lateEventOut => lateEventSignal,
        lateEventSetPC => lateEventSetPC,
        lateCausing => lateCausing,
        -- Data from front pipe interface        
        frontLastSending => frontLastSending,
        frontDataLastLiving => frontDataLastLiving,

        -- Interface from ROB
        commitAccepting => commitAccepting,
        sendingFromROB => robSending,    
        robDataLiving => dataOutROB,
        robSpecial => specialOutROB,
        ---
        dataFromBQV => bqData,

        sbSending => sbSending,
        dataFromSB => dataFromSB(0),
        sbEmpty => sbEmpty,

        commitGroupCtrOut => commitGroupCtr,
        commitGroupCtrIncOut => commitGroupCtrInc,
        
        doneSig => oaux(0),
        failSig => oaux(1)
    );
        
        
    iadr <= pcDataSig.ip;
    iadrvalid <= pcSending;
       
	UNIT_FRONT: entity work.UnitFront(Behavioral)
    port map(
        clk => clk, reset => '0', en => '0',
        
        iin => iin,
                    
        pcDataLiving => pcDataSig,
        pcSending => pcSending,    
        frontAccepting => frontAccepting,
    
        bpAccepting => bqAccepting,
        bpSending => bpSending,
        bpData => bpData,
    
        renameAccepting => dispatchAccepting,           
        dataLastLiving => frontDataLastLiving,
        lastSending => frontLastSending,
        
        frontEventSignal => frontEventSignal,
        frontCausing => frontCausing,
        
        execCausing => execCausing,
        lateCausing => lateCausing,
        
        execEventSignal => execEventSignal,
        lateEventSignal => lateEventSignal,
        lateEventSetPC => lateEventSetPC
    );    
    
    REGISTER_MANAGER: entity work.UnitRegManager(Behavioral)
    port map(
        clk => clk,
        renameAccepting => renameAccepting, -- to frontend
        frontLastSending => frontLastSending,
        frontDataLastLiving => frontDataLastLiving,
        
        renamedDataLiving => renamedDataLivingRe,
        renamedDataLivingFloat => renamedDataLivingFloatRe,        
        renamedSending => renamedSendingRe,

        robDataLiving => dataOutROB,
        sendingFromROB => robSending,
        
        newPhysDestsOut => newIntDests,
        newFloatDestsOut => newFloatDests,
            
        specialActionOut => specialAction,
            
        commitGroupCtr => commitGroupCtr,
		
		execCausing => execCausing,
        lateCausing => lateCausing,
        
        execEventSignal => execEventSignal,
        lateEventSignal => lateEventSignal
    );

    -- CAREFUL: this must block renaming of a group if there will be no place for it in IQs the next cycle;
    --          Because stalling at Rename is illegal, sending to Rename has to depend on free slots 
    --          after accounting for current group at Rename that will use some resources!  
    iqAccepting <= 
    (not isNonzero(extractFullMask(renamedDataLiving))
        and robAccepting and iqAcceptingI0 and iqAcceptingM0 and iqAcceptingS0 and iqAcceptingF0 and iqAcceptingSF0 and acceptingSQ and acceptingLQ and renameAccepting)
    or (robAcceptingMore and iqAcceptingMoreI0 and iqAcceptingMoreM0 and iqAcceptingMoreS0 and iqAcceptingMoreF0 and iqAcceptingMoreSF0 and not almostFullSQ and not almostFullLQ and renameAccepting);
   
    oooAccepting <= robAccepting and iqAcceptingI0 and iqAcceptingM0 and iqAcceptingS0 and iqAcceptingF0 and iqAcceptingSF0 and acceptingSQ and acceptingLQ;
    
    -- From Rename we send to OOO if it accepts and DB is empty. If DB is not empty, we have to drain it first!
    sendingToDispatchBuffer <= renamedSendingRe and (not oooAccepting or not dbEmpty);
    
    renamedSending <= (renamedSendingRe and oooAccepting) or sendingFromDispatchBuffer;
    renamedDataLiving <= renamedDataLivingRe when sendingFromDispatchBuffer = '0' else dispatchBufferDataInt; 
    renamedDataLivingFloatPre <= renamedDataLivingFloatRe when sendingFromDispatchBuffer = '0' else dispatchBufferDataFloat; 
        --renamedDataLivingFloat <= renamedDataLivingFloatPre;

        renamedDataLivingFloat <= mergeFP(renamedDataLiving, renamedDataLivingFloatPre);

--            ch0 <= bool2std(renamedDataLivingFloat_C(0) = renamedDataLivingFloat(0));
--            ch1 <= bool2std(renamedDataLivingFloat_C(1) = renamedDataLivingFloat(1));
--            ch2 <= bool2std(renamedDataLivingFloat_C(2) = renamedDataLivingFloat(2));
--            ch3 <= bool2std(renamedDataLivingFloat_C(3) = renamedDataLivingFloat(3));

    renamedDataMerged <= --mergeDests(renamedDataLiving, renamedDataLivingFloat);
                            renamedDataLiving;
    
    renamedDataLivingMem <= TMP_recodeMem(renamedDataLiving);
    
    specialActionToROB <= specialAction when sendingFromDispatchBuffer = '0' else specialActionDispatchBuffer;


    DISPATCH_BUFFER: entity work.DispatchBuffer
    port map(
        clk => clk,
        
        specialAction => specialAction,
        nextAccepting => oooAccepting,          
        accepting => dispatchAccepting,
        prevSending => sendingToDispatchBuffer,
        dataIn => renamedDataLivingRe,            
        sending => sendingFromDispatchBuffer,
        dataOut => dispatchBufferDataInt,
        specialOut => specialActionDispatchBuffer,
        
        execEventSignal => execEventSignal,
        lateEventSignal => lateEventSignal,        
        empty => dbEmpty            
    );

    DISPATCH_BUFFER_FP: entity work.DispatchBuffer
    generic map(IS_FP => true)
    port map(
        clk => clk,
        
        specialAction => specialAction,
        nextAccepting => oooAccepting,          
        accepting => open,
        prevSending => sendingToDispatchBuffer,
        dataIn => renamedDataLivingFloatRe,            
        sending => open,--sendingFromDispatchBuffer,
        dataOut => dispatchBufferDataFloat,
        specialOut => open,
        
        execEventSignal => execEventSignal,
        lateEventSignal => lateEventSignal,        
        empty => open            
    );

    RENAMED_VIEW: block
        signal renamedIntTextRe, renamedFloatTextRe, renamedMergedTextRe: InstructionTextArray(0 to PIPE_WIDTH-1);   
        signal renamedIntText, renamedFloatText, renamedMergedText: InstructionTextArray(0 to PIPE_WIDTH-1);
    begin
        renamedIntText <= insSlotArrayText(renamedDataLiving, '0');
        renamedFloatText <= insSlotArrayText(renamedDataLivingFloat, '0');
        renamedMergedText <= insSlotArrayText(renamedDataMerged, '0');
        
        renamedIntTextRe <= insSlotArrayText(renamedDataLivingRe, '0');
        renamedFloatTextRe <= insSlotArrayText(renamedDataLivingFloatRe, '0');
        renamedMergedTextRe <= insSlotArrayText(renamedDataMergedRe, '0');        
    end block;

	REORDER_BUFFER: entity work.ReorderBuffer(Behavioral)
	port map(
		clk => clk, reset => '0', en => '0',
		
		lateEventSignal => lateEventSignal,
		
		commitGroupCtr => commitGroupCtr,

		execEndSigs1 => execOutputs1,
		execEndSigs2 => execOutputs2,
		
		inputSpecial => specialActionToROB,
		
		inputData => renamedDataMerged,
		prevSending => renamedSending,
		acceptingOut => robAccepting,
		acceptingMore => robAcceptingMore,
		
		nextAccepting => commitAccepting,
		sendingOut => robSending, 
		outputData => dataOutROB,
		outputSpecial => specialOutROB		
	);

    ROB_OUT_VIEW: block
        signal robOutText: InstructionTextArray(0 to PIPE_WIDTH-1);
    begin
        robOutText <= insSlotArrayText(dataOutROB, '0');
    end block;

    TEMP_EXEC: block
        use work.LogicExec.all;
        
        -- Selection from IQ and state after Issue stage
        signal slotSelI0, slotIssueI0,
               slotSelI1, slotIssueI1,
               slotSelM0, slotIssueM0,
                slotSel3, slotIssue3,
               slotSelF0, slotIssueF0, slotRegReadF0,
                slotSel4, slotIssue4, slotSel5, slotIssue5, slotSel6, slotIssue6: SchedulerEntrySlot := DEFAULT_SCH_ENTRY_SLOT;
        -- Exec stages
        signal slotI0_E0, slotI0_E1, slotI0_E2,
               slotI1_E0, slotI1_E1, slotI1_E2,
               slotM0_E0, slotM0_E1i, slotM0_E2i, -- Here logical stages get split into Int and FP
                          slotM0_E1f, slotM0_E2f,
               slot3_E0,  slot3_E1,slot3_E2,
               slotF0_E0, slotF0_E1, slotF0_E2,
                slot4_E0, slot4_E1, slot4_E2, slot5_E0, slot5_E1, slot5_E2: InstructionSlotArray(0 to 0) := (others => DEFAULT_INSTRUCTION_SLOT);
        -- Delay stages - after Exec
        signal slotI0_D0,  slotI0_D1,
               slotI1_D0,  slotI1_D1,
               slotM0_D0i, slotM0_D1i, -- Continued split of Int and FP
               slotM0_D0f, slotM0_D1f,               
                slot3_D0, slot3_D1,
               slotF0_D0, slotF0_D1, 
                slot4_D0, slot4_D1, slot5_D0, slot5_D1:
                            InstructionSlotArray(0 to 0) := (others => DEFAULT_INSTRUCTION_SLOT);
        
        signal sendingSelI0, sendingIssueI0,
               sendingSelI1, sendingIssueI1,
               sendingSelM0, sendingIssueM0,
               sendingSelF0, sendingIssueF0, sendingRegReadF0: std_logic := '0';
        signal sendingI0_E0, sendingI0_E1, sendingI0_E2,
               sendingI1_E0, sendingI1_E1, sendingI1_E2,
               sendingM0_E0, sendingM0_E1, sendingM0_E2i,
                                           sendingM0_E2f,
               sendingF0_E0, sendingF0_E1, sendingF0_E2:
                std_logic := '0';
                
        signal sendingI0_D0, sendingI0_D1,
               sendingI1_D0, sendingI1_D1,
               sendingM0_D0i, sendingM0_D1i,         
               sendingM0_D0f, sendingM0_D1f,
               sendingF0_D0,  sendingF0_D1: std_logic := '0';                         

        ----
        signal schedDataI0, dataToQueueI0: SchedulerEntrySlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_SCH_ENTRY_SLOT);
        signal schedDataM0, dataToQueueM0: SchedulerEntrySlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_SCH_ENTRY_SLOT);      
        signal schedDataF0, dataToQueueF0: SchedulerEntrySlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_SCH_ENTRY_SLOT);

        signal dataToIssueStoreValue, dataToRegReadStoreValue, dataToExecIntStoreValue,
               dataToIssueFloatStoreValue, dataToRegReadFloatStoreValue, dataToExecFloatStoreValue,
               dataToExecStoreValue: SchedulerEntrySlot := DEFAULT_SCH_ENTRY_SLOT;
        signal sendingToIssueStoreValue, sendingToRegReadStoreValue, sendingStoreValue, sendingToIssueFloatStoreValue: std_logic := '0';
        signal sentCancelledI0, sentCancelledI1, sentCancelledM0, sentCancelledM1, sentCancelledF0, sentCancelledSVI, sentCancelledSVF: std_logic := '0';

       --==============----------
       signal intStoreMask, floatStoreMask: std_logic_vector(0 to PIPE_WIDTH-1) := (others => '0');            
       signal memMask, memMaskInt, memMaskFloat: std_logic_vector(0 to PIPE_WIDTH-1) := (others => '0');

       signal sendingBranch: std_logic := '0'; -- Internal
       signal  dataOutMem0: InstructionSlotArray(0 to 0) := (others => DEFAULT_INSTRUCTION_SLOT); -- Outside
       signal sendingToAgu, sendingFromDLQ: std_logic := '0'; -- Outside block
       signal dataFromDLQ: InstructionState := DEFAULT_INSTRUCTION_STATE;
       signal memLoadValue: Mword := (others => '0'); -- MEM
      ----==============----------
        
        signal regsSelI0,           regsSelM0, regsSelS0, regsSelFloatA, regsSelFloatC, regsSelFS0, regsSelF0: PhysNameArray(0 to 2) := (others => (others => '0'));
        signal regValsI0, regValsB, regValsM0, regValsS0, regValsE, regValsFloatA, regValsFloatB, regValsFloatC, regValsFS0, regValsF0: MwordArray(0 to 2) := (others => (others => '0'));
        signal readyRegFlags, readyRegFlagsNext, readyRegFlagsSV, readyFloatFlags, readyFloatFlagsNext, readyRegFlagsFloatSV: std_logic_vector(0 to 3*PIPE_WIDTH-1) := (others => '0');
        
        signal fni, fniFloat, fniEmpty: ForwardingInfo := DEFAULT_FORWARDING_INFO;
           
        -- Issue control 
        signal issuedStoreDataInt, issuedStoreDataFP, allowIssueStoreDataInt, allowIssueStoreDataFP, allowIssueStageStoreDataFP: std_logic := '0';
        signal memSubpipeSent, fp0subpipeSelected, 
                lockIssueI0, allowIssueI0, lockIssueM0, allowIssueM0, lockIssueF0, allowIssueF0, memLoadReady: std_logic := '0';
                
        signal sendingToIntWriteQueue, sendingToFloatWriteQueue, sendingToIntRF, sendingToFloatRF: std_logic := '0';
        signal dataToIntWriteQueue, dataToFloatWriteQueue, dataToIntRF, dataToFloatRF: InstructionSlotArray(0 to 0)
                                            := (others => DEFAULT_INSTRUCTION_SLOT);
                                            
        signal fmaInt: ForwardingMatchesArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_FORWARDING_MATCHES);                                                                      
    begin
        
              fmaInt <= work.LogicIssue.findForwardingMatchesArray(schedDataI0, fni);
        
        SUBPIPE_ALU: block
           signal dataToAlu, dataToBranch: InstructionSlotArray(0 to 0) := (others => DEFAULT_INSTRUCTION_SLOT);           
           signal dataFromBranch: InstructionSlot := DEFAULT_INSTRUCTION_SLOT;
           signal branchData: InstructionState := DEFAULT_INSTRUCTION_STATE;
        begin
            schedDataI0 <= getSchedData(extractData(TMP_recodeALU(renamedDataLiving)), getAluMask(renamedDataLiving), true);
            dataToQueueI0 <= --work.LogicIssue.updateSchedulerArray(schedDataI0, fni, ENQUEUE_FN_MAP, true);
                                work.LogicIssue.updateSchedulerArray_2(schedDataI0, fni, fmaInt, ENQUEUE_FN_MAP, true);
            
            IQUEUE_I0: entity work.IssueQueue(Behavioral)--UnitIQ
            generic map(
                IQ_SIZE => 8 --IQ_SIZES(4)
            )
            port map(
                clk => clk, reset => '0', en => '0',
        
                acceptingOut => iqAcceptingI0,--iqAcceptingI0rr(4),
                acceptingMore => iqAcceptingMoreI0,
                sentCancelled => sentCancelledI0,
                prevSendingOK => renamedSending,
                newArr => dataToQueueI0,--,schArrays(4),
                fni => fni,
                waitingFM => WAITING_FN_MAP,
                selectionFM => SELECTION_FN_MAP,
                readyRegFlags => readyRegFlags,
                nextAccepting => allowIssueI0,--issueAcceptingArr(4),
                execCausing => execCausing,
                lateEventSignal => lateEventSignal,
                execEventSignal => execEventSignal,
                anyReady => open,--iqReadyArr(4),
                schedulerOut => slotSelI0,--dataToIssueAlu,
                sending => sendingSelI0 --sendingToIssueAlu
            );
     
            ISSUE_STAGE_I0: entity work.IssueStage
            generic map(USE_IMM => true)
            port map(
                clk => clk,
                reset => '0',
                en => '0',
        
                prevSending => sendingSelI0,--sendingToIssueAlu,
                nextAccepting => '1',
        
                input => slotSelI0,-- dataToIssueAlu,
                
                acceptingOut => open,
                output => slotIssueI0,--dataToExecAlu,
                
                execEventSignal => execEventSignal,
                lateEventSignal => lateEventSignal,
                execCausing => execCausing,
                fni => fni,
                regValues => regValsI0 --(others => (others => '0'))     
            );
          
            dataToAlu(0) <= (slotIssueI0.full and not sentCancelledI0, executeAlu(slotIssueI0.ins, slotIssueI0.state, bqSelected.ins, branchData));
          
            STAGE_I0_E0: entity work.GenericStage(Behavioral)
            generic map(
                COMPARE_TAG => '0'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                
                prevSending => dataToAlu(0).full,
                nextAccepting => '1',
                
                stageDataIn => dataToAlu,
                acceptingOut => open,
                sendingOut => sendingI0_E0,--sendingAlu,
                stageDataOut => slotI0_E0,-- dataOutAlu,
                
                execEventSignal => '0',--execEventSignal,
                lateEventSignal => lateEventSignal,
                execCausing => DEFAULT_INSTRUCTION_STATE--execCausing
            );      
          
            branchData <= basicBranch(slotIssueI0.ins, slotIssueI0.state, bqSelected.ins);                  
            
            --dataToBranch(0) <= (slotIssueI0.full and slotIssueI0.ins.classInfo.branchIns, branchData);
            dataToBranch(0) <= (slotIssueI0.full and isBranchIns(slotIssueI0.ins), branchData);
            sendingBranchIns <= dataToBranch(0).full;
            
            bqCompare <= (sendingBranchIns, slotIssueI0.ins);
            
            STAGE_I0_E0_BRANCH: entity work.GenericStage(Behavioral)
            generic map(
                COMPARE_TAG => '0'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                
                prevSending => dataToBranch(0).full,
                nextAccepting => '1',
                
                stageDataIn(0) => dataToBranch(0),
                acceptingOut => open,
                sendingOut => sendingBranch,
                stageDataOut(0) => dataFromBranch,
                execEventSignal => '0',--execEventSignal,
                lateEventSignal => lateEventSignal,
                execCausing => DEFAULT_INSTRUCTION_STATE-- execCausing                    
            );
            
            execEventSignal <= dataFromBranch.ins.controlInfo.newEvent and sendingBranch;
            execCausing <= dataFromBranch.ins;
            bqUpdate <= dataFromBranch;
        end block;
         
            
        SUBPIPE_MEM: block
           signal sendingIntLoad, sendingFloatLoad: std_logic := '0';
           signal dataToAgu, dataInMem0, dataInMemInt0, dataInMemFloat0, dataInMem1, dataInMemInt1, dataInMemFloat1: InstructionSlotArray(0 to 0) := (others => DEFAULT_INSTRUCTION_SLOT);                               
        begin        
           memMaskInt <= getMemMask(renamedDataLiving);
     
           schedDataM0 <= getSchedData(removeArg2(extractData(renamedDataLivingMem)), memMaskInt, true);
           dataToQueueM0 <= --work.LogicIssue.updateSchedulerArray(schedDataM0, fni, ENQUEUE_FN_MAP, true);
                                work.LogicIssue.updateSchedulerArray_2(schedDataM0, fni, fmaInt, ENQUEUE_FN_MAP, true);
		   IQUEUE_MEM: entity work.IssueQueue(Behavioral)--UnitIQ
           generic map(
               IQ_SIZE => 8 --IQ_SIZES(4)
           )
           port map(
               clk => clk, reset => '0', en => '0',
       
               acceptingOut => iqAcceptingM0,--iqAcceptingI0rr(4),
               acceptingMore => iqAcceptingMoreM0,
               sentCancelled => sentCancelledM0,               
               prevSendingOK => renamedSending,
               newArr => dataToQueueM0,--,schArrays(4),
               fni => fni,
               waitingFM => WAITING_FN_MAP,
               selectionFM => SELECTION_FN_MAP,
               readyRegFlags => readyRegFlags,
               nextAccepting =>allowIssueM0,--issueAcceptingArr(4),
               execCausing => execCausing,
               lateEventSignal => lateEventSignal,
               execEventSignal => execEventSignal,
               anyReady => open,--iqReadyArr(4),
               schedulerOut => slotSelM0,
               sending => sendingSelM0
           );
    
           ISSUE_STAGE_MEM: entity work.IssueStage
           generic map(USE_IMM => true)
           port map(
               clk => clk,
               reset => '0',
               en => '0',
       
               prevSending => sendingSelM0,
               nextAccepting => '1',
       
               input => slotSelM0,
               
               acceptingOut => open,
               output => slotIssueM0,
               
               execEventSignal => execEventSignal,
               lateEventSignal => lateEventSignal,
               execCausing => execCausing,
               
               fni => fni,
               regValues => regValsM0 --(others => (others => '0'))     
           );
               
           preAguTag <= slotIssueM0.ins.tags.renameIndex;
                                 
           sendingFromDLQ <= '0';          -- TEMP!
           dataFromDLQ <= DEFAULT_INSTRUCTION_STATE; -- TEMP!

           sendingToAgu <= (slotIssueM0.full and not sentCancelledM0) or sendingFromDLQ;
	       dataToAgu(0) <= (sendingToAgu, calcEffectiveAddress(slotIssueM0.ins, slotIssueM0.state, sendingFromDLQ, dataFromDLQ));
       
           STAGE_AGU: entity work.GenericStage(Behavioral)
           generic map(
               COMPARE_TAG => '1'
           )
           port map(
               clk => clk, reset => reset, en => en,
       
               prevSending => sendingToAgu,
               nextAccepting => '1',
               
               stageDataIn => dataToAgu,
               acceptingOut => open,
               sendingOut => sendingM0_E0,
               stageDataOut => slotM0_E0,
               
               execEventSignal => execEventSignal,
               lateEventSignal => lateEventSignal,
               execCausing => execCausing
           );

	       dataInMem0(0) <= (sendingM0_E0, setDataCompleted(setAddressCompleted(slotM0_E0(0).ins, '0'), '0'));
           sqAddressInput <= dataInMem0(0);
           lqAddressInput <= dataInMem0(0);

           dataInMemInt0 <= clearFloatDest(dataInMem0);
           dataInMemFloat0 <= clearIntDest(dataInMem0);

           -- TLB lookup, Dcache access
	       STAGE_MEM0: entity work.GenericStage(Behavioral)
           generic map(
               COMPARE_TAG => '1'
           )
           port map(
               clk => clk, reset => reset, en => en,
               
               prevSending => sendingM0_E0,
               nextAccepting => '1',
               
               stageDataIn => dataInMemInt0,
               acceptingOut => open,
               sendingOut => sendingM0_E1,
               stageDataOut => slotM0_E1i,--dataAfterMemA,
               
               execEventSignal => execEventSignal,
               lateEventSignal => lateEventSignal,
               execCausing => execCausing                
           );

	       STAGE_MEM0_FLOAT: entity work.GenericStage(Behavioral)
           generic map(
               COMPARE_TAG => '1'
           )
           port map(
               clk => clk, reset => reset, en => en,
               
               prevSending => sendingM0_E0,
               nextAccepting => '1',
               
               stageDataIn => dataInMemFloat0,
               acceptingOut => open,
               sendingOut => open,
               stageDataOut => slotM0_E1f,--dataAfterMemA,
               
               execEventSignal => execEventSignal,
               lateEventSignal => lateEventSignal,
               execCausing => execCausing                
           );
                      
           dataOutMem0(0) <= mergePhysDests(slotM0_E1i(0), slotM0_E1f(0)); -- [dest := Int.dest | Float.dest];

           dataInMem1(0).full <= sendingM0_E1;
           dataInMem1(0).ins <= getLSResultData(dataOutMem0(0).ins,
                                                  '1', (others => '0'),
                                                  memLoadReady, memLoadValue,
                                                  sysRegSending, sysRegReadValue, 
                                                  sqSelectedOutput.full, sqSelectedOutput.ins,
                                                  lqSelectedOutput);
                                                  
          sendingIntLoad <= sendingM0_E1 and not dataOutMem0(0).ins.physicalArgSpec.floatDestSel; -- TODO: check exact conditions 
          sendingFloatLoad <= sendingM0_E1 and dataOutMem0(0).ins.physicalArgSpec.floatDestSel;
                      
          dataInMemInt1 <= clearFloatDest(dataInMem1); -- with zeroed dest when load is FP
          dataInMemFloat1 <= clearIntDest(dataInMem1); -- with zeroed dest when load is Int??
                                                  	       
           -- Source selection and verification
	       STAGE_MEM1: entity work.GenericStage(Behavioral)
           generic map(
               COMPARE_TAG => '1'
           )
           port map(
               clk => clk, reset => reset, en => en,
               
               prevSending => sendingM0_E1,-- sendingM0_E1,
               nextAccepting => '1',
               
               stageDataIn => dataInMemInt1,
               acceptingOut => open,
               sendingOut => sendingM0_E2i,
               stageDataOut => slotM0_E2i,
               
               execEventSignal => execEventSignal,
               lateEventSignal => lateEventSignal,
               execCausing => execCausing                
           );
           
           -- Branching into FP cluster
           STAGE_MEM1_FLOAT: entity work.GenericStage(Behavioral)
           generic map(
               COMPARE_TAG => '1'
           )
           port map(
               clk => clk, reset => reset, en => en,
               
               prevSending => sendingM0_E1,--sendingM0_E1,
               nextAccepting => '1',
               
               stageDataIn => dataInMemFloat1,
               acceptingOut => open,
               sendingOut => sendingM0_E2f,
               stageDataOut => slotM0_E2f,
               
               execEventSignal => execEventSignal,
               lateEventSignal => lateEventSignal,
               execCausing => execCausing                
           );
           
           -- TEMP mem interface    
		   dread <= '1';
           dadr <= slotM0_E0(0).ins.result;
           sysRegReadSel <= slotM0_E0(0).ins.result(4 downto 0);
           sysRegRead <= sendingM0_E0 and isLoadSysOp(slotM0_E0(0).ins);
           
           memLoadReady <= dvalid;              
           memLoadValue <= din;      
        end block;   

        ------------------------
        readyRegFlagsSV <= (readyRegFlags(2), '0', '0', readyRegFlags(5), '0', '0', readyRegFlags(8), '0', '0', readyRegFlags(11), '0', '0');

        SUBPIPES_STORE_VALUE: block
            signal dataToStoreValueIQ, dataToStoreValueFloatIQ,
               schedDataStoreValue, schedDataStoreValueFloat: SchedulerEntrySlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_SCH_ENTRY_SLOT);        
        begin
            -- CHECK: does it need to use 'sentCancelled' signal from IQs?
            
            intStoreMask <= getStoreMask(renamedDataLivingMem) and not floatStoreMask;                                        
            schedDataStoreValue <= getSchedData(prepareForStoreValueIQ(extractData(renamedDataLivingMem)), intStoreMask, false);
            dataToStoreValueIQ <= work.LogicIssue.updateSchedulerArray(schedDataStoreValue, fni, ENQUEUE_FN_MAP_SV, true);
            
            floatStoreMask <= getFloatStoreMask(renamedDataLivingMem, renamedDataLivingFloat);
            schedDataStoreValueFloat <= getSchedData(prepareForStoreValueFloatIQ(extractData(renamedDataLivingMem), extractData(renamedDataLivingFloat)), floatStoreMask, false);       
            dataToStoreValueFloatIQ <= work.LogicIssue.updateSchedulerArray(schedDataStoreValueFloat, fniFloat, ENQUEUE_FN_MAP_FLOAT_SV, true);
                    
            IQUEUE_SV: entity work.IssueQueue(Behavioral)--UnitIQ
            generic map(
                IQ_SIZE => 8 --IQ_SIZES(4)
            )
            port map(
                clk => clk, reset => '0', en => '0',
        
                acceptingOut => iqAcceptingS0,--iqAcceptingI0rr(4),
                acceptingMore => iqAcceptingMoreS0,
                sentCancelled => sentCancelledSVI,                
                prevSendingOK => renamedSending,
                newArr => dataToStoreValueIQ,--,schArrays(4),
                fni => fni,
                waitingFM => WAITING_FN_MAP_SV,
                selectionFM => DEFAULT_FORWARDING_MAP,      
                readyRegFlags => readyRegFlagsSV,
                nextAccepting => allowIssueStoreDataInt,--issueAcceptingArr(4),
                execCausing => execCausing,
                lateEventSignal => lateEventSignal,
                execEventSignal => execEventSignal,
                anyReady => open,--iqReadyArr(4),
                schedulerOut => dataToIssueStoreValue,
                sending => sendingToIssueStoreValue
            );
     
            ISSUE_STAGE_SV: entity work.IssueStage
            generic map(USE_IMM => false, REGS_ONLY => true)
            port map(
                clk => clk,
                reset => '0',
                en => '0',
        
                prevSending => sendingToIssueStoreValue,
                nextAccepting => '1',
        
                input => dataToIssueStoreValue,
                
                acceptingOut => open,
                output => dataToRegReadStoreValue,
                
                execEventSignal => execEventSignal,
                lateEventSignal => lateEventSignal,
                execCausing => execCausing,
                fni => fniEmpty,
                regValues => (others => (others => '0'))   
            );
    
            REG_READ_STAGE_SV: entity work.IssueStage
            generic map(USE_IMM => false, REGS_ONLY => true)
            port map(
                clk => clk,
                reset => '0',
                en => '0',
        
                prevSending => dataToRegReadStoreValue.full,
                nextAccepting => '1',
        
                input => dataToRegReadStoreValue,
                
                acceptingOut => open,
                output => dataToExecIntStoreValue,
                
                execEventSignal => execEventSignal,
                lateEventSignal => lateEventSignal,
                execCausing => execCausing,
                fni => fniEmpty,
                regValues => regValsS0     
            );
      
            ------------------------------------
            readyRegFlagsFloatSV <= (readyFloatFlags(2), '0', '0', readyFloatFlags(5), '0', '0', readyFloatFlags(8), '0', '0', readyFloatFlags(11), '0', '0');
            
            
            IQUEUE_FLOAT_SV: entity work.IssueQueue(Behavioral)--UnitIQ
            generic map(
                IQ_SIZE => 8 -- CAREFUL: not IS_FP because doesn't have destination
            )
            port map(
                clk => clk, reset => '0', en => '0',
        
                acceptingOut => iqAcceptingSF0,--iqAcceptingI0rr(4),
                acceptingMore => iqAcceptingMoreSF0,
                sentCancelled => sentCancelledSVF,                
                prevSendingOK => renamedSending,
                newArr => dataToStoreValueFloatIQ,--,schArrays(4),
                fni => fniFloat,
                waitingFM => WAITING_FN_MAP_FLOAT_SV,
                selectionFM => DEFAULT_FORWARDING_MAP,      
                readyRegFlags => readyRegFlagsFloatSV,
                nextAccepting => allowIssueStoreDataFP,--issueAcceptingArr(4),
                execCausing => execCausing,
                lateEventSignal => lateEventSignal,
                execEventSignal => execEventSignal,
                anyReady => open,--iqReadyArr(4),
                schedulerOut => dataToIssueFloatStoreValue,--open,--dataToIssueStoreValue,
                sending => sendingToIssueFloatStoreValue --open --sendingToIssueStoreValue
            );
    
            ISSUE_STAGE_FLOAT_SV: entity work.IssueStage
            generic map(USE_IMM => false, REGS_ONLY => true)
            port map(
                clk => clk,
                reset => '0',
                en => '0',
        
                prevSending => sendingToIssueFloatStoreValue,
                nextAccepting => allowIssueStageStoreDataFP,
        
                input => dataToIssueFloatStoreValue,
                
                acceptingOut => open,
                output => dataToRegReadFloatStoreValue,
                
                execEventSignal => execEventSignal,
                lateEventSignal => lateEventSignal,
                execCausing => execCausing,
                fni => fniEmpty,
                regValues => (others => (others => '0'))   
            );        
    
            REG_READ_STAGE_FLOAT_SV: entity work.IssueStage
            generic map(USE_IMM => false, REGS_ONLY => true)
            port map(
                clk => clk,
                reset => '0',
                en => '0',
        
                prevSending => dataToRegReadFloatStoreValue.full,
                nextAccepting => '1',
        
                input => dataToRegReadFloatStoreValue,
                
                acceptingOut => open,
                output => dataToExecFloatStoreValue,
                
                execEventSignal => execEventSignal,
                lateEventSignal => lateEventSignal,
                execCausing => execCausing,
                fni => fniEmpty,
                regValues => regValsFS0     
            );
    
            dataToExecStoreValue <= dataToExecFloatStoreValue when dataToExecFloatStoreValue.full = '1'
                            else    dataToExecIntStoreValue;
        end block;

        
        SUBPIPE_FP0: block
            signal dataToFpu0: InstructionSlotArray(0 to 0) := (others => DEFAULT_INSTRUCTION_SLOT);                  
        begin
            schedDataF0 <= getSchedData(extractData(TMP_recodeFP(renamedDataLivingFloat)), getFpuMask(renamedDataLivingFloat), false);
            dataToQueueF0 <= work.LogicIssue.updateSchedulerArray(schedDataF0, fniFloat, ENQUEUE_FN_MAP_FLOAT, true);
            
            IQUEUE_F0: entity work.IssueQueue(Behavioral)--UnitIQ
            generic map(
                IQ_SIZE => 8,
                IS_FP => true
            )
            port map(
                clk => clk, reset => '0', en => '0',
        
                acceptingOut => iqAcceptingF0,--iqAcceptingI0rr(4),
                acceptingMore => iqAcceptingMoreF0,
                sentCancelled => sentCancelledF0,                
                prevSendingOK => renamedSending,
                newArr => dataToQueueF0,--,schArrays(4),
                fni => fniFloat,
                waitingFM => WAITING_FN_MAP_FLOAT,
                selectionFM => SELECTION_FN_MAP_FLOAT,
                readyRegFlags => readyFloatFlags,
                nextAccepting => allowIssueF0,--'1',--issueAcceptingArr(4),
                execCausing => execCausing,
                lateEventSignal => lateEventSignal,
                execEventSignal => execEventSignal,
                anyReady => open,--iqReadyArr(4),
                schedulerOut => slotSelF0,--dataToIssueAlu,
                sending => sendingSelF0 --sendingToIssueAlu
            );

                    ISSUE_STAGE_F0: entity work.IssueStage
                    generic map(USE_IMM => false, REGS_ONLY => false, DELAY_ONLY => true)
                    port map(
                        clk => clk,
                        reset => '0',
                        en => '0',
                
                        prevSending => sendingSelF0,
                        nextAccepting => '1',
                                          --allowIssueStageStoreDataFP,               
                        input => slotSelF0,
                        
                        acceptingOut => open,
                        output => slotIssueF0,
                        
                        execEventSignal => execEventSignal,
                        lateEventSignal => lateEventSignal,
                        execCausing => execCausing,
                        fni => fniFloat,
                        regValues => (others => (others => '0'))   
                    );        
            
                    REG_READ_STAGE_F0: entity work.IssueStage
                    generic map(USE_IMM => false, REGS_ONLY => false)
                    port map(
                        clk => clk,
                        reset => '0',
                        en => '0',
                
                        prevSending => slotIssueF0.full,
                        nextAccepting => '1',
                
                        input => slotIssueF0,
                        
                        acceptingOut => open,
                        output => slotRegreadF0,
                        
                        execEventSignal => execEventSignal,
                        lateEventSignal => lateEventSignal,
                        execCausing => execCausing,
                        fni => fniFloat,
                        regValues => regValsF0     
                    );
          
            dataToFpu0(0) <= (slotRegReadF0.full and not sentCancelledF0, executeFpu(slotregReadF0.ins, slotregReadF0.state));
          
            STAGE_F0_E0: entity work.GenericStage(Behavioral)
            generic map(
                COMPARE_TAG => '0'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                
                prevSending => dataToFpu0(0).full,
                nextAccepting => '1',
                
                stageDataIn => dataToFpu0,
                acceptingOut => open,
                sendingOut => sendingF0_E0,--sendingAlu,
                stageDataOut => slotF0_E0,-- dataOutAlu,
                
                execEventSignal => '0',--execEventSignal,
                lateEventSignal => lateEventSignal,
                execCausing => execCausing
            );     

            STAGE_F0_E1: entity work.GenericStage(Behavioral)
            generic map(
                COMPARE_TAG => '0'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                
                prevSending => sendingF0_E0,
                nextAccepting => '1',
                
                stageDataIn => slotF0_E0,
                acceptingOut => open,
                sendingOut => sendingF0_E1,--sendingAlu,
                stageDataOut => slotF0_E1,-- dataOutAlu,
                
                execEventSignal => '0',--execEventSignal,
                lateEventSignal => lateEventSignal,
                execCausing => execCausing
            );

            STAGE_F0_E2: entity work.GenericStage(Behavioral)
            generic map(
                COMPARE_TAG => '0'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                
                prevSending => sendingF0_E1,
                nextAccepting => '1',
                
                stageDataIn => slotF0_E1,
                acceptingOut => open,
                sendingOut => sendingF0_E2,--sendingAlu,
                stageDataOut => slotF0_E2,-- dataOutAlu,
                
                execEventSignal => '0',--execEventSignal,
                lateEventSignal => lateEventSignal,
                execCausing => execCausing
            );
  
        end block;
        
           
         sqValueInput <= -- CAREFUL: This implies that integer StoreData op value is lost when Int and FP are issued simultaneously. This must be prevented by scheduler!
                    (dataToExecFloatStoreValue.full, setInstructionResult(dataToExecFloatStoreValue.ins, dataToExecFloatStoreValue.state.argValues.arg0)) when dataToExecFloatStoreValue.full = '1' 
            else    (dataToExecIntStoreValue.full,   setInstructionResult(dataToExecIntStoreValue.ins,   dataToExecIntStoreValue.state.argValues.arg0)); -- TEMP!!
         
         -- StoreData issue control:
         -- When Int and FP store data issue at the same time, the port conflict is resolved thus:
         -- Both IQs are blocked for the next cycle, so combined issue rate is never higher that 1 per cycle
         -- FP op is stalled for 1 cycle at IssueStage - no problems appear with scheduling because this subpipe has no wakeup observers and reads ags only form RF 
         process (clk)
         begin
            if rising_edge(clk) then
                issuedStoreDataInt <= sendingToIssueStoreValue;
                issuedStoreDataFP <= sendingToIssueFloatStoreValue;
            end if;
         end process;
         
         allowIssueStageStoreDataFP <= allowIssueStoreDataInt; -- In this case happens to be equal
         
         allowIssueStoreDataInt <= not (issuedStoreDataInt and issuedStoreDataFP);
         allowIssueStoreDataFP <= allowIssueStoreDataInt;
         
         -------------------------------------------  
            STAGE_I0_D0: entity work.GenericStage(Behavioral)
            generic map(
                COMPARE_TAG => '1'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                
                prevSending => sendingI0_E0,--sendingAlu,
                nextAccepting => '1',
                
                stageDataIn => slotI0_E0,--dataOutAlu,
                acceptingOut => open,
                sendingOut => sendingI0_D0,--sendingOutAluDelay,
                stageDataOut => slotI0_D0,--dataOutAluDelay,
                
                execEventSignal => '0',--execEventSignal,
                lateEventSignal => '0',
                execCausing => DEFAULT_INSTRUCTION_STATE--execCausing
            );           

            STAGE_M0_D0: entity work.GenericStage(Behavioral)
            generic map(
                COMPARE_TAG => '1'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                
                prevSending => sendingM0_E2i,
                nextAccepting => '1',
                
                stageDataIn => slotM0_E2i,
                acceptingOut => open,
                sendingOut => sendingM0_D0i,
                stageDataOut => slotM0_D0i,
                
                execEventSignal => '0',--execEventSignal,
                lateEventSignal => '0',
                execCausing => DEFAULT_INSTRUCTION_STATE--execCausing
            );        

            STAGE_M0_D0F: entity work.GenericStage(Behavioral)
            generic map(
                COMPARE_TAG => '1'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                
                prevSending => sendingM0_E2f,
                nextAccepting => '1',
                
                stageDataIn => slotM0_E2f,
                acceptingOut => open,
                sendingOut => sendingM0_D0f,
                stageDataOut => slotM0_D0f,
                
                execEventSignal => '0',--execEventSignal,
                lateEventSignal => '0',
                execCausing => DEFAULT_INSTRUCTION_STATE--execCausing
            );
            
            -- After FP_LOAD_DELAY
            STAGE_M0_D1F: entity work.GenericStage(Behavioral)
            generic map(
                COMPARE_TAG => '1'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                
                prevSending => sendingM0_D0f,
                nextAccepting => '1',
                
                stageDataIn => slotM0_D0f,
                acceptingOut => open,
                sendingOut => sendingM0_D1f,
                stageDataOut => slotM0_D1f,
                
                execEventSignal => '0',--execEventSignal,
                lateEventSignal => '0',
                execCausing => DEFAULT_INSTRUCTION_STATE--execCausing
            );

            STAGE_F0_D0: entity work.GenericStage(Behavioral)
            generic map(
                COMPARE_TAG => '1'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                
                prevSending => sendingF0_E2,--sendingAlu,
                nextAccepting => '1',
                
                stageDataIn => slotF0_E2,--dataOutAlu,
                acceptingOut => open,
                sendingOut => sendingF0_D0,--sendingOutAluDelay,
                stageDataOut => slotF0_D0,--dataOutAluDelay,
                
                execEventSignal => '0',--execEventSignal,
                lateEventSignal => '0',
                execCausing => DEFAULT_INSTRUCTION_STATE--execCausing
            );

                
            -- TEMP:
            SCHED_BLOCK: process(clk)
            begin
                if rising_edge(clk) then
                    assert (sendingI0_E0 and sendingM0_E2i) = '0' report "Int write queue conflict!" severity error;
                    memSubpipeSent <= sendingToAgu;
                    
                    fp0subpipeSelected <= sendingSelF0;
                end if;
            end process;
            
            lockIssueI0 <= memSubpipeSent;
            allowIssueI0 <= not lockIssueI0;
            
            -- TODO: issue locking for F0 subpipe - avoid WB collisions with FP load!
            lockIssueM0 <= fp0subpipeSelected;
            allowIssueM0 <= not lockIssueM0;
            
            lockIssueF0 <= '0';
            allowIssueF0 <= not lockIssueF0;
            
            -----
            
            sendingToIntWriteQueue <= sendingI0_E0 or sendingM0_E2i;
            dataToIntWriteQueue <= slotM0_E2i when sendingM0_E2i = '1' else slotI0_E0;
            
            INT_WRITE_QUEUE: entity work.GenericStage(Behavioral)
            generic map(
                COMPARE_TAG => '1'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                
                prevSending => sendingToIntWriteQueue,
                nextAccepting => '1',
                
                stageDataIn => dataToIntWriteQueue,
                acceptingOut => open,
                sendingOut => sendingToIntRF,
                stageDataOut => dataToIntRF,
                
                execEventSignal => '0',--execEventSignal,
                lateEventSignal => '0',
                execCausing => DEFAULT_INSTRUCTION_STATE--execCausing
            ); 
            
                    
         execOutputs1(0) <= (sendingI0_E0, slotI0_E0(0).ins);
         execOutputs1(2) <= mergePhysDests(slotM0_E2i(0), slotM0_E2f(0)); --  [dest := Int.dest | Float.dest];             
         execOutputs1(3) <= (sendingF0_E2, slotF0_E2(0).ins);
            
         -- TODO: include mem hit in 'full' flag! Should merge some info from Float path??
         
         execOutputs2(2) <= (dataToExecStoreValue.full, dataToExecStoreValue.ins);
    
         EXEC_OUTPUTS_VIEW: block
            signal execOutputsText1, execOutputsText2: InstructionTextArray(0 to 3);       
         begin
            execOutputsText1 <= insSlotArrayText(execOutputs1, '0');
            execOutputsText2 <= insSlotArrayText(execOutputs2, '0');            
         end block;
     
         regsSelI0 <= work.LogicRenaming.getPhysicalArgs((0 => ('1', slotSelI0.ins)));
         regsSelM0 <= work.LogicRenaming.getPhysicalArgs((0 => ('1', slotSelM0.ins)));        
            -- TEMP!
            regsSelS0 <= work.LogicRenaming.getPhysicalArgs((0 => ('1', dataToRegReadStoreValue.ins)));
          
          -- Forwarding network
		  fni.nextTagsM1 <= (0 => slotIssueI0.ins.physicalArgSpec.dest, 2 => slotM0_E1i(0).ins.physicalArgSpec.dest, others => (others => '0'));        
		  fni.nextTagsM2 <= (                                           2 => slotM0_E0(0).ins.physicalArgSpec.dest,  others => (others => '0'));
          fni.tags0 <= (execOutputs1(0).ins.physicalArgSpec.dest, execOutputs1(1).ins.physicalArgSpec.dest, slotM0_E2i(0).ins.physicalArgSpec.dest);
          fni.tags1 <= (0 => slotI0_D0(0).ins.physicalArgSpec.dest, 2 => slotM0_D0i(0).ins.physicalArgSpec.dest, others => (others => '0'));
          fni.values0 <= (execOutputs1(0).ins.result, execOutputs1(1).ins.result, execOutputs1(2).ins.result);
          fni.values1 <= (0 => slotI0_D0(0).ins.result, 2 => slotM0_D0i(0).ins.result, others => (others => '0'));                 
                
                       
            regsSelFS0 <= work.LogicRenaming.getPhysicalArgs((0 => ('1', dataToRegReadFloatStoreValue.ins)));
            regsSelF0 <= work.LogicRenaming.getPhysicalArgs((0 => ('1', slotIssueF0.ins)));

            -- NOTE: FP load path is 1 cycle longer, so different stages are involved here from those in Int datapath
            --      TODO: CHECK
            fniFloat.nextTagsM1 <= (0 => slotF0_E1(0).ins.physicalArgSpec.dest, 2 => slotM0_E2f(0).ins.physicalArgSpec.dest, others => (others => '0'));
            fniFloat.nextTagsM2 <= (0 => slotF0_E0(0).ins.physicalArgSpec.dest, 2 => slotM0_E1f(0).ins.physicalArgSpec.dest, others => (others => '0'));               
            fniFloat.tags0 <= (0 => slotF0_E2(0).ins.physicalArgSpec.dest, 2 => slotM0_D0f(0).ins.physicalArgSpec.dest, others => (others => '0'));
            fniFloat.tags1 <= (0 => slotF0_D0(0).ins.physicalArgSpec.dest, 2 => slotM0_D1f(0).ins.physicalArgSpec.dest, others => (others => '0'));
            fniFloat.values0 <= (0 => slotF0_E2(0).ins.result, 2 => slotM0_D0f(0).ins.result, others => (others => '0'));
            fniFloat.values1 <= (0 => slotF0_D0(0).ins.result, 2 => slotM0_D1f(0).ins.result, others => (others => '0'));
                

		 INT_REG_FILE: entity work.RegFile(Behavioral)
         generic map(WIDTH => 4, WRITE_WIDTH => 1)
         port map(
             clk => clk, reset => '0', en => '0',
                 
             writeAllow => sendingToIntRF,
             writeInput => dataToIntRF,
 
             readAllowVec => (others => '1'), -- TEMP!
             
             selectRead(0 to 2) => regsSelI0,--(others => (others => '0')),
             selectRead(3 to 5) => (others => (others => '0')),
             selectRead(6 to 8) => regsSelM0,
             selectRead(9 to 11) => regsSelS0,
             
             readValues(0 to 2) => regValsI0,--open,
             readValues(3 to 5) => regValsB,
             readValues(6 to 8) => regValsM0,                        
             readValues(9 to 11) => regValsS0            
         );
         
         INT_READY_TABLE: entity work.RegisterReadyTable(Behavioral)
         generic map(
             WRITE_WIDTH => 1
         )
         port map(
             clk => clk, reset => '0', en => '0', 
             
             sendingToReserve => frontLastSending,
             stageDataToReserve => frontDataLastLiving,
                 
             newPhysDests => newIntDests,    -- FOR MAPPING
             stageDataReserved => renamedDataLiving, --stageDataOutRename,
                 
             -- TODO: change to ins slot based
             writingMask(0) => sendingToIntRF,
             writingData(0) => dataToIntRF(0).ins,
             readyRegFlagsNext => readyRegFlagsNext -- FOR IQs
         );


            sendingToFloatWriteQueue <= sendingM0_E2f or sendingF0_E2; -- TEMP, TODO!
            dataToFloatWriteQueue <= slotM0_E2f when sendingM0_E2f = '1' else slotF0_E2;
            
            FLOAT_WRITE_QUEUE: entity work.GenericStage(Behavioral)
            generic map(
                COMPARE_TAG => '1'
            )
            port map(
                clk => clk, reset => '0', en => '0',
                
                prevSending => sendingToFloatWriteQueue,
                nextAccepting => '1',
                
                stageDataIn => dataToFloatWriteQueue,
                acceptingOut => open,
                sendingOut => sendingToFloatRF,
                stageDataOut => dataToFloatRF,
                
                execEventSignal => '0',--execEventSignal,
                lateEventSignal => '0',
                execCausing => DEFAULT_INSTRUCTION_STATE--execCausing
            );


		 FLOAT_REG_FILE: entity work.RegFile(Behavioral)
         generic map(IS_FP => true, WIDTH => 4, WRITE_WIDTH => 1)
         port map(
             clk => clk, reset => '0', en => '0',
                 
             writeAllow => sendingToFloatRF,
             writeInput => dataToFloatRF,
 
             readAllowVec => (others => '1'), -- TEMP!
             
             selectRead(0 to 2) => regsSelF0,
             selectRead(3 to 5) => (others => (others => '0')),
             selectRead(6 to 8) => (others => (others => '0')),--regsSelM0,
             selectRead(9 to 11) => regsSelFS0,
             
             readValues(0 to 2) => regValsF0,--open,
             readValues(3 to 5) => regValsFloatB,
             readValues(6 to 8) => regValsFloatC,                       
             readValues(9 to 11) => regValsFS0            
         );
         
         FLOAT_READY_TABLE: entity work.RegisterReadyTable(Behavioral)
         generic map(
             IS_FP => true, WRITE_WIDTH => 1
         )
         port map(
             clk => clk, reset => '0', en => '0', 
             
             sendingToReserve => frontLastSending,
             stageDataToReserve => frontDataLastLiving,
                 
             newPhysDests => newFloatDests,    -- FOR MAPPING
             stageDataReserved => renamedDataLivingFloat, --stageDataOutRename,
                 
             writingMask(0) => sendingToFloatRF,  
             writingData(0) => dataToFloatRF(0).ins,
             readyRegFlagsNext => readyFloatFlagsNext -- FOR IQs
         );

                  
         process(clk)
         begin
            if rising_edge(clk) then
                readyRegFlags <= readyRegFlagsNext;
                readyFloatFlags <= readyFloatFlagsNext;
            end if;
         end process;
         
         sysRegSending <= sysRegRead;
         
         VIEW: block
            signal issueTextI0, issueTextM0, issueTextSVI, issueTextSVF, issueTextF0: SchedEntryText;
            signal slotTextRegReadF0: SchedEntryText;            
            signal slotTextI0_E0, slotTextI0_E1, slotTextI0_E2, slotTextM0_E0, slotTextM0_E1i, slotTextM0_E2i, slotTextM0_E1f, slotTextM0_E2f: InstructionText;
         begin
            issueTextI0 <= getSchedStateText(slotIssueI0.state, slotIssueI0.full);
            issueTextM0 <= getSchedStateText(slotIssueM0.state, slotIssueM0.full);
            
            slotTextRegReadF0 <= getSchedStateText(slotRegReadF0.state, slotRegReadF0.full);

            slotTextI0_E0 <= insSlotArrayText(slotI0_E0, '0')(0);
            slotTextI0_E1 <= insSlotArrayText(slotI0_E1, '0')(0);
            slotTextI0_E2 <= insSlotArrayText(slotI0_E2, '0')(0);

            slotTextM0_E0 <= insSlotArrayText(slotM0_E0, '0')(0);
            slotTextM0_E1i <= insSlotArrayText(slotM0_E1i, '0')(0);
            slotTextM0_E1f <= insSlotArrayText(slotM0_E1f, '0')(0);
            slotTextM0_E2i <= insSlotArrayText(slotM0_E2i, '0')(0);
            slotTextM0_E2f <= insSlotArrayText(slotM0_E2f, '0')(0);
                                    
            -- TODO: add remaining stages of Exec area
         end block;
        
    end block;

    renamedDataToBQ <= setFullMask(renamedDataLiving, getBranchMask(renamedDataLiving));
    renamedDataToSQ <= setFullMask(renamedDataLivingMem, getStoreMask(renamedDataLivingMem));
    renamedDataToLQ <= setFullMask(renamedDataLivingMem, getLoadMask(renamedDataLivingMem));

    BRANCH_QUEUE: entity work.BranchQueue
	generic map(
		QUEUE_SIZE => 8
	)
	port map(
		clk => clk,
		reset => '0',
		en => '0',

		acceptingOut => open,
		almostFull => open,
		
		acceptingBr => bqAccepting,
		
		prevSending => renamedSending,
	    prevSendingBr => bpSending,
		dataIn => renamedDataToBQ,
		dataInBr => bpData,

        --- interface with Int Exec
		storeValueInput => bqUpdate,
		compareAddressInput => bqCompare,

		selectedDataOutput => bqSelected,
        ----

		committing => robSending, -- When ROB is sending so is BQ if it has corresponding branches
		robData => dataOutROB,
		groupCtrInc => commitGroupCtrInc,

		lateEventSignal => lateEventSignal,
		execEventSignal => execEventSignal,
		execCausing => execCausing,
		
		nextAccepting => commitAccepting,		
		sendingSQOut => bqSending,
		dataOutV => bqData
	);

    STORE_QUEUE: entity work.StoreQueue(Behavioral)
	generic map(
		QUEUE_SIZE => 8
	)
	port map(
		clk => clk,
		reset => '0',
		en => '0',

		acceptingOut => acceptingSQ,
		almostFull => almostFullSQ,
				
		prevSending => renamedSending,
		dataIn => renamedDataToSQ, -- !!!!!

        -- interface with Exec
		storeValueInput => sqValueInput, 
		compareAddressInput => sqAddressInput,
        compareTagInput => preAguTag,
                            
		selectedDataOutput => sqSelectedOutput,
        ------------

		committing => robSending,
		robData => dataOutROB,
		groupCtrInc => commitGroupCtrInc,

		lateEventSignal => lateEventSignal,
		execEventSignal => execEventSignal,
		execCausing => execCausing,
		
		nextAccepting => commitAccepting,		
		sendingSQOut => open,
		dataOutV => open,

        committedEmpty => sbEmpty,
        committedSending => sbSending,
        committedDataOut => dataFromSB
	);


    LOAD_QUEUE: entity work.StoreQueue(Behavioral)
	generic map(
		QUEUE_SIZE => 8,
		IS_LOAD_QUEUE => true
	)
	port map(
		clk => clk,
		reset => '0',
		en => '0',

		acceptingOut => acceptingLQ,
		almostFull => almostFullLQ,
				
		prevSending => renamedSending,
		dataIn => renamedDataToLQ, -- !!!!!

        -- interface with Exec
		storeValueInput => DEFAULT_INSTRUCTION_SLOT, 
		compareAddressInput => lqAddressInput,
        compareTagInput => preAguTag,
             
		selectedDataOutput => lqSelectedOutput,
        ----------------

		committing => robSending,
		robData => dataOutROB,
		groupCtrInc => commitGroupCtrInc,

		lateEventSignal => lateEventSignal,
		execEventSignal => execEventSignal,
		execCausing => execCausing,
		
		nextAccepting => commitAccepting,		
		sendingSQOut => open,
		dataOutV => open,

        committedEmpty => open,--sbEmpty,
        committedSending => open,--sbSending,
        committedDataOut => open --dataFromSB
	);

-----------------------------------------
----- Mem signals -----------------------
	MEMORY_INTERFACE: block
		signal sysStoreAddressW: Mword := (others => '0');
	begin
		doutadr <= dataFromSB(0).ins.target;
		dwrite <= sbSending and dataFromSB(0).full and isStoreMemOp(dataFromSB(0).ins);
		dout <= dataFromSB(0).ins.result;
	end block;
	
end Behavioral;
