<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="fr">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>StealthKitty:  Fichier source de stm32g4xx_ll_rcc.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">StealthKitty<span id="projectnumber">&#160;6.0</span>
   </div>
   <div id="projectbrief">Projet de Robotique en 3A ESE à l&#39;ENSEA</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Recherche" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Généré par Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32g4xx__ll__rcc_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Chargement...</div>
<div class="SRStatus" id="Searching">Recherche...</div>
<div class="SRStatus" id="NoMatches">Aucune correspondance</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32g4xx_ll_rcc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32g4xx__ll__rcc_8h.html">Aller à la documentation de ce fichier.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#ifndef STM32G4xx_LL_RCC_H</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#define STM32G4xx_LL_RCC_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="stm32g4xx_8h.html">stm32g4xx.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/* Defines used to perform offsets*/</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/* Offset used to access to RCC_CCIPR and RCC_CCIPR2 registers */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___private___constants.html#ga53d0a35120bb5c1cf1c71c5386b24d5d">   53</a></span><span class="preprocessor">#define RCC_OFFSET_CCIPR        0U</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___private___constants.html#ga4d2fb7fe1e8d4f2d83e4f23273b2a393">   54</a></span><span class="preprocessor">#define RCC_OFFSET_CCIPR2       0x14U</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>{</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  uint32_t SYSCLK_Frequency;        </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  uint32_t HCLK_Frequency;          </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  uint32_t PCLK1_Frequency;         </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  uint32_t PCLK2_Frequency;         </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>} LL_RCC_ClocksTypeDef;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#if !defined  (HSE_VALUE)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___o_s_c___v_a_l_u_e_s.html#gaeafcff4f57440c60e64812dddd13e7cb">  112</a></span><span class="preprocessor">#define HSE_VALUE    8000000U   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#if !defined  (HSI_VALUE)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___o_s_c___v_a_l_u_e_s.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">  116</a></span><span class="preprocessor">#define HSI_VALUE    16000000U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#if !defined  (LSE_VALUE)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___o_s_c___v_a_l_u_e_s.html#ga7bbb9d19e5189a6ccd0fb6fa6177d20d">  120</a></span><span class="preprocessor">#define LSE_VALUE    32768U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#endif </span><span class="comment">/* LSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#if !defined  (LSI_VALUE)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___o_s_c___v_a_l_u_e_s.html#ga4872023e65449c0506aac3ea6bec99e9">  124</a></span><span class="preprocessor">#define LSI_VALUE    32000U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#endif </span><span class="comment">/* LSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#if !defined  (HSI48_VALUE)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___o_s_c___v_a_l_u_e_s.html#ga47f01e5e3f2edfa94bf74c08835f3875">  128</a></span><span class="preprocessor">#define HSI48_VALUE  48000000U  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#endif </span><span class="comment">/* HSI48_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#if !defined  (EXTERNAL_CLOCK_VALUE)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___o_s_c___v_a_l_u_e_s.html#ga8c47c935e91e70569098b41718558648">  132</a></span><span class="preprocessor">#define EXTERNAL_CLOCK_VALUE    48000U     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#endif </span><span class="comment">/* EXTERNAL_CLOCK_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#gaf62645b7305c4b7c0e8f43836f927075">  143</a></span><span class="preprocessor">#define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga8af492f3a88a6040195384e0c27ed639">  144</a></span><span class="preprocessor">#define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga75eb5e9822dc2314edc5ef65e1f2703c">  145</a></span><span class="preprocessor">#define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga0bec8ce78d0f5b202159e02fa3f4fed1">  146</a></span><span class="preprocessor">#define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga3e635b8d0cf062853c318b53498426a1">  147</a></span><span class="preprocessor">#define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#gaaa5f6575a9b03cf3b5f066a1ebd7d9ef">  148</a></span><span class="preprocessor">#define LL_RCC_CICR_HSI48RDYC              RCC_CICR_HSI48RDYC   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga997b201d2784eb88c9e40deef1468192">  149</a></span><span class="preprocessor">#define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#gaa33806a206ee9d6e25075513935f3022">  150</a></span><span class="preprocessor">#define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga28562581c28d62b1b9aa00f84e8ce097">  159</a></span><span class="preprocessor">#define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga0980ee198a5c628ad28f4c00b9fc3c67">  160</a></span><span class="preprocessor">#define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga5355a729e1c5c17e29aca9cfef0369c6">  161</a></span><span class="preprocessor">#define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#gae5506993538e2e59f3d87fb35858d2f5">  162</a></span><span class="preprocessor">#define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#gaf897c749ec55407676df557b17c3648e">  163</a></span><span class="preprocessor">#define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#gaf5a397505e05758bf324fd933a87da88">  164</a></span><span class="preprocessor">#define LL_RCC_CIFR_HSI48RDYF              RCC_CIFR_HSI48RDYF   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#gac1733253879dff0f33c94f2ea0792a9b">  165</a></span><span class="preprocessor">#define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga976cca6ac0e4558ff84ba30001b573f8">  166</a></span><span class="preprocessor">#define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga15b98b8d5c857b7cb86d4a125a3a477b">  167</a></span><span class="preprocessor">#define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga2af1b23f4b08cf9ca8abf2c630d64bb4">  168</a></span><span class="preprocessor">#define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#gad01b9f469d3985f6b7d3d90efbff524c">  169</a></span><span class="preprocessor">#define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga76f16aff84b6188c0178344abd21c51e">  170</a></span><span class="preprocessor">#define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga442850372b77921e8d5988a99f100c90">  171</a></span><span class="preprocessor">#define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga7c46eaa5dd3d707822fa4217be4e5da9">  172</a></span><span class="preprocessor">#define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga6261a207b97f22b4a8beafc37d5f2a4a">  173</a></span><span class="preprocessor">#define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i_t.html#ga40e9b293bb6d780c259d807c4e2af176">  182</a></span><span class="preprocessor">#define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i_t.html#ga2ddd6f94dbdc668e9bfd8213b008d0f0">  183</a></span><span class="preprocessor">#define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i_t.html#ga7ee99db7606e2e4b15aea74ccefae6ee">  184</a></span><span class="preprocessor">#define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i_t.html#ga96fc00ae8335a0557ff19398ddb31879">  185</a></span><span class="preprocessor">#define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i_t.html#ga6dd5ff2b195264ed331113d3489e83df">  186</a></span><span class="preprocessor">#define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i_t.html#ga0f9334d6223801a08528b7a42332ae71">  187</a></span><span class="preprocessor">#define LL_RCC_CIER_HSI48RDYIE             RCC_CIER_HSI48RDYIE    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i_t.html#ga953a1adb8aa2b1b97406254c550f942a">  188</a></span><span class="preprocessor">#define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e.html#ga899d3b948284672b8253b9963538584d">  196</a></span><span class="preprocessor">#define LL_RCC_LSEDRIVE_LOW                0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e.html#gac0273a3571c9c7475ebd97e332a193f6">  197</a></span><span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e.html#ga404fe7bab9c93e3547237f39c27c29f7">  198</a></span><span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e.html#ga6cfd0ec70ed5626e428da0d2ed793e5c">  199</a></span><span class="preprocessor">#define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___l_s_c_o___c_l_k_s_o_u_r_c_e.html#ga0c9ef30624c3e6de16d656cd8c6b19d1">  207</a></span><span class="preprocessor">#define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___l_s_c_o___c_l_k_s_o_u_r_c_e.html#gad8a88632051b8aa3c8c49c38b8c7a3f2">  208</a></span><span class="preprocessor">#define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL            </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e.html#ga4340558f32a9cd1b5ad4953eef90bf65">  216</a></span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e.html#ga311d41bc162d539bd38d745deb878a05">  217</a></span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e.html#ga9afc95ef42b49164b87663a89312e7ac">  218</a></span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s.html#ga24710bf1b28cd90bb382687e108f8ed3">  226</a></span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s.html#gad11a38a680049fd44e212124ca69ead7">  227</a></span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s.html#ga0ce61c433f9dd47b049cde5c48affde8">  228</a></span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga2822f1b5e4e5823a07b727df599d6209">  236</a></span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#gac4881c3e70771c5f1d7ab767c2387269">  237</a></span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga55bf4a1e422f90d58563fdf6ca9d9080">  238</a></span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#gae3c29ccf5abd8504a88b1ce9134295ca">  239</a></span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#gaaa1397c2d0f4e72529f16e10d11c8a75">  240</a></span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga585ffbb05508b5740364d60e78e3b224">  241</a></span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga70d7c2bf339a001963e93d062c949bac">  242</a></span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga1c7c7959a1f7847c7827c65bfcad188f">  243</a></span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga9f84bdbc7b8f511e6aaff490ac07e713">  244</a></span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html#ga6b5b7c3a43aeda8f90ceb733343cd450">  252</a></span><span class="preprocessor">#define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html#gad8a57a2f6f86b6c7397d9ac166c16126">  253</a></span><span class="preprocessor">#define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html#ga1169e7d89bd094be53bf94b977f37e16">  254</a></span><span class="preprocessor">#define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html#ga299a18aba20c83e0033b8799a2dec357">  255</a></span><span class="preprocessor">#define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html#ga03796dedb27006a296938b3023b58b72">  256</a></span><span class="preprocessor">#define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html#ga7943edb9406cc5267c782e1d8e87dfbb">  264</a></span><span class="preprocessor">#define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html#ga3270a1aab160f79c6e0657583a89c7cf">  265</a></span><span class="preprocessor">#define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html#gae0deb2648c11fde50a6eec21a30a9da2">  266</a></span><span class="preprocessor">#define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html#ga1f03b4b4266803f12f764f7c7ee0e3e4">  267</a></span><span class="preprocessor">#define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html#ga499303a545fd5e63d349ab83a126b2ba">  268</a></span><span class="preprocessor">#define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html#gac6d27a5044eeff50dfc855a5b2c3c635">  276</a></span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html#gabb5d5d588294f802c487ad623fade53b">  277</a></span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html#ga8550bb95b1ec23ba2d9f0812dafb4a81">  278</a></span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html#ga1817b6d43b59f4748197a282155ab748">  279</a></span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html#gab309a28b7b2e43e73d42be0252e14f21">  280</a></span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html#ga8e863bb229ec4edbdb885ab92652b3e3">  281</a></span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSI              (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html#ga766a5226b5f104807979e97bac7cf562">  282</a></span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSE              (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html#ga8a2d9ac182e61c34ca9f4cb8689badd2">  283</a></span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_3                      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___m_c_o1___d_i_v.html#ga86260616d43262526712774c1296e4fc">  291</a></span><span class="preprocessor">#define LL_RCC_MCO1_DIV_1                  RCC_CFGR_MCOPRE_DIV1       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___m_c_o1___d_i_v.html#gaa622c2788270f0797d7909fb67417e6f">  292</a></span><span class="preprocessor">#define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___m_c_o1___d_i_v.html#gad4955433175aa1a1c3dd2560fcfa04e9">  293</a></span><span class="preprocessor">#define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___m_c_o1___d_i_v.html#ga27e0ffb2d158d6a77089afe4746556c9">  294</a></span><span class="preprocessor">#define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___m_c_o1___d_i_v.html#gaa4c4c6db14a37c490b4aa94b3ebbc928">  295</a></span><span class="preprocessor">#define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga4fe86c09929bf094c240503201250643">  314</a></span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_PCLK2      (RCC_CCIPR_USART1SEL &lt;&lt; 16U)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga66798a0cd20ee22d2250c2feec550cde">  315</a></span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga276c5d0672eb55f392e6914251103947">  316</a></span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_HSI        ((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#gaf760f039a46bf49ea7c38cc9e95c1cd2">  317</a></span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_LSE        ((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga291413ae464230071eb9dd95aca54f4a">  318</a></span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_PCLK1      (RCC_CCIPR_USART2SEL &lt;&lt; 16U)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga7eed7101518f6d0434c8860412aad1b9">  319</a></span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga3be8325622fa78a093a8689aa68af787">  320</a></span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_HSI        ((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga7785b8b34046a66f7547978d9de4ae6b">  321</a></span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_LSE        ((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#if defined(RCC_CCIPR_USART3SEL)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_PCLK1      (RCC_CCIPR_USART3SEL &lt;&lt; 16U)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | RCC_CCIPR_USART3SEL_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_HSI        ((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | RCC_CCIPR_USART3SEL_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_LSE        ((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | RCC_CCIPR_USART3SEL)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_USART3SEL */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#if defined(RCC_CCIPR_UART4SEL)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_PCLK1       (RCC_CCIPR_UART4SEL &lt;&lt; 16U)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART4SEL &lt;&lt; 16U) | RCC_CCIPR_UART4SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_HSI         ((RCC_CCIPR_UART4SEL &lt;&lt; 16U) | RCC_CCIPR_UART4SEL_1)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_LSE         ((RCC_CCIPR_UART4SEL &lt;&lt; 16U) | RCC_CCIPR_UART4SEL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART4SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#if defined(RCC_CCIPR_UART5SEL)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_PCLK1       (RCC_CCIPR_UART5SEL &lt;&lt; 16U)                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART5SEL &lt;&lt; 16U) | RCC_CCIPR_UART5SEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_HSI         ((RCC_CCIPR_UART5SEL &lt;&lt; 16U) | RCC_CCIPR_UART5SEL_1)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_LSE         ((RCC_CCIPR_UART5SEL &lt;&lt; 16U) | RCC_CCIPR_UART5SEL)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART5SEL */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e.html#gac7294b402d602c665ceb12f2f65f2483">  354</a></span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U                     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e.html#gabbc3f69ae413e1f3cd98dbf7cc1022e9">  355</a></span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e.html#ga13365e31cbed9cd0aeff881e798b91be">  356</a></span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e.html#ga43955e13ed54563d534e531d36c24db8">  357</a></span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL            </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#gaebb3f6d8c0ea369bb17ac9fa98e84688">  365</a></span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_PCLK1        (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U))                                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#gad5ae19abef47789b7f886bbdfd571fc7">  366</a></span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C1SEL_0 &gt;&gt; RCC_CCIPR_I2C1SEL_Pos))     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#ga83165a23f1391489a50e3ca8f84a15ee">  367</a></span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_HSI          (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C1SEL_1 &gt;&gt; RCC_CCIPR_I2C1SEL_Pos))     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#gaa012987331cebc15d45525cb992d300a">  368</a></span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_PCLK1        (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U))                                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#ga099101d8101e141bd70540f8a336234a">  369</a></span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_SYSCLK       (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C2SEL_0 &gt;&gt; RCC_CCIPR_I2C2SEL_Pos))     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#gaa7166bb4312462a2328cce12b4aa5f99">  370</a></span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_HSI          (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C2SEL_1 &gt;&gt; RCC_CCIPR_I2C2SEL_Pos))     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#gab04d84ceeddb472ce90912520c37b141">  371</a></span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_PCLK1        (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U))                                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#ga98e9e50df7787f577f9aa7f024734019">  372</a></span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C3SEL_0 &gt;&gt; RCC_CCIPR_I2C3SEL_Pos))     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#gad1e3bd98756229b5ead59109698ed1cf">  373</a></span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_HSI          (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C3SEL_1 &gt;&gt; RCC_CCIPR_I2C3SEL_Pos))     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor">#if defined(RCC_CCIPR2_I2C4SEL)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_PCLK1        (((uint32_t)RCC_OFFSET_CCIPR2 &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR2_I2C4SEL_Pos &lt;&lt; 16U))                                                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_SYSCLK       (((uint32_t)RCC_OFFSET_CCIPR2 &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR2_I2C4SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR2_I2C4SEL_0 &gt;&gt; RCC_CCIPR2_I2C4SEL_Pos)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_HSI          (((uint32_t)RCC_OFFSET_CCIPR2 &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR2_I2C4SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR2_I2C4SEL_1 &gt;&gt; RCC_CCIPR2_I2C4SEL_Pos)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_I2C4SEL */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e.html#ga3092db8be696297c68aa6a8d19c4d06d">  386</a></span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      0x00000000U                                            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e.html#gaf5e1584d7936a1c6baed7858a0ba119d">  387</a></span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSI        RCC_CCIPR_LPTIM1SEL_0                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e.html#gae54303cbedfd73fe83c6f72c4a5ce27d">  388</a></span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_HSI        RCC_CCIPR_LPTIM1SEL_1                                  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e.html#ga7c3ced535541f80d641577ceb79eec53">  389</a></span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSE        RCC_CCIPR_LPTIM1SEL                                    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e.html#ga4e7f90409a78845f526a4d67fe5d9ced">  397</a></span><span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_SYSCLK       0x00000000U                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e.html#ga663591967a3710c1ff56f8d3d3d86fcf">  398</a></span><span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLL          RCC_CCIPR_SAI1SEL_0                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e.html#gae0504a7d07a1f2a4011853532faf548a">  399</a></span><span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PIN          RCC_CCIPR_SAI1SEL_1                                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e.html#ga38d5f7aec83cf8ad0dc7ca847458e7c7">  400</a></span><span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_HSI          (RCC_CCIPR_SAI1SEL_0 | RCC_CCIPR_SAI1SEL_1)           </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e.html#ga08173bc0d173fc5b6c66f5455785b7f8">  408</a></span><span class="preprocessor">#define LL_RCC_I2S_CLKSOURCE_SYSCLK       0x00000000U                                          </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e.html#gab9097da0ef4c1503e8379c55a2c61594">  409</a></span><span class="preprocessor">#define LL_RCC_I2S_CLKSOURCE_PLL          RCC_CCIPR_I2S23SEL_0                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e.html#gadcdba2c1cfe379e2f293e4c02ff0e06d">  410</a></span><span class="preprocessor">#define LL_RCC_I2S_CLKSOURCE_PIN          RCC_CCIPR_I2S23SEL_1                                 </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e.html#ga5041b0a62b6756ff24c4337807b02715">  411</a></span><span class="preprocessor">#define LL_RCC_I2S_CLKSOURCE_HSI          (RCC_CCIPR_I2S23SEL_0 | RCC_CCIPR_I2S23SEL_1)        </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#if defined(FDCAN1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">#define LL_RCC_FDCAN_CLKSOURCE_HSE        0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#define LL_RCC_FDCAN_CLKSOURCE_PLL        RCC_CCIPR_FDCANSEL_0    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">#define LL_RCC_FDCAN_CLKSOURCE_PCLK1      RCC_CCIPR_FDCANSEL_1    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">#endif </span><span class="comment">/* FDCAN1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e.html#gac70000dea429cd40b0303d0ee880bdec">  431</a></span><span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_HSI48        0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e.html#gaf710716936f5198993f89396e0c471f6">  432</a></span><span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_PLL          RCC_CCIPR_CLK48SEL_1    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___u_s_b___c_l_k_s_o_u_r_c_e.html#ga33c7f3c683c91ec72de82ea39551a98b">  440</a></span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_HSI48        0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___u_s_b___c_l_k_s_o_u_r_c_e.html#gae25eb33372dd9f834d460a6601e48f3e">  441</a></span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL          RCC_CCIPR_CLK48SEL_1    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___a_d_c___c_l_k_s_o_u_r_c_e.html#ga4560e972d30fe1dc2ed644a08e034ae5">  449</a></span><span class="preprocessor">#define LL_RCC_ADC12_CLKSOURCE_NONE        (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_ADC12SEL_Pos &lt;&lt; 16U))                                                       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___a_d_c___c_l_k_s_o_u_r_c_e.html#gafa929622b61e69f650be0f52b6ee53aa">  450</a></span><span class="preprocessor">#define LL_RCC_ADC12_CLKSOURCE_PLL         (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_ADC12SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_ADC12SEL_0 &gt;&gt; RCC_CCIPR_ADC12SEL_Pos))    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___a_d_c___c_l_k_s_o_u_r_c_e.html#gae1b33c3d55a46d7b9d720609ef16c2ac">  451</a></span><span class="preprocessor">#define LL_RCC_ADC12_CLKSOURCE_SYSCLK      (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_ADC12SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_ADC12SEL_1 &gt;&gt; RCC_CCIPR_ADC12SEL_Pos))    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#if defined(RCC_CCIPR_ADC345SEL)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor">#define LL_RCC_ADC345_CLKSOURCE_NONE       (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_ADC345SEL_Pos &lt;&lt; 16U))                                                      </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor">#define LL_RCC_ADC345_CLKSOURCE_PLL        (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_ADC345SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_ADC345SEL_0 &gt;&gt; RCC_CCIPR_ADC345SEL_Pos)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="preprocessor">#define LL_RCC_ADC345_CLKSOURCE_SYSCLK     (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_ADC345SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_ADC345SEL_1 &gt;&gt; RCC_CCIPR_ADC345SEL_Pos)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_ADC345SEL */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___q_u_a_d_s_p_i.html#ga9b4efad2b293a303a5d97e811f6477d3">  464</a></span><span class="preprocessor">#define LL_RCC_QUADSPI_CLKSOURCE_SYSCLK    0x00000000U              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___q_u_a_d_s_p_i.html#gab379404617e4368437f1f1ab2d6cfcaa">  465</a></span><span class="preprocessor">#define LL_RCC_QUADSPI_CLKSOURCE_HSI       RCC_CCIPR2_QSPISEL_0     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___q_u_a_d_s_p_i.html#ga4ccc6fb42056a1dbf578f8d88d303b79">  466</a></span><span class="preprocessor">#define LL_RCC_QUADSPI_CLKSOURCE_PLL       RCC_CCIPR2_QSPISEL_1     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___u_s_a_r_tx.html#ga5c96124e7cbc14a822f6cb241063fdad">  475</a></span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___u_s_a_r_tx.html#ga57e5ecf906c6ade45dffef3eb0ca550a">  476</a></span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#if defined(RCC_CCIPR_USART3SEL)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE            RCC_CCIPR_USART3SEL </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_USART3SEL */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">#if defined(RCC_CCIPR_UART4SEL)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE             RCC_CCIPR_UART4SEL </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART4SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="preprocessor">#if defined(RCC_CCIPR_UART5SEL)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE             RCC_CCIPR_UART5SEL </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART5SEL */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___l_p_u_a_r_t1.html#gafb52e064b43191d283c24c9d366bae9a">  500</a></span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i2_c1.html#ga72df97420055d5d5546bc52061598174">  508</a></span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE              (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C1SEL &gt;&gt; RCC_CCIPR_I2C1SEL_Pos)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i2_c1.html#ga5816937d2fa5ac094dd9709bf85d967d">  509</a></span><span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE              (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C2SEL &gt;&gt; RCC_CCIPR_I2C2SEL_Pos)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="preprocessor">#if defined(RCC_CCIPR_I2C3SEL)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE              (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C3SEL &gt;&gt; RCC_CCIPR_I2C3SEL_Pos)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_I2C3SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">#if defined(RCC_CCIPR2_I2C4SEL)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE              (((uint32_t)RCC_OFFSET_CCIPR2 &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR2_I2C4SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR2_I2C4SEL &gt;&gt; RCC_CCIPR2_I2C4SEL_Pos)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_I2C4SEL */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___l_p_t_i_m1.html#gadc8039feccb66b96dfc6f3d0b565d1aa">  523</a></span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___s_a_i1.html#ga8a282a66e82a7061300c17059092a3b3">  531</a></span><span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE              RCC_CCIPR_SAI1SEL </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___i2_s.html#gabc892b89c354c34c3430b404133c6eee">  539</a></span><span class="preprocessor">#define LL_RCC_I2S_CLKSOURCE              RCC_CCIPR_I2S23SEL </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="preprocessor">#if defined(FDCAN1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="preprocessor">#define LL_RCC_FDCAN_CLKSOURCE             RCC_CCIPR_FDCANSEL </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="preprocessor">#endif </span><span class="comment">/* FDCAN1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___r_n_g.html#gae0563c6368dc43e41277245997560305">  558</a></span><span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_CLK48SEL </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___u_s_b.html#ga25d005ab85fc2bacd3809c2b7088666d">  566</a></span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE               RCC_CCIPR_CLK48SEL </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___a_d_c.html#ga45d6fb9f7572ced4413683d7b9c2e330">  574</a></span><span class="preprocessor">#define LL_RCC_ADC12_CLKSOURCE             (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_ADC12SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_ADC12SEL &gt;&gt; RCC_CCIPR_ADC12SEL_Pos))    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">#if defined(RCC_CCIPR_ADC345SEL_Pos)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="preprocessor">#define LL_RCC_ADC345_CLKSOURCE            (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_ADC345SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_ADC345SEL &gt;&gt; RCC_CCIPR_ADC345SEL_Pos)) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_ADC345SEL_Pos */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___q_u_a_d_s_p_i.html#ga6eeb8b676e03f6b61d65c900f599719a">  585</a></span><span class="preprocessor">#define LL_RCC_QUADSPI_CLKSOURCE           RCC_CCIPR2_QSPISEL    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e.html#ga5231fb190792c1c832cb7ad07ab8a7da">  593</a></span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e.html#ga4e641ca38144e8364554ce6a6aa5b4cf">  594</a></span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e.html#gad8f4b2bff521954b051e908a6cf7d0d6">  595</a></span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e.html#ga92c414fab818fd02c1113d328c5fab4e">  596</a></span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga90a71ed6ed4b44a5b6ad271fd8b6c570">  605</a></span><span class="preprocessor">#define LL_RCC_PLLSOURCE_NONE              0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga709a71b78d39545b3eb3fcbf0cb72ff8">  606</a></span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga1016d09eeee6f436b77fc117a9c67ffb">  607</a></span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gabebea61bf9311026af93837f6b4edc2b">  615</a></span><span class="preprocessor">#define LL_RCC_PLLM_DIV_1                  0x00000000U                                                                           </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gac24f9fd7bd4b98cfd66e6439d8ea6468">  616</a></span><span class="preprocessor">#define LL_RCC_PLLM_DIV_2                  RCC_PLLCFGR_PLLM_0                                                                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga84c779907aef2a45b744187bfaa5a7ac">  617</a></span><span class="preprocessor">#define LL_RCC_PLLM_DIV_3                  RCC_PLLCFGR_PLLM_1                                                                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0c370c08ce98f8025cc122d3453ba72e">  618</a></span><span class="preprocessor">#define LL_RCC_PLLM_DIV_4                  (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)                                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gad2bc0d39cf3bf69c75be87bf94c68fb9">  619</a></span><span class="preprocessor">#define LL_RCC_PLLM_DIV_5                  RCC_PLLCFGR_PLLM_2                                                                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga29223ad8f6ab1fbcda8cc303b4d22f37">  620</a></span><span class="preprocessor">#define LL_RCC_PLLM_DIV_6                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)                                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf7d3200118b71984e365f868a9ecf4fe">  621</a></span><span class="preprocessor">#define LL_RCC_PLLM_DIV_7                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)                                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gacc20d37373e295e42048a50f71f5d337">  622</a></span><span class="preprocessor">#define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa13233eefc6d1f17cc8e7c9093362026">  623</a></span><span class="preprocessor">#define LL_RCC_PLLM_DIV_9                  RCC_PLLCFGR_PLLM_3                                                                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga94c363b53c77ffec11cab0dfe3b4d163">  624</a></span><span class="preprocessor">#define LL_RCC_PLLM_DIV_10                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0)                                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga1499bff2e796ed9791f2a1882d6edde7">  625</a></span><span class="preprocessor">#define LL_RCC_PLLM_DIV_11                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1)                                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf714b0704e3a58639f7a22adcca0255d">  626</a></span><span class="preprocessor">#define LL_RCC_PLLM_DIV_12                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga8acbd833732976d12555631478208ec4">  627</a></span><span class="preprocessor">#define LL_RCC_PLLM_DIV_13                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2)                                             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaeec81f5619ee987139148bed80eee61a">  628</a></span><span class="preprocessor">#define LL_RCC_PLLM_DIV_14                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gab48bc188d9a40159a287bc14d05c5dc9">  629</a></span><span class="preprocessor">#define LL_RCC_PLLM_DIV_15                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0d0c0f311ad441943661a8cf2f354a24">  630</a></span><span class="preprocessor">#define LL_RCC_PLLM_DIV_16                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)   </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html#gac27e19980121da34c0eedd414bd22124">  638</a></span><span class="preprocessor">#define LL_RCC_PLLR_DIV_2                  0x00000000U            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html#gaff60dae6a7b530aa26b8712d22f002f5">  639</a></span><span class="preprocessor">#define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_0)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html#ga58c29e7d62eeb6c59a42771b5ee921f4">  640</a></span><span class="preprocessor">#define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_1)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html#ga9d01c19cdf626ae6055fada37a65d079">  641</a></span><span class="preprocessor">#define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)     </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga3edf8c5068934ce4c6e0dba896ba08d3">  649</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLPDIV_1)                                              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga5aa963724bf2bf600b0bbcf84234af21">  650</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga56b3badb5b903f446602242beec4719e">  651</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLPDIV_2)                                              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaa8fe0b27fb5ab96469437702b3dbf361">  652</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga46c4368f091fad0c985a572a090f2248">  653</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga756034d29371e52379a88565b84e7391">  654</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga334f469572145faafd7f209bdcb95127">  655</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLPDIV_3)                                              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga89b9dd1778b4a1c69ac204a9ca3a52b2">  656</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga8adc785b325a8d9ace5806b0af73240c">  657</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga9e40ede643bedc75c2d0ec4cd699d575">  658</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gab5c8f949e49e6d0c26a31d22e575e81b">  659</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga4dc355ebaea666e9c88197d749aa1763">  660</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gacd556a5a065fc9750c59acd3cd1b7dbf">  661</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaf9dcbe3e9baadd67c651bf74a18b9629">  662</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gac7916a4363fcf740781c9f20d0033a4a">  663</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLPDIV_4)                                              </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga2f87bf6c3c509434b412a841f09142fc">  664</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_0)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga9936cac6a0beac587c928deb58053617">  665</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gabffbca59cef0f982296001ec00d6592e">  666</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gabd528c007e7a9b4803b7e1fab13b5a7d">  667</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga5301fed4a08424e8589a54a95db3cd29">  668</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaca0519b243160cd3f364112aea262de2">  669</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga2b1864ab87b3128548191d845b5f3ded">  670</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga4f669eced056a53ad18283ec3660da10">  671</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3)                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga5dc9c10b862e0e6bf5a1a7732abf1d36">  672</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga36dc00779f2c1290bb46925b165d5a5a">  673</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gab8e5921f9c0dee5e5ca60ad66e299ce7">  674</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaccc3b67761a26d889b5e8648a8f1aaca">  675</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga08224042cb020fbe18004ea898fdc061">  676</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaf4e8ebaf6c1fed2ec606204115915425">  677</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga1aa1846ce0b2537e766ffbdc44ce73a5">  678</a></span><span class="preprocessor">#define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gaf38bd2100e9509177cd2547beaae71a8">  686</a></span><span class="preprocessor">#define LL_RCC_PLLQ_DIV_2                  0x00000000U             </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga02e6914db7c67fc460a128c564248b37">  687</a></span><span class="preprocessor">#define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_0)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga16712e41719abb2e1dd05b5e1c61351d">  688</a></span><span class="preprocessor">#define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_1)    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gaab501e88c2532da4b353cbcacb6e3f35">  689</a></span><span class="preprocessor">#define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)      </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gaa75e228b3f74b4da38f930d3a9fb23d8">  713</a></span><span class="preprocessor">#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC-&gt;__REG__, __VALUE__)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gad6ed2d949e3add7bf8dd292f2194d80e">  720</a></span><span class="preprocessor">#define LL_RCC_ReadReg(__REG__) READ_REG(RCC-&gt;__REG__)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span></div>
<div class="foldopen" id="foldopen00759" data-start="" data-end="">
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gaece6f01c8d2eb19007c7c206421b41f1">  759</a></span><span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) / \</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="preprocessor">                   ((((__PLLR__) &gt;&gt; RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U))</span></div>
</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span></div>
<div class="foldopen" id="foldopen00819" data-start="" data-end="">
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gac79745c8240aa1116b0ef05c828b7bed">  819</a></span><span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) / \</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="preprocessor">                   ((__PLLP__) &gt;&gt; RCC_PLLCFGR_PLLPDIV_Pos))</span></div>
</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span></div>
<div class="foldopen" id="foldopen00852" data-start="" data-end="">
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gacdeec592d0ce229c48871deedf5b5a95">  852</a></span><span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) / \</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="preprocessor">                   ((((__PLLQ__) &gt;&gt; RCC_PLLCFGR_PLLQ_Pos) + 1U) &lt;&lt; 1U))</span></div>
</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#ga49278d42cf8bff0cb67906156cddd42c">  870</a></span><span class="preprocessor">#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__,__AHBPRESCALER__) ((__SYSCLKFREQ__) &gt;&gt; (AHBPrescTable[((__AHBPRESCALER__) &amp; RCC_CFGR_HPRE) &gt;&gt;  RCC_CFGR_HPRE_Pos] &amp; 0x1FU))</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gae2ec8161a253e802118432ec9ca5422c">  883</a></span><span class="preprocessor">#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) &gt;&gt; (APBPrescTable[(__APB1PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE1_Pos] &amp; 0x1FU))</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#ga67c9b1b48e2b3391c1c9d3d88c9f96f5">  896</a></span><span class="preprocessor">#define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) &gt;&gt; (APBPrescTable[(__APB2PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE2_Pos] &amp; 0x1FU))</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span> </div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span></div>
<div class="foldopen" id="foldopen00920" data-start="{" data-end="}">
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_e.html#gac9185c0d34b7774d5c5b96c2799ae776">  920</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_e.html#gac9185c0d34b7774d5c5b96c2799ae776">LL_RCC_HSE_EnableCSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>{</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>);</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>}</div>
</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span></div>
<div class="foldopen" id="foldopen00930" data-start="{" data-end="}">
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_e.html#gabe89f332b1d8d6be385e0ac742102faf">  930</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_e.html#gabe89f332b1d8d6be385e0ac742102faf">LL_RCC_HSE_EnableBypass</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>{</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>}</div>
</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span></div>
<div class="foldopen" id="foldopen00940" data-start="{" data-end="}">
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_e.html#ga3ff0a43387450b9e82bdc850c3d85c77">  940</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_e.html#ga3ff0a43387450b9e82bdc850c3d85c77">LL_RCC_HSE_DisableBypass</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>{</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>}</div>
</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span></div>
<div class="foldopen" id="foldopen00950" data-start="{" data-end="}">
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_e.html#ga03f1df72bbbe1079a10d290e01797afc">  950</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_e.html#ga03f1df72bbbe1079a10d290e01797afc">LL_RCC_HSE_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>{</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>}</div>
</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span></div>
<div class="foldopen" id="foldopen00960" data-start="{" data-end="}">
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_e.html#gacb26387b241a14f93d1d8310aff74078">  960</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_e.html#gacb26387b241a14f93d1d8310aff74078">LL_RCC_HSE_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>{</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>}</div>
</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span></div>
<div class="foldopen" id="foldopen00970" data-start="{" data-end="}">
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_e.html#ga6e974a4c506e1983f3cc34031473037e">  970</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_e.html#ga6e974a4c506e1983f3cc34031473037e">LL_RCC_HSE_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>{</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>}</div>
</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span></div>
<div class="foldopen" id="foldopen00989" data-start="{" data-end="}">
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i.html#ga69fc96a7bd05f2d221c8c57ade09cde5">  989</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_i.html#ga69fc96a7bd05f2d221c8c57ade09cde5">LL_RCC_HSI_EnableInStopMode</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>{</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>);</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>}</div>
</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span></div>
<div class="foldopen" id="foldopen00999" data-start="{" data-end="}">
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i.html#ga38d4fd158c616677a19398a9ace73706">  999</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_i.html#ga38d4fd158c616677a19398a9ace73706">LL_RCC_HSI_DisableInStopMode</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>{</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>);</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>}</div>
</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span></div>
<div class="foldopen" id="foldopen01009" data-start="{" data-end="}">
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i.html#ga7df3a3681aaf5d6fffc190698e66fbc6"> 1009</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_i.html#ga7df3a3681aaf5d6fffc190698e66fbc6">LL_RCC_HSI_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>{</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>}</div>
</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span></div>
<div class="foldopen" id="foldopen01019" data-start="{" data-end="}">
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i.html#ga7378e93867ba13383054e284b8ec4b46"> 1019</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_i.html#ga7378e93867ba13383054e284b8ec4b46">LL_RCC_HSI_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>{</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>}</div>
</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span></div>
<div class="foldopen" id="foldopen01029" data-start="{" data-end="}">
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i.html#ga80b799f34d7a32793c6298c66034e65f"> 1029</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_i.html#ga80b799f34d7a32793c6298c66034e65f">LL_RCC_HSI_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>{</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>}</div>
</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span></div>
<div class="foldopen" id="foldopen01041" data-start="{" data-end="}">
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i.html#ga944e422d8e8429f77f68216f00017cd1"> 1041</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_i.html#ga944e422d8e8429f77f68216f00017cd1">LL_RCC_HSI_GetCalibration</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>{</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b">RCC_ICSCR_HSICAL</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>);</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>}</div>
</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span></div>
<div class="foldopen" id="foldopen01055" data-start="{" data-end="}">
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i.html#gae8cfa820b4109a38cad940831419719d"> 1055</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_i.html#gae8cfa820b4109a38cad940831419719d">LL_RCC_HSI_SetCalibTrimming</a>(uint32_t Value)</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>{</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>, Value &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>);</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>}</div>
</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span></div>
<div class="foldopen" id="foldopen01065" data-start="{" data-end="}">
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i.html#gaf5a3798ae9bf99631ec710e5e5978d4e"> 1065</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_i.html#gaf5a3798ae9bf99631ec710e5e5978d4e">LL_RCC_HSI_GetCalibTrimming</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>{</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>);</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>}</div>
</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span></div>
<div class="foldopen" id="foldopen01083" data-start="{" data-end="}">
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i48.html#gae500243e0a9ac7fe177b6c72d03ee84f"> 1083</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_i48.html#gae500243e0a9ac7fe177b6c72d03ee84f">LL_RCC_HSI48_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>{</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CRRCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga20addbd1cf09917e081bd3cb0280c41e">RCC_CRRCR_HSI48ON</a>);</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>}</div>
</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span></div>
<div class="foldopen" id="foldopen01093" data-start="{" data-end="}">
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i48.html#gad134aeb01e6a2f522027eee74861fee2"> 1093</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_i48.html#gad134aeb01e6a2f522027eee74861fee2">LL_RCC_HSI48_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>{</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CRRCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga20addbd1cf09917e081bd3cb0280c41e">RCC_CRRCR_HSI48ON</a>);</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>}</div>
</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span></div>
<div class="foldopen" id="foldopen01103" data-start="{" data-end="}">
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i48.html#gad4fe802f294ffda3cc71d997f77b4e85"> 1103</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_i48.html#gad4fe802f294ffda3cc71d997f77b4e85">LL_RCC_HSI48_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>{</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CRRCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab72447408a3717dfabcde1f577d336f3">RCC_CRRCR_HSI48RDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab72447408a3717dfabcde1f577d336f3">RCC_CRRCR_HSI48RDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>}</div>
</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span></div>
<div class="foldopen" id="foldopen01113" data-start="{" data-end="}">
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___h_s_i48.html#gacdadc0acb74e9fe44000b0b9ffe89d25"> 1113</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___h_s_i48.html#gacdadc0acb74e9fe44000b0b9ffe89d25">LL_RCC_HSI48_GetCalibration</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>{</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CRRCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7ded016a4d2c8fa1f96dcc4e353d8138">RCC_CRRCR_HSI48CAL</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53e576cf6ef12380199803654b9afd52">RCC_CRRCR_HSI48CAL_Pos</a>);</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>}</div>
</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span></div>
<div class="foldopen" id="foldopen01131" data-start="{" data-end="}">
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#ga936246430a6af1b5655b1b7c9173c36a"> 1131</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_e.html#ga936246430a6af1b5655b1b7c9173c36a">LL_RCC_LSE_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>{</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>}</div>
</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span></div>
<div class="foldopen" id="foldopen01141" data-start="{" data-end="}">
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#ga2d7d65f46d5f2a53e20aee053a20e432"> 1141</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_e.html#ga2d7d65f46d5f2a53e20aee053a20e432">LL_RCC_LSE_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>{</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>}</div>
</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span></div>
<div class="foldopen" id="foldopen01151" data-start="{" data-end="}">
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#ga6549e6703b0b96fc154f7b014961f890"> 1151</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_e.html#ga6549e6703b0b96fc154f7b014961f890">LL_RCC_LSE_EnableBypass</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>{</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>}</div>
</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span></div>
<div class="foldopen" id="foldopen01161" data-start="{" data-end="}">
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#gae6dd89879b0a57f02d7fea00ed894844"> 1161</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_e.html#gae6dd89879b0a57f02d7fea00ed894844">LL_RCC_LSE_DisableBypass</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>{</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>}</div>
</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span></div>
<div class="foldopen" id="foldopen01177" data-start="{" data-end="}">
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#gaf7fa11426f1ecc40dfbe1b2b7b253876"> 1177</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_e.html#gaf7fa11426f1ecc40dfbe1b2b7b253876">LL_RCC_LSE_SetDriveCapability</a>(uint32_t LSEDrive)</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>{</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>, LSEDrive);</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>}</div>
</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span></div>
<div class="foldopen" id="foldopen01191" data-start="{" data-end="}">
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#ga88c81420b7f4d8f799aeee46785511df"> 1191</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_e.html#ga88c81420b7f4d8f799aeee46785511df">LL_RCC_LSE_GetDriveCapability</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>{</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>));</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>}</div>
</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span></div>
<div class="foldopen" id="foldopen01201" data-start="{" data-end="}">
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#gaf9fd67e99fb33e348169a8a79862e9ef"> 1201</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_e.html#gaf9fd67e99fb33e348169a8a79862e9ef">LL_RCC_LSE_EnableCSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>{</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a>);</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>}</div>
</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span></div>
<div class="foldopen" id="foldopen01213" data-start="{" data-end="}">
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#ga7a021c25347c18d772f9d2643897578b"> 1213</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_e.html#ga7a021c25347c18d772f9d2643897578b">LL_RCC_LSE_DisableCSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>{</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a>);</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>}</div>
</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span></div>
<div class="foldopen" id="foldopen01223" data-start="{" data-end="}">
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#gae7753068082fb56a76c8dd718d8ab7c1"> 1223</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_e.html#gae7753068082fb56a76c8dd718d8ab7c1">LL_RCC_LSE_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>{</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>}</div>
</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span></div>
<div class="foldopen" id="foldopen01233" data-start="{" data-end="}">
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_e.html#gaffd858ce9856a68d2d893cf75f37745f"> 1233</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_e.html#gaffd858ce9856a68d2d893cf75f37745f">LL_RCC_LSE_IsCSSDetected</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>{</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga309cd200707f6f378f1370aa6d777d4e">RCC_BDCR_LSECSSD</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga309cd200707f6f378f1370aa6d777d4e">RCC_BDCR_LSECSSD</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>}</div>
</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span></div>
<div class="foldopen" id="foldopen01251" data-start="{" data-end="}">
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_i.html#ga4165b73b9d05a0b0ebf283acc6db2f35"> 1251</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_i.html#ga4165b73b9d05a0b0ebf283acc6db2f35">LL_RCC_LSI_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>{</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>}</div>
</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span></div>
<div class="foldopen" id="foldopen01261" data-start="{" data-end="}">
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_i.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b"> 1261</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_i.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">LL_RCC_LSI_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>{</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>}</div>
</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span></div>
<div class="foldopen" id="foldopen01271" data-start="{" data-end="}">
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_i.html#gaa7661c6b0a8edd9d0f4466b22b11aae2"> 1271</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_i.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">LL_RCC_LSI_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>{</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>}</div>
</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span></div>
<div class="foldopen" id="foldopen01289" data-start="{" data-end="}">
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga2f1577e2f8d09be3181b65e0c05b9beb"> 1289</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga2f1577e2f8d09be3181b65e0c05b9beb">LL_RCC_LSCO_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>{</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab489bcd8bef87f479cdcc3802240aa0a">RCC_BDCR_LSCOEN</a>);</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>}</div>
</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span></div>
<div class="foldopen" id="foldopen01299" data-start="{" data-end="}">
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga0c03ff9010071adf2196caa5b55e9d7b"> 1299</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga0c03ff9010071adf2196caa5b55e9d7b">LL_RCC_LSCO_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>{</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab489bcd8bef87f479cdcc3802240aa0a">RCC_BDCR_LSCOEN</a>);</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>}</div>
</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span></div>
<div class="foldopen" id="foldopen01312" data-start="{" data-end="}">
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga4a5c131f74a18545e4cd993ac5ec2a37"> 1312</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga4a5c131f74a18545e4cd993ac5ec2a37">LL_RCC_LSCO_SetSource</a>(uint32_t Source)</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>{</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga55399cf055b6581bc74be6059cab2cf0">RCC_BDCR_LSCOSEL</a>, Source);</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>}</div>
</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span></div>
<div class="foldopen" id="foldopen01324" data-start="{" data-end="}">
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga9012b6d17ca8d8993dd543c55bc3517a"> 1324</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga9012b6d17ca8d8993dd543c55bc3517a">LL_RCC_LSCO_GetSource</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span>{</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga55399cf055b6581bc74be6059cab2cf0">RCC_BDCR_LSCOSEL</a>));</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>}</div>
</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span></div>
<div class="foldopen" id="foldopen01346" data-start="{" data-end="}">
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___system.html#gade07cf0061a8196c45276d7d87caa74e"> 1346</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___system.html#gade07cf0061a8196c45276d7d87caa74e">LL_RCC_SetSysClkSource</a>(uint32_t Source)</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>{</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, Source);</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>}</div>
</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span></div>
<div class="foldopen" id="foldopen01359" data-start="{" data-end="}">
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___system.html#ga46141696cad09a131c4a0d6d799269aa"> 1359</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___system.html#ga46141696cad09a131c4a0d6d799269aa">LL_RCC_GetSysClkSource</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>{</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>));</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>}</div>
</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span></div>
<div class="foldopen" id="foldopen01379" data-start="{" data-end="}">
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___system.html#ga2e26a68b86dfe285aabaa5d6707086e4"> 1379</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___system.html#ga2e26a68b86dfe285aabaa5d6707086e4">LL_RCC_SetAHBPrescaler</a>(uint32_t Prescaler)</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>{</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>, Prescaler);</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>}</div>
</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span></div>
<div class="foldopen" id="foldopen01395" data-start="{" data-end="}">
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___system.html#ga7a644ead8a37cf74b0544d45db576285"> 1395</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___system.html#ga7a644ead8a37cf74b0544d45db576285">LL_RCC_SetAPB1Prescaler</a>(uint32_t Prescaler)</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>{</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>, Prescaler);</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>}</div>
</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span></div>
<div class="foldopen" id="foldopen01411" data-start="{" data-end="}">
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___system.html#gaa1ff004532ea545d151b41b6820b7cf4"> 1411</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___system.html#gaa1ff004532ea545d151b41b6820b7cf4">LL_RCC_SetAPB2Prescaler</a>(uint32_t Prescaler)</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>{</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>, Prescaler);</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>}</div>
</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span></div>
<div class="foldopen" id="foldopen01430" data-start="{" data-end="}">
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___system.html#ga19c9cd16c74bf79bc08e75e1a182d98b"> 1430</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___system.html#ga19c9cd16c74bf79bc08e75e1a182d98b">LL_RCC_GetAHBPrescaler</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>{</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>));</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>}</div>
</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span></div>
<div class="foldopen" id="foldopen01445" data-start="{" data-end="}">
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___system.html#ga0c3940f271ef48caf597abe88668ecf1"> 1445</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___system.html#ga0c3940f271ef48caf597abe88668ecf1">LL_RCC_GetAPB1Prescaler</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>{</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>));</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>}</div>
</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span></div>
<div class="foldopen" id="foldopen01460" data-start="{" data-end="}">
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___system.html#gae36073790d83b6245c874b3f61cca3f3"> 1460</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___system.html#gae36073790d83b6245c874b3f61cca3f3">LL_RCC_GetAPB2Prescaler</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>{</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>));</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>}</div>
</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span></div>
<div class="foldopen" id="foldopen01496" data-start="{" data-end="}">
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___m_c_o.html#ga531fbb087ed71e95a1c47c848fad6638"> 1496</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___m_c_o.html#ga531fbb087ed71e95a1c47c848fad6638">LL_RCC_ConfigMCO</a>(uint32_t MCOxSource, uint32_t MCOxPrescaler)</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>{</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>, MCOxSource | MCOxPrescaler);</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>}</div>
</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span></div>
<div class="foldopen" id="foldopen01527" data-start="{" data-end="}">
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga288672391403904722b1f3dd2110aa02"> 1527</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga288672391403904722b1f3dd2110aa02">LL_RCC_SetUSARTClockSource</a>(uint32_t USARTxSource)</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>{</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, (USARTxSource &gt;&gt; 16U), (USARTxSource &amp; 0x0000FFFFU));</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>}</div>
</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span> </div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="preprocessor">#if defined(UART4)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetUARTClockSource(uint32_t UARTxSource)</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>{</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, (UARTxSource &gt;&gt; 16U), (UARTxSource &amp; 0x0000FFFFU));</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>}</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="preprocessor">#endif </span><span class="comment">/* UART4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span></div>
<div class="foldopen" id="foldopen01565" data-start="{" data-end="}">
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaa0908786ed2341af7205871be632d2f7"> 1565</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaa0908786ed2341af7205871be632d2f7">LL_RCC_SetLPUARTClockSource</a>(uint32_t LPUARTxSource)</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>{</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>, LPUARTxSource);</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>}</div>
</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span></div>
<div class="foldopen" id="foldopen01590" data-start="{" data-end="}">
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga6fd46129fa862aeadf9d63a4c5af5804"> 1590</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga6fd46129fa862aeadf9d63a4c5af5804">LL_RCC_SetI2CClockSource</a>(uint32_t I2CxSource)</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>{</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *reg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(uint32_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x88U + (I2CxSource &gt;&gt; 24U));</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*reg, 3UL &lt;&lt; ((I2CxSource &amp; 0x001F0000U) &gt;&gt; 16U), ((I2CxSource &amp; 0x000000FFU) &lt;&lt; ((I2CxSource &amp; 0x001F0000U) &gt;&gt; 16U)));</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>}</div>
</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span></div>
<div class="foldopen" id="foldopen01606" data-start="{" data-end="}">
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29"> 1606</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29">LL_RCC_SetLPTIMClockSource</a>(uint32_t LPTIMxSource)</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>{</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>, LPTIMxSource);</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>}</div>
</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span> </div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="preprocessor">#if defined(SAI1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetSAIClockSource(uint32_t SAIxSource)</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>{</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga997017f696097b79616f9851b3818088">RCC_CCIPR_SAI1SEL</a>, SAIxSource);</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>}</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span> </div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="preprocessor">#if defined(SPI_I2S_SUPPORT)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetI2SClockSource(uint32_t I2SxSource)</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>{</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacf100b21aa9de0b700a06ed218e55515">RCC_CCIPR_I2S23SEL</a>, I2SxSource);</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>}</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="preprocessor">#endif </span><span class="comment">/* SPI_I2S_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span> </div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="preprocessor">#if defined(FDCAN1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetFDCANClockSource(uint32_t FDCANxSource)</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>{</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaff6f63170cbef419320996e33a459941">RCC_CCIPR_FDCANSEL</a>, FDCANxSource);</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>}</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="preprocessor">#endif </span><span class="comment">/* FDCAN1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span></div>
<div class="foldopen" id="foldopen01671" data-start="{" data-end="}">
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga84816623364baa5eedd967cc8a34cd97"> 1671</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga84816623364baa5eedd967cc8a34cd97">LL_RCC_SetRNGClockSource</a>(uint32_t RNGxSource)</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>{</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>, RNGxSource);</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>}</div>
</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span></div>
<div class="foldopen" id="foldopen01684" data-start="{" data-end="}">
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc995cb54503060fa5ddd21ac2050f0f"> 1684</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc995cb54503060fa5ddd21ac2050f0f">LL_RCC_SetUSBClockSource</a>(uint32_t USBxSource)</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>{</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>, USBxSource);</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>}</div>
</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span></div>
<div class="foldopen" id="foldopen01704" data-start="{" data-end="}">
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga805a723838574f6b0a0f7bfbf504c605"> 1704</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga805a723838574f6b0a0f7bfbf504c605">LL_RCC_SetADCClockSource</a>(uint32_t ADCxSource)</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>{</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, 3U &lt;&lt; ((ADCxSource &amp; 0x001F0000U) &gt;&gt; 16U), ((ADCxSource &amp; 0x000000FFU) &lt;&lt; ((ADCxSource &amp; 0x001F0000U) &gt;&gt; 16U)));</div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>}</div>
</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span> </div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="preprocessor">#if defined(QUADSPI)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetQUADSPIClockSource(uint32_t Source)</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>{</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, RCC_CCIPR2_QSPISEL, Source);</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>}</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="preprocessor">#endif </span><span class="comment">/* QUADSPI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span></div>
<div class="foldopen" id="foldopen01746" data-start="{" data-end="}">
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga75d659a6d7a98ef34b4444ddc57b5e7b"> 1746</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga75d659a6d7a98ef34b4444ddc57b5e7b">LL_RCC_GetUSARTClockSource</a>(uint32_t USARTx)</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>{</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, USARTx) | (USARTx &lt;&lt; 16U));</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>}</div>
</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span> </div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="preprocessor">#if defined(UART4)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>{</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, UARTx) | (UARTx &lt;&lt; 16U));</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>}</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="preprocessor">#endif </span><span class="comment">/* UART4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span></div>
<div class="foldopen" id="foldopen01787" data-start="{" data-end="}">
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaa0f41525892cbb58c7df0eaafd5596f7"> 1787</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaa0f41525892cbb58c7df0eaafd5596f7">LL_RCC_GetLPUARTClockSource</a>(uint32_t LPUARTx)</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>{</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, LPUARTx));</div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>}</div>
</div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span></div>
<div class="foldopen" id="foldopen01818" data-start="{" data-end="}">
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gad758b03a0bc66710b19b02b2337024ec"> 1818</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gad758b03a0bc66710b19b02b2337024ec">LL_RCC_GetI2CClockSource</a>(uint32_t I2Cx)</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>{</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t *reg = (<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(uint32_t)(<a class="code hl_define" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x88U + (I2Cx &gt;&gt; 24U));</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*reg, 3UL &lt;&lt; ((I2Cx &amp; 0x001F0000U) &gt;&gt; 16U)) &gt;&gt; ((I2Cx &amp; 0x001F0000U) &gt;&gt; 16U)) | (I2Cx &amp; 0xFFFF0000U));</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>}</div>
</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span></div>
<div class="foldopen" id="foldopen01835" data-start="{" data-end="}">
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc8d8c7f8d3660828000b0bbef9dacef"> 1835</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc8d8c7f8d3660828000b0bbef9dacef">LL_RCC_GetLPTIMClockSource</a>(uint32_t LPTIMx)</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>{</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, LPTIMx));</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>}</div>
</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span></div>
<div class="foldopen" id="foldopen01855" data-start="{" data-end="}">
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga885fc4f302fc2c94d362c6f430c1f409"> 1855</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga885fc4f302fc2c94d362c6f430c1f409">LL_RCC_GetSAIClockSource</a>(uint32_t SAIx)</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>{</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, SAIx));</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>}</div>
</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span></div>
<div class="foldopen" id="foldopen01871" data-start="{" data-end="}">
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga21a95ac87202467d9210b0cbdb3b1e96"> 1871</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga21a95ac87202467d9210b0cbdb3b1e96">LL_RCC_GetI2SClockSource</a>(uint32_t I2Sx)</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>{</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, I2Sx));</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>}</div>
</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span> </div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span><span class="preprocessor">#if defined(FDCAN1)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetFDCANClockSource(uint32_t FDCANx)</div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span>{</div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, FDCANx));</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>}</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="preprocessor">#endif </span><span class="comment">/* FDCAN1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span></div>
<div class="foldopen" id="foldopen01903" data-start="{" data-end="}">
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga2d996455f1d3262334a768759c21dcb9"> 1903</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga2d996455f1d3262334a768759c21dcb9">LL_RCC_GetRNGClockSource</a>(uint32_t RNGx)</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>{</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, RNGx));</div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>}</div>
</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span></div>
<div class="foldopen" id="foldopen01917" data-start="{" data-end="}">
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gadd2971a16f3fb323324233cdc1c20f76"> 1917</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gadd2971a16f3fb323324233cdc1c20f76">LL_RCC_GetUSBClockSource</a>(uint32_t USBx)</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>{</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, USBx));</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>}</div>
</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span></div>
<div class="foldopen" id="foldopen01938" data-start="{" data-end="}">
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga3cb85b3dbfb4a2dbf1d4954c5899af3d"> 1938</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga3cb85b3dbfb4a2dbf1d4954c5899af3d">LL_RCC_GetADCClockSource</a>(uint32_t ADCx)</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>{</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, 3UL &lt;&lt; ((ADCx &amp; 0x001F0000U) &gt;&gt; 16U)) &gt;&gt; ((ADCx &amp; 0x001F0000U) &gt;&gt; 16U)) | (ADCx &amp; 0xFFFF0000U));</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>}</div>
</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span> </div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="preprocessor">#if defined(QUADSPI)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetQUADSPIClockSource(uint32_t QUADSPIx)</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>{</div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, QUADSPIx));</div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span>}</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="preprocessor">#endif </span><span class="comment">/* QUADSPI */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span></div>
<div class="foldopen" id="foldopen01980" data-start="{" data-end="}">
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___r_t_c.html#ga5916910fa30029f1741fa6835d23db6b"> 1980</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___r_t_c.html#ga5916910fa30029f1741fa6835d23db6b">LL_RCC_SetRTCClockSource</a>(uint32_t Source)</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>{</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>, Source);</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>}</div>
</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span></div>
<div class="foldopen" id="foldopen01994" data-start="{" data-end="}">
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___r_t_c.html#ga2a628a30073b69f94c6141ecd58295d6"> 1994</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___r_t_c.html#ga2a628a30073b69f94c6141ecd58295d6">LL_RCC_GetRTCClockSource</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>{</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>));</div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>}</div>
</div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span></div>
<div class="foldopen" id="foldopen02004" data-start="{" data-end="}">
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___r_t_c.html#gafd55bc3513e4b60cf5341efb57d49789"> 2004</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___r_t_c.html#gafd55bc3513e4b60cf5341efb57d49789">LL_RCC_EnableRTC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>{</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span>}</div>
</div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span></div>
<div class="foldopen" id="foldopen02014" data-start="{" data-end="}">
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___r_t_c.html#gacb6141a9d0d986192babfb1b5b0849b5"> 2014</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___r_t_c.html#gacb6141a9d0d986192babfb1b5b0849b5">LL_RCC_DisableRTC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>{</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>}</div>
</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span></div>
<div class="foldopen" id="foldopen02024" data-start="{" data-end="}">
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___r_t_c.html#ga47fad22a32a0f7132868e28289b16f88"> 2024</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___r_t_c.html#ga47fad22a32a0f7132868e28289b16f88">LL_RCC_IsEnabledRTC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>{</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>}</div>
</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span></div>
<div class="foldopen" id="foldopen02034" data-start="{" data-end="}">
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___r_t_c.html#ga227a3b3aa0575d595313790175e76435"> 2034</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___r_t_c.html#ga227a3b3aa0575d595313790175e76435">LL_RCC_ForceBackupDomainReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>{</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>}</div>
</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span></div>
<div class="foldopen" id="foldopen02044" data-start="{" data-end="}">
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___r_t_c.html#gac52a1db0154301559c493145c3e5a37d"> 2044</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___r_t_c.html#gac52a1db0154301559c493145c3e5a37d">LL_RCC_ReleaseBackupDomainReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>{</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>}</div>
</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span> </div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span></div>
<div class="foldopen" id="foldopen02063" data-start="{" data-end="}">
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga86d714579aac9b2f9b3216b6825c369b"> 2063</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#ga86d714579aac9b2f9b3216b6825c369b">LL_RCC_PLL_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span>{</div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>}</div>
</div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span></div>
<div class="foldopen" id="foldopen02074" data-start="{" data-end="}">
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga9e3b0e21f16147d992e0df9b87c410bd"> 2074</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#ga9e3b0e21f16147d992e0df9b87c410bd">LL_RCC_PLL_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span>{</div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>}</div>
</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span></div>
<div class="foldopen" id="foldopen02084" data-start="{" data-end="}">
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga86334eeeb7d86032a1087bf1b0fb1860"> 2084</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#ga86334eeeb7d86032a1087bf1b0fb1860">LL_RCC_PLL_IsReady</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span>{</div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span>}</div>
</div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span></div>
<div class="foldopen" id="foldopen02127" data-start="{" data-end="}">
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga2750df8ba57b39f426e73de366444bd2"> 2127</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#ga2750df8ba57b39f426e73de366444bd2">LL_RCC_PLL_ConfigDomain_SYS</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>{</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a>,</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>             Source | PLLM | (PLLN &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>) | PLLR);</div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>}</div>
</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span></div>
<div class="foldopen" id="foldopen02197" data-start="{" data-end="}">
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga721b467fddb230113bfd9d78ea682483"> 2197</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#ga721b467fddb230113bfd9d78ea682483">LL_RCC_PLL_ConfigDomain_ADC</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span>{</div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad7882efbe2dc19dceff4e6fdc7330923">RCC_PLLCFGR_PLLPDIV</a>,</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>             Source | PLLM | (PLLN &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>) | PLLP);</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>}</div>
</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span></div>
<div class="foldopen" id="foldopen02242" data-start="{" data-end="}">
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga5073ee320f5b0711bba681f9364f46ec"> 2242</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#ga5073ee320f5b0711bba681f9364f46ec">LL_RCC_PLL_ConfigDomain_48M</a>(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>{</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a>,</div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>             Source | PLLM | (PLLN &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>) | PLLQ);</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>}</div>
</div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span></div>
<div class="foldopen" id="foldopen02257" data-start="{" data-end="}">
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0"> 2257</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">LL_RCC_PLL_SetMainSource</a>(uint32_t PLLSource)</div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span>{</div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>, PLLSource);</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span>}</div>
</div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span></div>
<div class="foldopen" id="foldopen02270" data-start="{" data-end="}">
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga9d9b3802b37694ec9290e80438637a85"> 2270</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#ga9d9b3802b37694ec9290e80438637a85">LL_RCC_PLL_GetMainSource</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span>{</div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>));</div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span>}</div>
</div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span></div>
<div class="foldopen" id="foldopen02280" data-start="{" data-end="}">
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#gad6a634beb13d8d21b62ba996eeab53c4"> 2280</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#gad6a634beb13d8d21b62ba996eeab53c4">LL_RCC_PLL_GetN</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>{</div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt;  <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>);</div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span>}</div>
</div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span></div>
<div class="foldopen" id="foldopen02322" data-start="{" data-end="}">
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga99fe1b554c8f04d8fed520689c3ec3b8"> 2322</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#ga99fe1b554c8f04d8fed520689c3ec3b8">LL_RCC_PLL_GetP</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>{</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span>  <span class="keywordflow">return</span> (uint32_t) ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad7882efbe2dc19dceff4e6fdc7330923">RCC_PLLCFGR_PLLPDIV</a>) != 0U) ? <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad7882efbe2dc19dceff4e6fdc7330923">RCC_PLLCFGR_PLLPDIV</a>) : ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>) ? <a class="code hl_define" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga2f87bf6c3c509434b412a841f09142fc">LL_RCC_PLLP_DIV_17</a> : <a class="code hl_define" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga756034d29371e52379a88565b84e7391">LL_RCC_PLLP_DIV_7</a>) );</div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>}</div>
</div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span></div>
<div class="foldopen" id="foldopen02337" data-start="{" data-end="}">
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga2fa76fbe2c7f4db07eee43dc259c53fd"> 2337</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">LL_RCC_PLL_GetQ</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span>{</div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a>));</div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span>}</div>
</div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span></div>
<div class="foldopen" id="foldopen02352" data-start="{" data-end="}">
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#gab2eda08d7c23715c04620e5dfac0fd1d"> 2352</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#gab2eda08d7c23715c04620e5dfac0fd1d">LL_RCC_PLL_GetR</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>{</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a>));</div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span>}</div>
</div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span></div>
<div class="foldopen" id="foldopen02378" data-start="{" data-end="}">
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga0d5975a2bb7111ff9dc46cfbffd3d832"> 2378</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">LL_RCC_PLL_GetDivider</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span>{</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>));</div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>}</div>
</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span></div>
<div class="foldopen" id="foldopen02388" data-start="{" data-end="}">
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#gabcb759b1d1f25ffb7625a30cd5b9cafa"> 2388</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#gabcb759b1d1f25ffb7625a30cd5b9cafa">LL_RCC_PLL_EnableDomain_ADC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span>{</div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a>);</div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span>}</div>
</div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span></div>
<div class="foldopen" id="foldopen02402" data-start="{" data-end="}">
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga6d08058714eed86b99b64833dcfdc89d"> 2402</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#ga6d08058714eed86b99b64833dcfdc89d">LL_RCC_PLL_DisableDomain_ADC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span>{</div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a>);</div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span>}</div>
</div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span></div>
<div class="foldopen" id="foldopen02412" data-start="{" data-end="}">
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga70f96967bb551a506fca31eb0840a1be"> 2412</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#ga70f96967bb551a506fca31eb0840a1be">LL_RCC_PLL_IsEnabledDomain_ADC</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span>{</div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span>}</div>
</div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span></div>
<div class="foldopen" id="foldopen02422" data-start="{" data-end="}">
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#gaf1ee48fdb4cfaf2d758b5e169b4f51e9"> 2422</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#gaf1ee48fdb4cfaf2d758b5e169b4f51e9">LL_RCC_PLL_EnableDomain_48M</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span>{</div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>);</div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span>}</div>
</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span></div>
<div class="foldopen" id="foldopen02436" data-start="{" data-end="}">
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga4ded7a3fe19720a3818098b097a6d777"> 2436</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#ga4ded7a3fe19720a3818098b097a6d777">LL_RCC_PLL_DisableDomain_48M</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span>{</div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>);</div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span>}</div>
</div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span></div>
<div class="foldopen" id="foldopen02446" data-start="{" data-end="}">
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga37de31cae3138fb9557f1f7a5c1d4097"> 2446</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#ga37de31cae3138fb9557f1f7a5c1d4097">LL_RCC_PLL_IsEnabledDomain_48M</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span>{</div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span>}</div>
</div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span></div>
<div class="foldopen" id="foldopen02456" data-start="{" data-end="}">
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#gacaed1b53cb0a74900e6636eaa447e421"> 2456</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#gacaed1b53cb0a74900e6636eaa447e421">LL_RCC_PLL_EnableDomain_SYS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span>{</div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a>);</div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span>}</div>
</div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span></div>
<div class="foldopen" id="foldopen02470" data-start="{" data-end="}">
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#ga88b78c3e1c52643b0770e59fa6b27b30"> 2470</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#ga88b78c3e1c52643b0770e59fa6b27b30">LL_RCC_PLL_DisableDomain_SYS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span>{</div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a>);</div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span>}</div>
</div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span></div>
<div class="foldopen" id="foldopen02480" data-start="{" data-end="}">
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___p_l_l.html#gabcbd16f33a9493c356620b6fb1accc37"> 2480</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___p_l_l.html#gabcbd16f33a9493c356620b6fb1accc37">LL_RCC_PLL_IsEnabledDomain_SYS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span>{</div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span>}</div>
</div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span></div>
<div class="foldopen" id="foldopen02498" data-start="{" data-end="}">
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59419749c6b98cd0e35346cb0dd521ce"> 2498</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59419749c6b98cd0e35346cb0dd521ce">LL_RCC_ClearFlag_LSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span>{</div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf">RCC_CICR_LSIRDYC</a>);</div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span>}</div>
</div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span></div>
<div class="foldopen" id="foldopen02508" data-start="{" data-end="}">
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga199e2bf0b316d313385cd7daab65150b"> 2508</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga199e2bf0b316d313385cd7daab65150b">LL_RCC_ClearFlag_LSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span>{</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5ab791dab5d2c0e53094c7150e96eb33">RCC_CICR_LSERDYC</a>);</div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>}</div>
</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span></div>
<div class="foldopen" id="foldopen02518" data-start="{" data-end="}">
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga864ca67fd541996b3698a26fce641fb6"> 2518</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga864ca67fd541996b3698a26fce641fb6">LL_RCC_ClearFlag_HSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span>{</div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">RCC_CICR_HSIRDYC</a>);</div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span>}</div>
</div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span></div>
<div class="foldopen" id="foldopen02528" data-start="{" data-end="}">
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gae05d5688ca8491724652ab6243685c65"> 2528</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gae05d5688ca8491724652ab6243685c65">LL_RCC_ClearFlag_HSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span>{</div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">RCC_CICR_HSERDYC</a>);</div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>}</div>
</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span></div>
<div class="foldopen" id="foldopen02538" data-start="{" data-end="}">
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gac1b4e9e482781bd59f8ea7f573694fbc"> 2538</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gac1b4e9e482781bd59f8ea7f573694fbc">LL_RCC_ClearFlag_PLLRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span>{</div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7">RCC_CICR_PLLRDYC</a>);</div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span>}</div>
</div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span></div>
<div class="foldopen" id="foldopen02548" data-start="{" data-end="}">
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gab720be8166a7f08639d8a0e5476a8078"> 2548</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gab720be8166a7f08639d8a0e5476a8078">LL_RCC_ClearFlag_HSI48RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span>{</div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga734bf919eac6ea39bd9fcc6716088885">RCC_CICR_HSI48RDYC</a>);</div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span>}</div>
</div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span></div>
<div class="foldopen" id="foldopen02558" data-start="{" data-end="}">
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df"> 2558</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">LL_RCC_ClearFlag_HSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span>{</div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5effadce798e53ab37c5aea9300b3b23">RCC_CICR_CSSC</a>);</div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span>}</div>
</div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span></div>
<div class="foldopen" id="foldopen02568" data-start="{" data-end="}">
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59e12ff611d18a1a937425f507b59955"> 2568</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59e12ff611d18a1a937425f507b59955">LL_RCC_ClearFlag_LSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span>{</div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed680945ce75921ac6e96daef1393250">RCC_CICR_LSECSSC</a>);</div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span>}</div>
</div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span></div>
<div class="foldopen" id="foldopen02578" data-start="{" data-end="}">
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga40cc11ad218ea6afe9a357d2ba842db0"> 2578</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga40cc11ad218ea6afe9a357d2ba842db0">LL_RCC_IsActiveFlag_LSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span>{</div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span>}</div>
</div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span></div>
<div class="foldopen" id="foldopen02588" data-start="{" data-end="}">
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2c57d5122b8aeac3a3743cec6abf00c0"> 2588</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">LL_RCC_IsActiveFlag_LSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span>{</div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span>}</div>
</div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span></div>
<div class="foldopen" id="foldopen02598" data-start="{" data-end="}">
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5"> 2598</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">LL_RCC_IsActiveFlag_HSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span>{</div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span>}</div>
</div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span></div>
<div class="foldopen" id="foldopen02608" data-start="{" data-end="}">
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga776f8f14237167c515e37ae8d4a4dc1c"> 2608</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga776f8f14237167c515e37ae8d4a4dc1c">LL_RCC_IsActiveFlag_HSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span>{</div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span>}</div>
</div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span></div>
<div class="foldopen" id="foldopen02618" data-start="{" data-end="}">
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaeffbf3feb91809ca66880737cb0043f0"> 2618</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaeffbf3feb91809ca66880737cb0043f0">LL_RCC_IsActiveFlag_PLLRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span>{</div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span>}</div>
</div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span></div>
<div class="foldopen" id="foldopen02628" data-start="{" data-end="}">
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga077ad7472f9bfdb96536f8617670c974"> 2628</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga077ad7472f9bfdb96536f8617670c974">LL_RCC_IsActiveFlag_HSI48RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span>{</div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2e81eaf8f995c70817eeb4bc56a91bc1">RCC_CIFR_HSI48RDYF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2e81eaf8f995c70817eeb4bc56a91bc1">RCC_CIFR_HSI48RDYF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span>}</div>
</div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span></div>
<div class="foldopen" id="foldopen02638" data-start="{" data-end="}">
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga28c7daaeb707dcf1a6e1487f37314e74"> 2638</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga28c7daaeb707dcf1a6e1487f37314e74">LL_RCC_IsActiveFlag_HSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span>{</div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span>}</div>
</div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span></div>
<div class="foldopen" id="foldopen02648" data-start="{" data-end="}">
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga75256a4edeb3869e15056b8b3975e92d"> 2648</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga75256a4edeb3869e15056b8b3975e92d">LL_RCC_IsActiveFlag_LSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span>{</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5">RCC_CIFR_LSECSSF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5">RCC_CIFR_LSECSSF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span>}</div>
</div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span></div>
<div class="foldopen" id="foldopen02658" data-start="{" data-end="}">
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1f59d03837414fda32efaf766a756a57"> 2658</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1f59d03837414fda32efaf766a756a57">LL_RCC_IsActiveFlag_IWDGRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span>{</div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span>}</div>
</div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span></div>
<div class="foldopen" id="foldopen02668" data-start="{" data-end="}">
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga7b21463ff921d3c6df3260161d097f03"> 2668</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga7b21463ff921d3c6df3260161d097f03">LL_RCC_IsActiveFlag_LPWRRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span>{</div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span>}</div>
</div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span></div>
<div class="foldopen" id="foldopen02678" data-start="{" data-end="}">
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga892f827893a8a11d8af24d561574c9a1"> 2678</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga892f827893a8a11d8af24d561574c9a1">LL_RCC_IsActiveFlag_OBLRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span>{</div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span>}</div>
</div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span></div>
<div class="foldopen" id="foldopen02688" data-start="{" data-end="}">
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2efd60d7f7935b86a4d3d380ac3b6298"> 2688</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">LL_RCC_IsActiveFlag_PINRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span>{</div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span>}</div>
</div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span></div>
<div class="foldopen" id="foldopen02698" data-start="{" data-end="}">
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga3cc90ee97c37c0ab453b70fc429a840c"> 2698</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga3cc90ee97c37c0ab453b70fc429a840c">LL_RCC_IsActiveFlag_SFTRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>{</div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span>}</div>
</div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span></div>
<div class="foldopen" id="foldopen02708" data-start="{" data-end="}">
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga77b73340c1ea5ce32f4e06b7af655ab1"> 2708</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">LL_RCC_IsActiveFlag_WWDGRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>{</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span>}</div>
</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span></div>
<div class="foldopen" id="foldopen02718" data-start="{" data-end="}">
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga0b1da3c3690c268b28f120bfd7c3857f"> 2718</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga0b1da3c3690c268b28f120bfd7c3857f">LL_RCC_IsActiveFlag_BORRST</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span>{</div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span>}</div>
</div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span></div>
<div class="foldopen" id="foldopen02728" data-start="{" data-end="}">
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga5a420ff865f5aac33a3ab6956add866a"> 2728</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga5a420ff865f5aac33a3ab6956add866a">LL_RCC_ClearResetFlags</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span>{</div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>);</div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span>}</div>
</div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span></div>
<div class="foldopen" id="foldopen02746" data-start="{" data-end="}">
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#gaafe55dd64d4da300ce613afca3f7ba66"> 2746</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#gaafe55dd64d4da300ce613afca3f7ba66">LL_RCC_EnableIT_LSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span>{</div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>);</div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span>}</div>
</div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span></div>
<div class="foldopen" id="foldopen02756" data-start="{" data-end="}">
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga5623fca17b94ba2c0cb92257acff82be"> 2756</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#ga5623fca17b94ba2c0cb92257acff82be">LL_RCC_EnableIT_LSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span>{</div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>);</div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span>}</div>
</div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span></div>
<div class="foldopen" id="foldopen02766" data-start="{" data-end="}">
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1"> 2766</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">LL_RCC_EnableIT_HSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span>{</div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>);</div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span>}</div>
</div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span></div>
<div class="foldopen" id="foldopen02776" data-start="{" data-end="}">
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga237dba6e7cfc2ce2db8293948b5955e0"> 2776</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#ga237dba6e7cfc2ce2db8293948b5955e0">LL_RCC_EnableIT_HSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span>{</div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>);</div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span>}</div>
</div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span></div>
<div class="foldopen" id="foldopen02786" data-start="{" data-end="}">
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#gab4a5f02eec2dc17771b5a832c8f7cc20"> 2786</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">LL_RCC_EnableIT_PLLRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span>{</div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>);</div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span>}</div>
</div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span></div>
<div class="foldopen" id="foldopen02796" data-start="{" data-end="}">
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#gac035d09727cf565eaf1a28edcac6f305"> 2796</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#gac035d09727cf565eaf1a28edcac6f305">LL_RCC_EnableIT_HSI48RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span>{</div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>);</div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span>}</div>
</div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span></div>
<div class="foldopen" id="foldopen02806" data-start="{" data-end="}">
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga5d00ac4b072e6e1422f67d7e3595d9de"> 2806</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#ga5d00ac4b072e6e1422f67d7e3595d9de">LL_RCC_EnableIT_LSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span>{</div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>);</div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span>}</div>
</div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span></div>
<div class="foldopen" id="foldopen02816" data-start="{" data-end="}">
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#gad7ee6c86ab3c267e951d668d384c985f"> 2816</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#gad7ee6c86ab3c267e951d668d384c985f">LL_RCC_DisableIT_LSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span>{</div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>);</div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span>}</div>
</div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span></div>
<div class="foldopen" id="foldopen02826" data-start="{" data-end="}">
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#gad493f92dcecd124f9faaa76fd7710e9a"> 2826</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#gad493f92dcecd124f9faaa76fd7710e9a">LL_RCC_DisableIT_LSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span>{</div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>);</div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span>}</div>
</div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span></div>
<div class="foldopen" id="foldopen02836" data-start="{" data-end="}">
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga81e030cb31b2e1cc5138b19bda80571e"> 2836</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#ga81e030cb31b2e1cc5138b19bda80571e">LL_RCC_DisableIT_HSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span>{</div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>);</div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span>}</div>
</div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span></div>
<div class="foldopen" id="foldopen02846" data-start="{" data-end="}">
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga65d995145544b397d216df77846883c8"> 2846</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#ga65d995145544b397d216df77846883c8">LL_RCC_DisableIT_HSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span>{</div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>);</div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span>}</div>
</div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span></div>
<div class="foldopen" id="foldopen02856" data-start="{" data-end="}">
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#gaf678409ed4633ae53cf2edf3e16995d6"> 2856</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#gaf678409ed4633ae53cf2edf3e16995d6">LL_RCC_DisableIT_PLLRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span>{</div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>);</div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span>}</div>
</div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span></div>
<div class="foldopen" id="foldopen02866" data-start="{" data-end="}">
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga3d8899de36e29c13f2031eb3ef9eb151"> 2866</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#ga3d8899de36e29c13f2031eb3ef9eb151">LL_RCC_DisableIT_HSI48RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span>{</div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>);</div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span>}</div>
</div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span></div>
<div class="foldopen" id="foldopen02876" data-start="{" data-end="}">
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga94f56cf6e49b2c0b5c1ce4c7ee80294d"> 2876</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#ga94f56cf6e49b2c0b5c1ce4c7ee80294d">LL_RCC_DisableIT_LSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span>{</div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>);</div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span>}</div>
</div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span></div>
<div class="foldopen" id="foldopen02886" data-start="{" data-end="}">
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#gaf4f804969488a06489ea8550088c541f"> 2886</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#gaf4f804969488a06489ea8550088c541f">LL_RCC_IsEnabledIT_LSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span>{</div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span>}</div>
</div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span></div>
<div class="foldopen" id="foldopen02896" data-start="{" data-end="}">
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga0042575ccc553581464d7a3c9770c415"> 2896</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#ga0042575ccc553581464d7a3c9770c415">LL_RCC_IsEnabledIT_LSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span>{</div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span>}</div>
</div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span></div>
<div class="foldopen" id="foldopen02906" data-start="{" data-end="}">
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga0436c0ec61c028646dcf4b04c3b634c9"> 2906</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#ga0436c0ec61c028646dcf4b04c3b634c9">LL_RCC_IsEnabledIT_HSIRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span>{</div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span>}</div>
</div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span></div>
<div class="foldopen" id="foldopen02916" data-start="{" data-end="}">
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga6c8bf947fe00b2914a52a62664062420"> 2916</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#ga6c8bf947fe00b2914a52a62664062420">LL_RCC_IsEnabledIT_HSERDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span>{</div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span>}</div>
</div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span></div>
<div class="foldopen" id="foldopen02926" data-start="{" data-end="}">
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga4b83ce2e0a1d86e22c36df9e05599f20"> 2926</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">LL_RCC_IsEnabledIT_PLLRDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span>{</div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span>}</div>
</div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span></div>
<div class="foldopen" id="foldopen02936" data-start="{" data-end="}">
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#gafb9bd2161857a04a1b018118d24945e1"> 2936</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#gafb9bd2161857a04a1b018118d24945e1">LL_RCC_IsEnabledIT_HSI48RDY</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span>{</div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span>}</div>
</div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span></div>
<div class="foldopen" id="foldopen02946" data-start="{" data-end="}">
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="group___r_c_c___l_l___e_f___i_t___management.html#ga47c995fe74c429c0323fa5be5518e5de"> 2946</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t <a class="code hl_function" href="group___r_c_c___l_l___e_f___i_t___management.html#ga47c995fe74c429c0323fa5be5518e5de">LL_RCC_IsEnabledIT_LSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span>{</div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span>}</div>
</div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span> </div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_RCC_DeInit(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span><span class="keywordtype">void</span>        LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks);</div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span>uint32_t    LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource);</div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span><span class="preprocessor">#if defined(UART4)</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span>uint32_t    LL_RCC_GetUARTClockFreq(uint32_t UARTxSource);</div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span><span class="preprocessor">#endif </span><span class="comment">/* UART4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span>uint32_t    LL_RCC_GetI2CClockFreq(uint32_t I2CxSource);</div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span>uint32_t    LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource);</div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span>uint32_t    LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource);</div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span>uint32_t    LL_RCC_GetSAIClockFreq(uint32_t SAIxSource);</div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span>uint32_t    LL_RCC_GetI2SClockFreq(uint32_t I2SxSource);</div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span><span class="preprocessor">#if defined(FDCAN1)</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span>uint32_t    LL_RCC_GetFDCANClockFreq(uint32_t FDCANxSource);</div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span><span class="preprocessor">#endif </span><span class="comment">/* FDCAN1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span>uint32_t    LL_RCC_GetRNGClockFreq(uint32_t RNGxSource);</div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span>uint32_t    LL_RCC_GetUSBClockFreq(uint32_t USBxSource);</div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span>uint32_t    LL_RCC_GetADCClockFreq(uint32_t ADCxSource);</div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="preprocessor">#if defined(QUADSPI)</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span>uint32_t    LL_RCC_GetQUADSPIClockFreq(uint32_t QUADSPIxSource);</div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span><span class="preprocessor">#endif </span><span class="comment">/* QUADSPI */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span> </div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span>}</div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span> </div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span><span class="preprocessor">#endif </span><span class="comment">/* STM32G4xx_LL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span> </div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition</b> cmsis_armcc.h:63</div></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:277</div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> stm32g4xx.h:176</div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> stm32g4xx.h:174</div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> stm32g4xx.h:186</div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> stm32g4xx.h:178</div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition</b> stm32g4xx.h:161</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga00145f8814cb9a5b180d76499d97aead"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></div><div class="ttdeci">#define RCC_BDCR_LSEON</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8102</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga035d773e029fec439d29551774b9304a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a></div><div class="ttdeci">#define RCC_CIFR_HSIRDYF</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7489</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga04599fc122337e5f3ee8979df0c822c5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLPEN</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7425</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0c463351fe85650ed1f8e1fc9a1ce79d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">RCC_CICR_HSIRDYC</a></div><div class="ttdeci">#define RCC_CICR_HSIRDYC</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7515</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7294</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0f50f7bc98c719172190873cc10bf5b5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5">RCC_CIFR_LSECSSF</a></div><div class="ttdeci">#define RCC_CIFR_LSECSSF</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7501</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga14163f80ac0b005217eb318d0639afef"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a></div><div class="ttdeci">#define RCC_CSR_OBLRSTF</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8155</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1559f0774dd54852c12a02bf7b867b93"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a></div><div class="ttdeci">#define RCC_CIFR_LSERDYF</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7486</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7305</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16e89534934436ee8958440882b71e6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a></div><div class="ttdeci">#define RCC_CSR_SFTRSTF</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8164</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1f1261416d104fe7cd9f5001ffbf8330"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a></div><div class="ttdeci">#define RCC_ICSCR_HSITRIM_Pos</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7279</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga20addbd1cf09917e081bd3cb0280c41e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20addbd1cf09917e081bd3cb0280c41e">RCC_CRRCR_HSI48ON</a></div><div class="ttdeci">#define RCC_CRRCR_HSI48ON</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8178</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga22a7079ba87dd7acd5ed7fe7b704e85f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_IWDGRSTF</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8167</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2561745be271ee828e26de601f72162d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7428</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2b85b3ab656dfa2809b15e6e530c17a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a></div><div class="ttdeci">#define RCC_BDCR_BDRST</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8134</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2c2055812655d6acfda9a73dd2e94e10"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a></div><div class="ttdeci">#define RCC_CFGR_MCOPRE</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7371</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2e81eaf8f995c70817eeb4bc56a91bc1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2e81eaf8f995c70817eeb4bc56a91bc1">RCC_CIFR_HSI48RDYF</a></div><div class="ttdeci">#define RCC_CIFR_HSI48RDYF</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7504</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga309cd200707f6f378f1370aa6d777d4e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga309cd200707f6f378f1370aa6d777d4e">RCC_BDCR_LSECSSD</a></div><div class="ttdeci">#define RCC_BDCR_LSECSSD</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8121</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a></div><div class="ttdeci">#define RCC_CIFR_PLLRDYF</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7495</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga34b99cbd2871381ebf6bac5a5980c0bd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a></div><div class="ttdeci">#define RCC_CIER_LSECSSIE</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7475</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3c21ea94e557cddcb31e69b7e5e190c7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7">RCC_CICR_PLLRDYC</a></div><div class="ttdeci">#define RCC_CICR_PLLRDYC</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7521</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4b3873e100ebe8a67fe148de1c8a9caf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf">RCC_CICR_LSIRDYC</a></div><div class="ttdeci">#define RCC_CICR_LSIRDYC</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7509</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4b571901d7cdc93ca1ecc1531f26ba6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7414</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4e26d2902d11e638cd0b702332f53ab1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a></div><div class="ttdeci">#define RCC_CSR_PINRSTF</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8158</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7335</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga53e576cf6ef12380199803654b9afd52"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga53e576cf6ef12380199803654b9afd52">RCC_CRRCR_HSI48CAL_Pos</a></div><div class="ttdeci">#define RCC_CRRCR_HSI48CAL_Pos</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8184</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga542dffd7f8dc4da5401b54d822a22af0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a></div><div class="ttdeci">#define RCC_BDCR_LSEBYP</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8108</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga546495f69f570cb4b81d4a59054c7ed1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQ</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7435</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga55399cf055b6581bc74be6059cab2cf0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga55399cf055b6581bc74be6059cab2cf0">RCC_BDCR_LSCOSEL</a></div><div class="ttdeci">#define RCC_BDCR_LSCOSEL</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8140</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5ab791dab5d2c0e53094c7150e96eb33"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5ab791dab5d2c0e53094c7150e96eb33">RCC_CICR_LSERDYC</a></div><div class="ttdeci">#define RCC_CICR_LSERDYC</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7512</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5d12419149aa1342fc0d0a79ae380c50"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a></div><div class="ttdeci">#define RCC_CIFR_HSERDYF</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7492</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5effadce798e53ab37c5aea9300b3b23"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5effadce798e53ab37c5aea9300b3b23">RCC_CICR_CSSC</a></div><div class="ttdeci">#define RCC_CICR_CSSC</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7524</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6685c7bd94a46c82c7ca69afa1707c39"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</a></div><div class="ttdeci">#define RCC_CSR_BORRSTF</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8161</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga675455250b91f125d52f5d347c2c0fbf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a></div><div class="ttdeci">#define RCC_CSR_LPWRRSTF</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8173</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6c94d3d31335b664ca2b85830b1ecc8d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a></div><div class="ttdeci">#define RCC_CIER_HSI48RDYIE</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7478</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga709edde62af6d51899f6ee5b4d71fd92"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a></div><div class="ttdeci">#define RCC_ICSCR_HSICAL_Pos</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7266</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7322dea74a1902218faade21090a3209"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a></div><div class="ttdeci">#define RCC_BDCR_LSECSSON</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8118</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga734bf919eac6ea39bd9fcc6716088885"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga734bf919eac6ea39bd9fcc6716088885">RCC_CICR_HSI48RDYC</a></div><div class="ttdeci">#define RCC_CICR_HSI48RDYC</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7530</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga76304e842d0244575776a28f82cafcfd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a></div><div class="ttdeci">#define RCC_CFGR_MCOSEL</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7363</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga78a5913e3fc53a740fe874ece04b2d84"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN_Pos</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7412</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga79ea6f2df75f09b17df9582037ed6a53"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a></div><div class="ttdeci">#define RCC_BDCR_RTCEN</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8131</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7a77e3588bfc97b548db842429f4f450"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a></div><div class="ttdeci">#define RCC_CIER_LSERDYIE</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7463</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7ded016a4d2c8fa1f96dcc4e353d8138"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7ded016a4d2c8fa1f96dcc4e353d8138">RCC_CRRCR_HSI48CAL</a></div><div class="ttdeci">#define RCC_CRRCR_HSI48CAL</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8186</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga803cbf97bda1ebaf9afee2a3c9f0851b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></div><div class="ttdeci">#define RCC_CSR_LSION</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8145</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga81cc940b56c46a5e448f7c84263b6be5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQEN</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7431</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga824ec5f6e246d5f6afd128a65638caa9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a></div><div class="ttdeci">#define RCC_CCIPR_CLK48SEL</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8088</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7249</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga92cb53ea81d2c47537eb217cc6659a2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7393</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga93a9d7d137fc8b7e01af7aabc3d6d42a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">RCC_CICR_HSERDYC</a></div><div class="ttdeci">#define RCC_CICR_HSERDYC</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7518</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga997017f696097b79616f9851b3818088"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga997017f696097b79616f9851b3818088">RCC_CCIPR_SAI1SEL</a></div><div class="ttdeci">#define RCC_CCIPR_SAI1SEL</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8070</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9a42e8b9ee60126976d9be056e5e66b1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7406</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7242</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7252</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa9172ae30b26b2daad9442579b8e2dd0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a></div><div class="ttdeci">#define RCC_CR_HSIKERON</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7239</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa9e761cf5e09906a38e9c7e8e750514c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a></div><div class="ttdeci">#define RCC_BDCR_LSEDRV</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8112</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaafca81172ed857ce6b94582fcaada87c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a></div><div class="ttdeci">#define RCC_BDCR_LSERDY</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8105</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab489bcd8bef87f479cdcc3802240aa0a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab489bcd8bef87f479cdcc3802240aa0a">RCC_BDCR_LSCOEN</a></div><div class="ttdeci">#define RCC_BDCR_LSCOEN</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8137</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab569110e757aee573ebf9ad80812e8bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a></div><div class="ttdeci">#define RCC_CSR_LSIRDY</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8148</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab72447408a3717dfabcde1f577d336f3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab72447408a3717dfabcde1f577d336f3">RCC_CRRCR_HSI48RDY</a></div><div class="ttdeci">#define RCC_CRRCR_HSI48RDY</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8181</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab79c333962d5bd80636eca9997759804"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a></div><div class="ttdeci">#define RCC_ICSCR_HSITRIM</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7281</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabe30dbd38f6456990ee641648bc05d40"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a></div><div class="ttdeci">#define RCC_BDCR_RTCSEL</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8125</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac160361e00b75ce6f2b146aa28a9b1f3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a></div><div class="ttdeci">#define RCC_CIER_HSIRDYIE</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7466</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac7ca64b3739a65df1bdb70cec7be93d9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a></div><div class="ttdeci">#define RCC_CIFR_CSSF</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7498</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac87846f04143aeef0fabf04ca6453f1a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a></div><div class="ttdeci">#define RCC_CIER_LSIRDYIE</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7460</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac98dfeb8365fd0b721394fc6a503b40b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b">RCC_ICSCR_HSICAL</a></div><div class="ttdeci">#define RCC_ICSCR_HSICAL</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7268</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacabd7bbde7e78c9c8f5fd46e34771826"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_WWDGRSTF</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8170</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacc05308869ad055e1e6f2c32d738aecd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a></div><div class="ttdeci">#define RCC_CR_CSSON</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7255</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacf100b21aa9de0b700a06ed218e55515"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacf100b21aa9de0b700a06ed218e55515">RCC_CCIPR_I2S23SEL</a></div><div class="ttdeci">#define RCC_CCIPR_I2S23SEL</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8076</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7259</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad1f597c9d40c025a6695824b5da27c13"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a></div><div class="ttdeci">#define RCC_CIFR_LSIRDYF</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7483</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7349</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad7882efbe2dc19dceff4e6fdc7330923"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad7882efbe2dc19dceff4e6fdc7330923">RCC_PLLCFGR_PLLPDIV</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLPDIV</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7450</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad9e6e956551977ee6154c4079a2991ba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a></div><div class="ttdeci">#define RCC_CIER_PLLRDYIE</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7472</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad9eaab25edaafed6b067b7fdcb982f33"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a></div><div class="ttdeci">#define RCC_CCIPR_LPTIM1SEL</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8064</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7246</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadfa9da7446c63cd5b888d03a80171562"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLREN</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7441</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae7ae21eb98c76d77916109c378bd1bfe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a></div><div class="ttdeci">#define RCC_CCIPR_LPUART1SEL</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8040</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeb0c561e89a201a4f7b3e3e2d06ef962"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a></div><div class="ttdeci">#define RCC_CIER_HSERDYIE</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7469</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaed680945ce75921ac6e96daef1393250"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaed680945ce75921ac6e96daef1393250">RCC_CICR_LSECSSC</a></div><div class="ttdeci">#define RCC_CICR_LSECSSC</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7527</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7236</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf94ebe400d76dd3d34e78244a8ceb050"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLR</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7444</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7262</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafc26c5996b14005a70afbeaa29aae716"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a></div><div class="ttdeci">#define RCC_CSR_RMVF</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8152</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:7316</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaff6f63170cbef419320996e33a459941"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaff6f63170cbef419320996e33a459941">RCC_CCIPR_FDCANSEL</a></div><div class="ttdeci">#define RCC_CCIPR_FDCANSEL</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:8082</div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:1127</div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga0e681b03f364532055d88f63fec0d99d"><div class="ttname"><a href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a></div><div class="ttdeci">#define RCC_BASE</div><div class="ttdef"><b>Definition</b> stm32g431xx.h:1004</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_c___p_l_l_p___d_i_v_html_ga2f87bf6c3c509434b412a841f09142fc"><div class="ttname"><a href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga2f87bf6c3c509434b412a841f09142fc">LL_RCC_PLLP_DIV_17</a></div><div class="ttdeci">#define LL_RCC_PLLP_DIV_17</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:664</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_c___p_l_l_p___d_i_v_html_ga756034d29371e52379a88565b84e7391"><div class="ttname"><a href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga756034d29371e52379a88565b84e7391">LL_RCC_PLLP_DIV_7</a></div><div class="ttdeci">#define LL_RCC_PLLP_DIV_7</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:654</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga077ad7472f9bfdb96536f8617670c974"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga077ad7472f9bfdb96536f8617670c974">LL_RCC_IsActiveFlag_HSI48RDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(void)</div><div class="ttdoc">Check if HSI48 ready interrupt occurred or not @rmtoll CIR HSI48RDYF LL_RCC_IsActiveFlag_HSI48RDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2628</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga0b1da3c3690c268b28f120bfd7c3857f"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga0b1da3c3690c268b28f120bfd7c3857f">LL_RCC_IsActiveFlag_BORRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_BORRST(void)</div><div class="ttdoc">Check if RCC flag BOR reset is set or not. @rmtoll CSR BORRSTF LL_RCC_IsActiveFlag_BORRST.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2718</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga199e2bf0b316d313385cd7daab65150b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga199e2bf0b316d313385cd7daab65150b">LL_RCC_ClearFlag_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void)</div><div class="ttdoc">Clear LSE ready interrupt flag @rmtoll CICR LSERDYC LL_RCC_ClearFlag_LSERDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2508</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga1f59d03837414fda32efaf766a756a57"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1f59d03837414fda32efaf766a756a57">LL_RCC_IsActiveFlag_IWDGRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void)</div><div class="ttdoc">Check if RCC flag Independent Watchdog reset is set or not. @rmtoll CSR IWDGRSTF LL_RCC_IsActiveFlag_...</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2658</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga28c7daaeb707dcf1a6e1487f37314e74"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga28c7daaeb707dcf1a6e1487f37314e74">LL_RCC_IsActiveFlag_HSECSS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void)</div><div class="ttdoc">Check if Clock security system interrupt occurred or not @rmtoll CIFR CSSF LL_RCC_IsActiveFlag_HSECSS...</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2638</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga2c57d5122b8aeac3a3743cec6abf00c0"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">LL_RCC_IsActiveFlag_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void)</div><div class="ttdoc">Check if LSE ready interrupt occurred or not @rmtoll CIFR LSERDYF LL_RCC_IsActiveFlag_LSERDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2588</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga2efd60d7f7935b86a4d3d380ac3b6298"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">LL_RCC_IsActiveFlag_PINRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)</div><div class="ttdoc">Check if RCC flag Pin reset is set or not. @rmtoll CSR PINRSTF LL_RCC_IsActiveFlag_PINRST.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2688</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga3cc90ee97c37c0ab453b70fc429a840c"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga3cc90ee97c37c0ab453b70fc429a840c">LL_RCC_IsActiveFlag_SFTRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)</div><div class="ttdoc">Check if RCC flag Software reset is set or not. @rmtoll CSR SFTRSTF LL_RCC_IsActiveFlag_SFTRST.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2698</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga40cc11ad218ea6afe9a357d2ba842db0"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga40cc11ad218ea6afe9a357d2ba842db0">LL_RCC_IsActiveFlag_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(void)</div><div class="ttdoc">Check if LSI ready interrupt occurred or not @rmtoll CIFR LSIRDYF LL_RCC_IsActiveFlag_LSIRDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2578</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga59419749c6b98cd0e35346cb0dd521ce"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59419749c6b98cd0e35346cb0dd521ce">LL_RCC_ClearFlag_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(void)</div><div class="ttdoc">Clear LSI ready interrupt flag @rmtoll CICR LSIRDYC LL_RCC_ClearFlag_LSIRDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2498</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga59e12ff611d18a1a937425f507b59955"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59e12ff611d18a1a937425f507b59955">LL_RCC_ClearFlag_LSECSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_LSECSS(void)</div><div class="ttdoc">Clear LSE Clock security system interrupt flag @rmtoll CICR LSECSSC LL_RCC_ClearFlag_LSECSS.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2568</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga5a420ff865f5aac33a3ab6956add866a"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga5a420ff865f5aac33a3ab6956add866a">LL_RCC_ClearResetFlags</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearResetFlags(void)</div><div class="ttdoc">Set RMVF bit to clear the reset flags. @rmtoll CSR RMVF LL_RCC_ClearResetFlags.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2728</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga75256a4edeb3869e15056b8b3975e92d"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga75256a4edeb3869e15056b8b3975e92d">LL_RCC_IsActiveFlag_LSECSS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSECSS(void)</div><div class="ttdoc">Check if LSE Clock security system interrupt occurred or not @rmtoll CIFR LSECSSF LL_RCC_IsActiveFlag...</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2648</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga776f8f14237167c515e37ae8d4a4dc1c"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga776f8f14237167c515e37ae8d4a4dc1c">LL_RCC_IsActiveFlag_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void)</div><div class="ttdoc">Check if HSE ready interrupt occurred or not @rmtoll CIFR HSERDYF LL_RCC_IsActiveFlag_HSERDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2608</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga77b73340c1ea5ce32f4e06b7af655ab1"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">LL_RCC_IsActiveFlag_WWDGRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(void)</div><div class="ttdoc">Check if RCC flag Window Watchdog reset is set or not. @rmtoll CSR WWDGRSTF LL_RCC_IsActiveFlag_WWDGR...</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2708</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga7b21463ff921d3c6df3260161d097f03"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga7b21463ff921d3c6df3260161d097f03">LL_RCC_IsActiveFlag_LPWRRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void)</div><div class="ttdoc">Check if RCC flag Low Power reset is set or not. @rmtoll CSR LPWRRSTF LL_RCC_IsActiveFlag_LPWRRST.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2668</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga864ca67fd541996b3698a26fce641fb6"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga864ca67fd541996b3698a26fce641fb6">LL_RCC_ClearFlag_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void)</div><div class="ttdoc">Clear HSI ready interrupt flag @rmtoll CICR HSIRDYC LL_RCC_ClearFlag_HSIRDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2518</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga892f827893a8a11d8af24d561574c9a1"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga892f827893a8a11d8af24d561574c9a1">LL_RCC_IsActiveFlag_OBLRST</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_OBLRST(void)</div><div class="ttdoc">Check if RCC flag Option byte reset is set or not. @rmtoll CSR OBLRSTF LL_RCC_IsActiveFlag_OBLRST.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2678</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_ga8adac88d2ed06a18eaecb7aeeb35fea5"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">LL_RCC_IsActiveFlag_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void)</div><div class="ttdoc">Check if HSI ready interrupt occurred or not @rmtoll CIFR HSIRDYF LL_RCC_IsActiveFlag_HSIRDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2598</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_gaabc9f1f6f55e23c9a7c3d8f7dabca4df"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">LL_RCC_ClearFlag_HSECSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void)</div><div class="ttdoc">Clear Clock security system interrupt flag @rmtoll CICR CSSC LL_RCC_ClearFlag_HSECSS.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2558</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_gab720be8166a7f08639d8a0e5476a8078"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gab720be8166a7f08639d8a0e5476a8078">LL_RCC_ClearFlag_HSI48RDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(void)</div><div class="ttdoc">Clear HSI48 ready interrupt flag @rmtoll CICR HSI48RDYC LL_RCC_ClearFlag_HSI48RDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2548</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_gac1b4e9e482781bd59f8ea7f573694fbc"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gac1b4e9e482781bd59f8ea7f573694fbc">LL_RCC_ClearFlag_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void)</div><div class="ttdoc">Clear PLL ready interrupt flag @rmtoll CICR PLLRDYC LL_RCC_ClearFlag_PLLRDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2538</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_gae05d5688ca8491724652ab6243685c65"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gae05d5688ca8491724652ab6243685c65">LL_RCC_ClearFlag_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void)</div><div class="ttdoc">Clear HSE ready interrupt flag @rmtoll CICR HSERDYC LL_RCC_ClearFlag_HSERDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2528</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___f_l_a_g___management_html_gaeffbf3feb91809ca66880737cb0043f0"><div class="ttname"><a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaeffbf3feb91809ca66880737cb0043f0">LL_RCC_IsActiveFlag_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void)</div><div class="ttdoc">Check if PLL ready interrupt occurred or not @rmtoll CIFR PLLRDYF LL_RCC_IsActiveFlag_PLLRDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2618</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_e_html_ga03f1df72bbbe1079a10d290e01797afc"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_e.html#ga03f1df72bbbe1079a10d290e01797afc">LL_RCC_HSE_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_Enable(void)</div><div class="ttdoc">Enable HSE crystal oscillator (HSE ON) @rmtoll CR HSEON LL_RCC_HSE_Enable.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:950</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_e_html_ga3ff0a43387450b9e82bdc850c3d85c77"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_e.html#ga3ff0a43387450b9e82bdc850c3d85c77">LL_RCC_HSE_DisableBypass</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)</div><div class="ttdoc">Disable HSE external oscillator (HSE Bypass) @rmtoll CR HSEBYP LL_RCC_HSE_DisableBypass.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:940</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_e_html_ga6e974a4c506e1983f3cc34031473037e"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_e.html#ga6e974a4c506e1983f3cc34031473037e">LL_RCC_HSE_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)</div><div class="ttdoc">Check if HSE oscillator Ready @rmtoll CR HSERDY LL_RCC_HSE_IsReady.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:970</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_e_html_gabe89f332b1d8d6be385e0ac742102faf"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_e.html#gabe89f332b1d8d6be385e0ac742102faf">LL_RCC_HSE_EnableBypass</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)</div><div class="ttdoc">Enable HSE external oscillator (HSE Bypass) @rmtoll CR HSEBYP LL_RCC_HSE_EnableBypass.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:930</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_e_html_gac9185c0d34b7774d5c5b96c2799ae776"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_e.html#gac9185c0d34b7774d5c5b96c2799ae776">LL_RCC_HSE_EnableCSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)</div><div class="ttdoc">Enable the Clock Security System. @rmtoll CR CSSON LL_RCC_HSE_EnableCSS.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:920</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_e_html_gacb26387b241a14f93d1d8310aff74078"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_e.html#gacb26387b241a14f93d1d8310aff74078">LL_RCC_HSE_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSE_Disable(void)</div><div class="ttdoc">Disable HSE crystal oscillator (HSE ON) @rmtoll CR HSEON LL_RCC_HSE_Disable.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:960</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_i48_html_gacdadc0acb74e9fe44000b0b9ffe89d25"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i48.html#gacdadc0acb74e9fe44000b0b9ffe89d25">LL_RCC_HSI48_GetCalibration</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)</div><div class="ttdoc">Get HSI48 Calibration value @rmtoll CRRCR HSI48CAL LL_RCC_HSI48_GetCalibration.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1113</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_i48_html_gad134aeb01e6a2f522027eee74861fee2"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i48.html#gad134aeb01e6a2f522027eee74861fee2">LL_RCC_HSI48_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI48_Disable(void)</div><div class="ttdoc">Disable HSI48 @rmtoll CRRCR HSI48ON LL_RCC_HSI48_Disable.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1093</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_i48_html_gad4fe802f294ffda3cc71d997f77b4e85"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i48.html#gad4fe802f294ffda3cc71d997f77b4e85">LL_RCC_HSI48_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)</div><div class="ttdoc">Check if HSI48 oscillator Ready @rmtoll CRRCR HSI48RDY LL_RCC_HSI48_IsReady.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1103</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_i48_html_gae500243e0a9ac7fe177b6c72d03ee84f"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i48.html#gae500243e0a9ac7fe177b6c72d03ee84f">LL_RCC_HSI48_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI48_Enable(void)</div><div class="ttdoc">Enable HSI48 @rmtoll CRRCR HSI48ON LL_RCC_HSI48_Enable.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1083</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_i_html_ga38d4fd158c616677a19398a9ace73706"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i.html#ga38d4fd158c616677a19398a9ace73706">LL_RCC_HSI_DisableInStopMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)</div><div class="ttdoc">Disable HSI in stop mode @rmtoll CR HSIKERON LL_RCC_HSI_DisableInStopMode.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:999</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_i_html_ga69fc96a7bd05f2d221c8c57ade09cde5"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i.html#ga69fc96a7bd05f2d221c8c57ade09cde5">LL_RCC_HSI_EnableInStopMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)</div><div class="ttdoc">Enable HSI even in stop mode.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:989</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_i_html_ga7378e93867ba13383054e284b8ec4b46"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i.html#ga7378e93867ba13383054e284b8ec4b46">LL_RCC_HSI_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_Disable(void)</div><div class="ttdoc">Disable HSI oscillator @rmtoll CR HSION LL_RCC_HSI_Disable.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1019</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_i_html_ga7df3a3681aaf5d6fffc190698e66fbc6"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i.html#ga7df3a3681aaf5d6fffc190698e66fbc6">LL_RCC_HSI_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_Enable(void)</div><div class="ttdoc">Enable HSI oscillator @rmtoll CR HSION LL_RCC_HSI_Enable.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1009</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_i_html_ga80b799f34d7a32793c6298c66034e65f"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i.html#ga80b799f34d7a32793c6298c66034e65f">LL_RCC_HSI_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)</div><div class="ttdoc">Check if HSI clock is ready @rmtoll CR HSIRDY LL_RCC_HSI_IsReady.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1029</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_i_html_ga944e422d8e8429f77f68216f00017cd1"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i.html#ga944e422d8e8429f77f68216f00017cd1">LL_RCC_HSI_GetCalibration</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)</div><div class="ttdoc">Get HSI Calibration value.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1041</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_i_html_gae8cfa820b4109a38cad940831419719d"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i.html#gae8cfa820b4109a38cad940831419719d">LL_RCC_HSI_SetCalibTrimming</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)</div><div class="ttdoc">Set HSI Calibration trimming.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1055</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___h_s_i_html_gaf5a3798ae9bf99631ec710e5e5978d4e"><div class="ttname"><a href="group___r_c_c___l_l___e_f___h_s_i.html#gaf5a3798ae9bf99631ec710e5e5978d4e">LL_RCC_HSI_GetCalibTrimming</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)</div><div class="ttdoc">Get HSI Calibration trimming @rmtoll ICSCR HSITRIM LL_RCC_HSI_GetCalibTrimming.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1065</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_ga0042575ccc553581464d7a3c9770c415"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga0042575ccc553581464d7a3c9770c415">LL_RCC_IsEnabledIT_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(void)</div><div class="ttdoc">Checks if LSE ready interrupt source is enabled or disabled. @rmtoll CIER LSERDYIE LL_RCC_IsEnabledIT...</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2896</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_ga0436c0ec61c028646dcf4b04c3b634c9"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga0436c0ec61c028646dcf4b04c3b634c9">LL_RCC_IsEnabledIT_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(void)</div><div class="ttdoc">Checks if HSI ready interrupt source is enabled or disabled. @rmtoll CIER HSIRDYIE LL_RCC_IsEnabledIT...</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2906</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_ga237dba6e7cfc2ce2db8293948b5955e0"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga237dba6e7cfc2ce2db8293948b5955e0">LL_RCC_EnableIT_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_HSERDY(void)</div><div class="ttdoc">Enable HSE ready interrupt @rmtoll CIER HSERDYIE LL_RCC_EnableIT_HSERDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2776</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_ga37bf674135c2aba7f1a4dc9e6eebbbe1"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">LL_RCC_EnableIT_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_HSIRDY(void)</div><div class="ttdoc">Enable HSI ready interrupt @rmtoll CIER HSIRDYIE LL_RCC_EnableIT_HSIRDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2766</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_ga3d8899de36e29c13f2031eb3ef9eb151"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga3d8899de36e29c13f2031eb3ef9eb151">LL_RCC_DisableIT_HSI48RDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_HSI48RDY(void)</div><div class="ttdoc">Disable HSI48 ready interrupt @rmtoll CIER HSI48RDYIE LL_RCC_DisableIT_HSI48RDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2866</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_ga47c995fe74c429c0323fa5be5518e5de"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga47c995fe74c429c0323fa5be5518e5de">LL_RCC_IsEnabledIT_LSECSS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSECSS(void)</div><div class="ttdoc">Checks if LSECSS interrupt source is enabled or disabled. @rmtoll CIER LSECSSIE LL_RCC_IsEnabledIT_LS...</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2946</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_ga4b83ce2e0a1d86e22c36df9e05599f20"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">LL_RCC_IsEnabledIT_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(void)</div><div class="ttdoc">Checks if PLL ready interrupt source is enabled or disabled. @rmtoll CIER PLLRDYIE LL_RCC_IsEnabledIT...</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2926</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_ga5623fca17b94ba2c0cb92257acff82be"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga5623fca17b94ba2c0cb92257acff82be">LL_RCC_EnableIT_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_LSERDY(void)</div><div class="ttdoc">Enable LSE ready interrupt @rmtoll CIER LSERDYIE LL_RCC_EnableIT_LSERDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2756</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_ga5d00ac4b072e6e1422f67d7e3595d9de"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga5d00ac4b072e6e1422f67d7e3595d9de">LL_RCC_EnableIT_LSECSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_LSECSS(void)</div><div class="ttdoc">Enable LSE clock security system interrupt @rmtoll CIER LSECSSIE LL_RCC_EnableIT_LSECSS.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2806</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_ga65d995145544b397d216df77846883c8"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga65d995145544b397d216df77846883c8">LL_RCC_DisableIT_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_HSERDY(void)</div><div class="ttdoc">Disable HSE ready interrupt @rmtoll CIER HSERDYIE LL_RCC_DisableIT_HSERDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2846</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_ga6c8bf947fe00b2914a52a62664062420"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga6c8bf947fe00b2914a52a62664062420">LL_RCC_IsEnabledIT_HSERDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(void)</div><div class="ttdoc">Checks if HSE ready interrupt source is enabled or disabled. @rmtoll CIER HSERDYIE LL_RCC_IsEnabledIT...</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2916</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_ga81e030cb31b2e1cc5138b19bda80571e"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga81e030cb31b2e1cc5138b19bda80571e">LL_RCC_DisableIT_HSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_HSIRDY(void)</div><div class="ttdoc">Disable HSI ready interrupt @rmtoll CIER HSIRDYIE LL_RCC_DisableIT_HSIRDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2836</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_ga94f56cf6e49b2c0b5c1ce4c7ee80294d"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#ga94f56cf6e49b2c0b5c1ce4c7ee80294d">LL_RCC_DisableIT_LSECSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_LSECSS(void)</div><div class="ttdoc">Disable LSE clock security system interrupt @rmtoll CIER LSECSSIE LL_RCC_DisableIT_LSECSS.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2876</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_gaafe55dd64d4da300ce613afca3f7ba66"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#gaafe55dd64d4da300ce613afca3f7ba66">LL_RCC_EnableIT_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_LSIRDY(void)</div><div class="ttdoc">Enable LSI ready interrupt @rmtoll CIER LSIRDYIE LL_RCC_EnableIT_LSIRDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2746</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_gab4a5f02eec2dc17771b5a832c8f7cc20"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">LL_RCC_EnableIT_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_PLLRDY(void)</div><div class="ttdoc">Enable PLL ready interrupt @rmtoll CIER PLLRDYIE LL_RCC_EnableIT_PLLRDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2786</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_gac035d09727cf565eaf1a28edcac6f305"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#gac035d09727cf565eaf1a28edcac6f305">LL_RCC_EnableIT_HSI48RDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableIT_HSI48RDY(void)</div><div class="ttdoc">Enable HSI48 ready interrupt @rmtoll CIER HSI48RDYIE LL_RCC_EnableIT_HSI48RDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2796</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_gad493f92dcecd124f9faaa76fd7710e9a"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#gad493f92dcecd124f9faaa76fd7710e9a">LL_RCC_DisableIT_LSERDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_LSERDY(void)</div><div class="ttdoc">Disable LSE ready interrupt @rmtoll CIER LSERDYIE LL_RCC_DisableIT_LSERDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2826</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_gad7ee6c86ab3c267e951d668d384c985f"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#gad7ee6c86ab3c267e951d668d384c985f">LL_RCC_DisableIT_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_LSIRDY(void)</div><div class="ttdoc">Disable LSI ready interrupt @rmtoll CIER LSIRDYIE LL_RCC_DisableIT_LSIRDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2816</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_gaf4f804969488a06489ea8550088c541f"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#gaf4f804969488a06489ea8550088c541f">LL_RCC_IsEnabledIT_LSIRDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(void)</div><div class="ttdoc">Checks if LSI ready interrupt source is enabled or disabled. @rmtoll CIER LSIRDYIE LL_RCC_IsEnabledIT...</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2886</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_gaf678409ed4633ae53cf2edf3e16995d6"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#gaf678409ed4633ae53cf2edf3e16995d6">LL_RCC_DisableIT_PLLRDY</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableIT_PLLRDY(void)</div><div class="ttdoc">Disable PLL ready interrupt @rmtoll CIER PLLRDYIE LL_RCC_DisableIT_PLLRDY.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2856</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___i_t___management_html_gafb9bd2161857a04a1b018118d24945e1"><div class="ttname"><a href="group___r_c_c___l_l___e_f___i_t___management.html#gafb9bd2161857a04a1b018118d24945e1">LL_RCC_IsEnabledIT_HSI48RDY</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSI48RDY(void)</div><div class="ttdoc">Checks if HSI48 ready interrupt source is enabled or disabled. @rmtoll CIER HSI48RDYIE LL_RCC_IsEnabl...</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2936</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_c_o_html_ga0c03ff9010071adf2196caa5b55e9d7b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga0c03ff9010071adf2196caa5b55e9d7b">LL_RCC_LSCO_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSCO_Disable(void)</div><div class="ttdoc">Disable Low speed clock @rmtoll BDCR LSCOEN LL_RCC_LSCO_Disable.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1299</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_c_o_html_ga2f1577e2f8d09be3181b65e0c05b9beb"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga2f1577e2f8d09be3181b65e0c05b9beb">LL_RCC_LSCO_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSCO_Enable(void)</div><div class="ttdoc">Enable Low speed clock @rmtoll BDCR LSCOEN LL_RCC_LSCO_Enable.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1289</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_c_o_html_ga4a5c131f74a18545e4cd993ac5ec2a37"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga4a5c131f74a18545e4cd993ac5ec2a37">LL_RCC_LSCO_SetSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)</div><div class="ttdoc">Configure Low speed clock selection @rmtoll BDCR LSCOSEL LL_RCC_LSCO_SetSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1312</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_c_o_html_ga9012b6d17ca8d8993dd543c55bc3517a"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga9012b6d17ca8d8993dd543c55bc3517a">LL_RCC_LSCO_GetSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void)</div><div class="ttdoc">Get Low speed clock selection @rmtoll BDCR LSCOSEL LL_RCC_LSCO_GetSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1324</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_e_html_ga2d7d65f46d5f2a53e20aee053a20e432"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#ga2d7d65f46d5f2a53e20aee053a20e432">LL_RCC_LSE_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_Disable(void)</div><div class="ttdoc">Disable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL_RCC_LSE_Disable.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1141</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_e_html_ga6549e6703b0b96fc154f7b014961f890"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#ga6549e6703b0b96fc154f7b014961f890">LL_RCC_LSE_EnableBypass</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)</div><div class="ttdoc">Enable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL_RCC_LSE_EnableBypass.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1151</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_e_html_ga7a021c25347c18d772f9d2643897578b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#ga7a021c25347c18d772f9d2643897578b">LL_RCC_LSE_DisableCSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)</div><div class="ttdoc">Disable Clock security system on LSE.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1213</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_e_html_ga88c81420b7f4d8f799aeee46785511df"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#ga88c81420b7f4d8f799aeee46785511df">LL_RCC_LSE_GetDriveCapability</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)</div><div class="ttdoc">Get LSE oscillator drive capability @rmtoll BDCR LSEDRV LL_RCC_LSE_GetDriveCapability.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1191</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_e_html_ga936246430a6af1b5655b1b7c9173c36a"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#ga936246430a6af1b5655b1b7c9173c36a">LL_RCC_LSE_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_Enable(void)</div><div class="ttdoc">Enable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL_RCC_LSE_Enable.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1131</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_e_html_gae6dd89879b0a57f02d7fea00ed894844"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#gae6dd89879b0a57f02d7fea00ed894844">LL_RCC_LSE_DisableBypass</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)</div><div class="ttdoc">Disable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL_RCC_LSE_DisableBypass.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1161</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_e_html_gae7753068082fb56a76c8dd718d8ab7c1"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#gae7753068082fb56a76c8dd718d8ab7c1">LL_RCC_LSE_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)</div><div class="ttdoc">Check if LSE oscillator Ready @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1223</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_e_html_gaf7fa11426f1ecc40dfbe1b2b7b253876"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#gaf7fa11426f1ecc40dfbe1b2b7b253876">LL_RCC_LSE_SetDriveCapability</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)</div><div class="ttdoc">Set LSE oscillator drive capability.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1177</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_e_html_gaf9fd67e99fb33e348169a8a79862e9ef"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#gaf9fd67e99fb33e348169a8a79862e9ef">LL_RCC_LSE_EnableCSS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)</div><div class="ttdoc">Enable Clock security system on LSE. @rmtoll BDCR LSECSSON LL_RCC_LSE_EnableCSS.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1201</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_e_html_gaffd858ce9856a68d2d893cf75f37745f"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_e.html#gaffd858ce9856a68d2d893cf75f37745f">LL_RCC_LSE_IsCSSDetected</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)</div><div class="ttdoc">Check if CSS on LSE failure Detection @rmtoll BDCR LSECSSD LL_RCC_LSE_IsCSSDetected.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1233</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_i_html_ga4165b73b9d05a0b0ebf283acc6db2f35"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_i.html#ga4165b73b9d05a0b0ebf283acc6db2f35">LL_RCC_LSI_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSI_Enable(void)</div><div class="ttdoc">Enable LSI Oscillator @rmtoll CSR LSION LL_RCC_LSI_Enable.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1251</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_i_html_gaa7661c6b0a8edd9d0f4466b22b11aae2"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_i.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">LL_RCC_LSI_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)</div><div class="ttdoc">Check if LSI is Ready @rmtoll CSR LSIRDY LL_RCC_LSI_IsReady.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1271</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___l_s_i_html_gaf5e7ebb7d4d7c88df0dbd9293e6a685b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___l_s_i.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">LL_RCC_LSI_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_LSI_Disable(void)</div><div class="ttdoc">Disable LSI Oscillator @rmtoll CSR LSION LL_RCC_LSI_Disable.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1261</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___m_c_o_html_ga531fbb087ed71e95a1c47c848fad6638"><div class="ttname"><a href="group___r_c_c___l_l___e_f___m_c_o.html#ga531fbb087ed71e95a1c47c848fad6638">LL_RCC_ConfigMCO</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)</div><div class="ttdoc">Configure MCOx @rmtoll CFGR MCOSEL LL_RCC_ConfigMCO  CFGR MCOPRE LL_RCC_ConfigMCO.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1496</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_ga0d5975a2bb7111ff9dc46cfbffd3d832"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">LL_RCC_PLL_GetDivider</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)</div><div class="ttdoc">Get Division factor for the main PLL and other PLL @rmtoll PLLCFGR PLLM LL_RCC_PLL_GetDivider.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2378</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_ga2750df8ba57b39f426e73de366444bd2"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga2750df8ba57b39f426e73de366444bd2">LL_RCC_PLL_ConfigDomain_SYS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div><div class="ttdoc">Configure PLL used for SYSCLK Domain.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2127</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_ga2fa76fbe2c7f4db07eee43dc259c53fd"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">LL_RCC_PLL_GetQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)</div><div class="ttdoc">Get Main PLL division factor for PLLQ.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2337</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_ga37de31cae3138fb9557f1f7a5c1d4097"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga37de31cae3138fb9557f1f7a5c1d4097">LL_RCC_PLL_IsEnabledDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_48M(void)</div><div class="ttdoc">Check if PLL output mapped on 48MHz domain clock is enabled @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_IsEnabl...</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2446</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_ga4ded7a3fe19720a3818098b097a6d777"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga4ded7a3fe19720a3818098b097a6d777">LL_RCC_PLL_DisableDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_DisableDomain_48M(void)</div><div class="ttdoc">Disable PLL output mapped on 48MHz domain clock.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2436</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_ga5073ee320f5b0711bba681f9364f46ec"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga5073ee320f5b0711bba681f9364f46ec">LL_RCC_PLL_ConfigDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div><div class="ttdoc">Configure PLL used for 48Mhz domain clock.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2242</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_ga6d08058714eed86b99b64833dcfdc89d"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga6d08058714eed86b99b64833dcfdc89d">LL_RCC_PLL_DisableDomain_ADC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_DisableDomain_ADC(void)</div><div class="ttdoc">Disable PLL output mapped on ADC domain clock.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2402</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_ga70f96967bb551a506fca31eb0840a1be"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga70f96967bb551a506fca31eb0840a1be">LL_RCC_PLL_IsEnabledDomain_ADC</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_ADC(void)</div><div class="ttdoc">Check if PLL output mapped on ADC domain clock is enabled @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_IsEnabled...</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2412</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_ga721b467fddb230113bfd9d78ea682483"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga721b467fddb230113bfd9d78ea682483">LL_RCC_PLL_ConfigDomain_ADC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div><div class="ttdoc">Configure PLL used for ADC domain clock.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2197</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_ga86334eeeb7d86032a1087bf1b0fb1860"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga86334eeeb7d86032a1087bf1b0fb1860">LL_RCC_PLL_IsReady</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)</div><div class="ttdoc">Check if PLL Ready @rmtoll CR PLLRDY LL_RCC_PLL_IsReady.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2084</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_ga86d714579aac9b2f9b3216b6825c369b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga86d714579aac9b2f9b3216b6825c369b">LL_RCC_PLL_Enable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_Enable(void)</div><div class="ttdoc">Enable PLL @rmtoll CR PLLON LL_RCC_PLL_Enable.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2063</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_ga88b78c3e1c52643b0770e59fa6b27b30"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga88b78c3e1c52643b0770e59fa6b27b30">LL_RCC_PLL_DisableDomain_SYS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_DisableDomain_SYS(void)</div><div class="ttdoc">Disable PLL output mapped on SYSCLK domain.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2470</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_ga99fe1b554c8f04d8fed520689c3ec3b8"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga99fe1b554c8f04d8fed520689c3ec3b8">LL_RCC_PLL_GetP</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)</div><div class="ttdoc">Get Main PLL division factor for PLLP.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2322</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_ga9d9b3802b37694ec9290e80438637a85"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga9d9b3802b37694ec9290e80438637a85">LL_RCC_PLL_GetMainSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)</div><div class="ttdoc">Get the oscillator used as PLL clock source. @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_GetMainSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2270</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_ga9e3b0e21f16147d992e0df9b87c410bd"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#ga9e3b0e21f16147d992e0df9b87c410bd">LL_RCC_PLL_Disable</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_Disable(void)</div><div class="ttdoc">Disable PLL.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2074</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_gab03a55b3dfe05c5901bbd9b6c6fee0a0"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">LL_RCC_PLL_SetMainSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)</div><div class="ttdoc">Configure PLL clock source @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_SetMainSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2257</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_gab2eda08d7c23715c04620e5dfac0fd1d"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#gab2eda08d7c23715c04620e5dfac0fd1d">LL_RCC_PLL_GetR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)</div><div class="ttdoc">Get Main PLL division factor for PLLR.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2352</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_gabcb759b1d1f25ffb7625a30cd5b9cafa"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#gabcb759b1d1f25ffb7625a30cd5b9cafa">LL_RCC_PLL_EnableDomain_ADC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_EnableDomain_ADC(void)</div><div class="ttdoc">Enable PLL output mapped on ADC domain clock @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_EnableDomain_ADC.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2388</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_gabcbd16f33a9493c356620b6fb1accc37"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#gabcbd16f33a9493c356620b6fb1accc37">LL_RCC_PLL_IsEnabledDomain_SYS</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_SYS(void)</div><div class="ttdoc">Check if PLL output mapped on SYSCLK domain clock is enabled @rmtoll PLLCFGR PLLREN LL_RCC_PLL_IsEnab...</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2480</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_gacaed1b53cb0a74900e6636eaa447e421"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#gacaed1b53cb0a74900e6636eaa447e421">LL_RCC_PLL_EnableDomain_SYS</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)</div><div class="ttdoc">Enable PLL output mapped on SYSCLK domain @rmtoll PLLCFGR PLLREN LL_RCC_PLL_EnableDomain_SYS.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2456</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_gad6a634beb13d8d21b62ba996eeab53c4"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#gad6a634beb13d8d21b62ba996eeab53c4">LL_RCC_PLL_GetN</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)</div><div class="ttdoc">Get Main PLL multiplication factor for VCO @rmtoll PLLCFGR PLLN LL_RCC_PLL_GetN.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2280</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___p_l_l_html_gaf1ee48fdb4cfaf2d758b5e169b4f51e9"><div class="ttname"><a href="group___r_c_c___l_l___e_f___p_l_l.html#gaf1ee48fdb4cfaf2d758b5e169b4f51e9">LL_RCC_PLL_EnableDomain_48M</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_PLL_EnableDomain_48M(void)</div><div class="ttdoc">Enable PLL output mapped on 48MHz domain clock @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_EnableDomain_48M.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2422</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___peripheral___clock___source_html_ga21a95ac87202467d9210b0cbdb3b1e96"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga21a95ac87202467d9210b0cbdb3b1e96">LL_RCC_GetI2SClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)</div><div class="ttdoc">Get I2Sx clock source @rmtoll CCIPR I2S23SEL LL_RCC_GetI2SClockSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1871</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___peripheral___clock___source_html_ga288672391403904722b1f3dd2110aa02"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga288672391403904722b1f3dd2110aa02">LL_RCC_SetUSARTClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)</div><div class="ttdoc">Configure USARTx clock source @rmtoll CCIPR USARTxSEL LL_RCC_SetUSARTClockSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1527</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___peripheral___clock___source_html_ga2d996455f1d3262334a768759c21dcb9"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga2d996455f1d3262334a768759c21dcb9">LL_RCC_GetRNGClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)</div><div class="ttdoc">Get RNGx clock source @rmtoll CCIPR CLK48SEL LL_RCC_GetRNGClockSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1903</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___peripheral___clock___source_html_ga3cb85b3dbfb4a2dbf1d4954c5899af3d"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga3cb85b3dbfb4a2dbf1d4954c5899af3d">LL_RCC_GetADCClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)</div><div class="ttdoc">Get ADCx clock source @rmtoll CCIPR ADCSEL LL_RCC_GetADCClockSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1938</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___peripheral___clock___source_html_ga6fd46129fa862aeadf9d63a4c5af5804"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga6fd46129fa862aeadf9d63a4c5af5804">LL_RCC_SetI2CClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)</div><div class="ttdoc">Configure I2Cx clock source @rmtoll CCIPR I2CxSEL LL_RCC_SetI2CClockSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1590</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___peripheral___clock___source_html_ga75d659a6d7a98ef34b4444ddc57b5e7b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga75d659a6d7a98ef34b4444ddc57b5e7b">LL_RCC_GetUSARTClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)</div><div class="ttdoc">Get USARTx clock source @rmtoll CCIPR USARTxSEL LL_RCC_GetUSARTClockSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1746</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___peripheral___clock___source_html_ga805a723838574f6b0a0f7bfbf504c605"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga805a723838574f6b0a0f7bfbf504c605">LL_RCC_SetADCClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)</div><div class="ttdoc">Configure ADC clock source @rmtoll CCIPR ADC12SEL LL_RCC_SetADCClockSource  CCIPR ADC345SEL LL_RCC_Se...</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1704</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___peripheral___clock___source_html_ga84816623364baa5eedd967cc8a34cd97"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga84816623364baa5eedd967cc8a34cd97">LL_RCC_SetRNGClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)</div><div class="ttdoc">Configure RNG clock source @rmtoll CCIPR CLK48SEL LL_RCC_SetRNGClockSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1671</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___peripheral___clock___source_html_ga885fc4f302fc2c94d362c6f430c1f409"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga885fc4f302fc2c94d362c6f430c1f409">LL_RCC_GetSAIClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)</div><div class="ttdoc">Get SAIx clock source @rmtoll CCIPR SAI1SEL LL_RCC_GetSAIClockSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1855</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___peripheral___clock___source_html_ga8b8c19ec0e2ef7490fa7f1894fa2ec29"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29">LL_RCC_SetLPTIMClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)</div><div class="ttdoc">Configure LPTIMx clock source @rmtoll CCIPR LPTIM1SEL LL_RCC_SetLPTIMClockSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1606</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___peripheral___clock___source_html_gaa0908786ed2341af7205871be632d2f7"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaa0908786ed2341af7205871be632d2f7">LL_RCC_SetLPUARTClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)</div><div class="ttdoc">Configure LPUART1x clock source @rmtoll CCIPR LPUART1SEL LL_RCC_SetLPUARTClockSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1565</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___peripheral___clock___source_html_gaa0f41525892cbb58c7df0eaafd5596f7"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaa0f41525892cbb58c7df0eaafd5596f7">LL_RCC_GetLPUARTClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)</div><div class="ttdoc">Get LPUARTx clock source @rmtoll CCIPR LPUART1SEL LL_RCC_GetLPUARTClockSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1787</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___peripheral___clock___source_html_gabc8d8c7f8d3660828000b0bbef9dacef"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc8d8c7f8d3660828000b0bbef9dacef">LL_RCC_GetLPTIMClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)</div><div class="ttdoc">Get LPTIMx clock source @rmtoll CCIPR LPTIMxSEL LL_RCC_GetLPTIMClockSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1835</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___peripheral___clock___source_html_gabc995cb54503060fa5ddd21ac2050f0f"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc995cb54503060fa5ddd21ac2050f0f">LL_RCC_SetUSBClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)</div><div class="ttdoc">Configure USB clock source @rmtoll CCIPR CLK48SEL LL_RCC_SetUSBClockSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1684</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___peripheral___clock___source_html_gad758b03a0bc66710b19b02b2337024ec"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gad758b03a0bc66710b19b02b2337024ec">LL_RCC_GetI2CClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)</div><div class="ttdoc">Get I2Cx clock source @rmtoll CCIPR I2CxSEL LL_RCC_GetI2CClockSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1818</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___peripheral___clock___source_html_gadd2971a16f3fb323324233cdc1c20f76"><div class="ttname"><a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gadd2971a16f3fb323324233cdc1c20f76">LL_RCC_GetUSBClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)</div><div class="ttdoc">Get USBx clock source @rmtoll CCIPR CLK48SEL LL_RCC_GetUSBClockSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1917</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___r_t_c_html_ga227a3b3aa0575d595313790175e76435"><div class="ttname"><a href="group___r_c_c___l_l___e_f___r_t_c.html#ga227a3b3aa0575d595313790175e76435">LL_RCC_ForceBackupDomainReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)</div><div class="ttdoc">Force the Backup domain reset @rmtoll BDCR BDRST LL_RCC_ForceBackupDomainReset.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2034</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___r_t_c_html_ga2a628a30073b69f94c6141ecd58295d6"><div class="ttname"><a href="group___r_c_c___l_l___e_f___r_t_c.html#ga2a628a30073b69f94c6141ecd58295d6">LL_RCC_GetRTCClockSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)</div><div class="ttdoc">Get RTC Clock Source @rmtoll BDCR RTCSEL LL_RCC_GetRTCClockSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1994</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___r_t_c_html_ga47fad22a32a0f7132868e28289b16f88"><div class="ttname"><a href="group___r_c_c___l_l___e_f___r_t_c.html#ga47fad22a32a0f7132868e28289b16f88">LL_RCC_IsEnabledRTC</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)</div><div class="ttdoc">Check if RTC has been enabled or not @rmtoll BDCR RTCEN LL_RCC_IsEnabledRTC.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2024</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___r_t_c_html_ga5916910fa30029f1741fa6835d23db6b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___r_t_c.html#ga5916910fa30029f1741fa6835d23db6b">LL_RCC_SetRTCClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)</div><div class="ttdoc">Set RTC Clock Source.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1980</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___r_t_c_html_gac52a1db0154301559c493145c3e5a37d"><div class="ttname"><a href="group___r_c_c___l_l___e_f___r_t_c.html#gac52a1db0154301559c493145c3e5a37d">LL_RCC_ReleaseBackupDomainReset</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)</div><div class="ttdoc">Release the Backup domain reset @rmtoll BDCR BDRST LL_RCC_ReleaseBackupDomainReset.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2044</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___r_t_c_html_gacb6141a9d0d986192babfb1b5b0849b5"><div class="ttname"><a href="group___r_c_c___l_l___e_f___r_t_c.html#gacb6141a9d0d986192babfb1b5b0849b5">LL_RCC_DisableRTC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_DisableRTC(void)</div><div class="ttdoc">Disable RTC @rmtoll BDCR RTCEN LL_RCC_DisableRTC.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2014</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___r_t_c_html_gafd55bc3513e4b60cf5341efb57d49789"><div class="ttname"><a href="group___r_c_c___l_l___e_f___r_t_c.html#gafd55bc3513e4b60cf5341efb57d49789">LL_RCC_EnableRTC</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_EnableRTC(void)</div><div class="ttdoc">Enable RTC @rmtoll BDCR RTCEN LL_RCC_EnableRTC.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:2004</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___system_html_ga0c3940f271ef48caf597abe88668ecf1"><div class="ttname"><a href="group___r_c_c___l_l___e_f___system.html#ga0c3940f271ef48caf597abe88668ecf1">LL_RCC_GetAPB1Prescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)</div><div class="ttdoc">Get APB1 prescaler @rmtoll CFGR PPRE1 LL_RCC_GetAPB1Prescaler.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1445</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___system_html_ga19c9cd16c74bf79bc08e75e1a182d98b"><div class="ttname"><a href="group___r_c_c___l_l___e_f___system.html#ga19c9cd16c74bf79bc08e75e1a182d98b">LL_RCC_GetAHBPrescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)</div><div class="ttdoc">Get AHB prescaler @rmtoll CFGR HPRE LL_RCC_GetAHBPrescaler.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1430</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___system_html_ga2e26a68b86dfe285aabaa5d6707086e4"><div class="ttname"><a href="group___r_c_c___l_l___e_f___system.html#ga2e26a68b86dfe285aabaa5d6707086e4">LL_RCC_SetAHBPrescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)</div><div class="ttdoc">Set AHB prescaler @rmtoll CFGR HPRE LL_RCC_SetAHBPrescaler.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1379</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___system_html_ga46141696cad09a131c4a0d6d799269aa"><div class="ttname"><a href="group___r_c_c___l_l___e_f___system.html#ga46141696cad09a131c4a0d6d799269aa">LL_RCC_GetSysClkSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)</div><div class="ttdoc">Get the system clock source @rmtoll CFGR SWS LL_RCC_GetSysClkSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1359</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___system_html_ga7a644ead8a37cf74b0544d45db576285"><div class="ttname"><a href="group___r_c_c___l_l___e_f___system.html#ga7a644ead8a37cf74b0544d45db576285">LL_RCC_SetAPB1Prescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)</div><div class="ttdoc">Set APB1 prescaler @rmtoll CFGR PPRE1 LL_RCC_SetAPB1Prescaler.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1395</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___system_html_gaa1ff004532ea545d151b41b6820b7cf4"><div class="ttname"><a href="group___r_c_c___l_l___e_f___system.html#gaa1ff004532ea545d151b41b6820b7cf4">LL_RCC_SetAPB2Prescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)</div><div class="ttdoc">Set APB2 prescaler @rmtoll CFGR PPRE2 LL_RCC_SetAPB2Prescaler.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1411</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___system_html_gade07cf0061a8196c45276d7d87caa74e"><div class="ttname"><a href="group___r_c_c___l_l___e_f___system.html#gade07cf0061a8196c45276d7d87caa74e">LL_RCC_SetSysClkSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)</div><div class="ttdoc">Configure the system clock source @rmtoll CFGR SW LL_RCC_SetSysClkSource.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1346</div></div>
<div class="ttc" id="agroup___r_c_c___l_l___e_f___system_html_gae36073790d83b6245c874b3f61cca3f3"><div class="ttname"><a href="group___r_c_c___l_l___e_f___system.html#gae36073790d83b6245c874b3f61cca3f3">LL_RCC_GetAPB2Prescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)</div><div class="ttdoc">Get APB2 prescaler @rmtoll CFGR PPRE2 LL_RCC_GetAPB2Prescaler.</div><div class="ttdef"><b>Definition</b> stm32g4xx_ll_rcc.h:1460</div></div>
<div class="ttc" id="astm32g4xx_8h_html"><div class="ttname"><a href="stm32g4xx_8h.html">stm32g4xx.h</a></div><div class="ttdoc">CMSIS STM32G4xx Device Peripheral Access Layer Header File.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4a641c0132b02eb79ff10d90744dd816.html">Code_Robot0.2</a></li><li class="navelem"><a class="el" href="dir_bdb69fe29a31890b99923f4c9250acbb.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_e39bf5a6fde21f8487bf7a86953b29f4.html">STM32G4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_cf3c3af35870d411fe0ca8615da7e3cd.html">Inc</a></li><li class="navelem"><a class="el" href="stm32g4xx__ll__rcc_8h.html">stm32g4xx_ll_rcc.h</a></li>
    <li class="footer">Généré par <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
