#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Nov 14 21:48:25 2021
# Process ID: 22100
# Current directory: E:/arch_labs_2021/lab4/Exp4/Exp4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18556 E:\arch_labs_2021\lab4\Exp4\Exp4\Exp4.xpr
# Log file: E:/arch_labs_2021/lab4/Exp4/Exp4/vivado.log
# Journal file: E:/arch_labs_2021/lab4/Exp4/Exp4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/arch_labs_2021/lab4/Exp4/Exp4/Exp4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Zonghui Wang/Desktop/risc v/Code4Teach/Exp4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ROM_D' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'ROM_D' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'Exp4.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1022.059 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/arch_labs_2021/lab4/Exp4/Exp4/Exp4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/arch_labs_2021/lab4/Exp4/Exp4/Exp4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/arch_labs_2021/lab4/Exp4/Exp4/Exp4.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/arch_labs_2021/lab4/Exp4/Exp4/Exp4.sim/sim_1/behav/xsim/mem_test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/arch_labs_2021/lab4/Exp4/Exp4/Exp4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
WARNING: [VRFC 10-3380] identifier 'ADDR_BITS' is used before its declaration [E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/cache.v:8]
WARNING: [VRFC 10-3380] identifier 'TAG_BITS' is used before its declaration [E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/cache.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/cmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/sim/cmu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/sim/inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/sim/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arch_labs_2021/lab4/Exp4/Exp4/Exp4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/arch_labs_2021/lab4/Exp4/Exp4/Exp4.sim/sim_1/behav/xsim'
"xelab -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6b382772ef754ad2ae155e9aebccdccf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/cmu.v" Line 1. Module cmu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/cache.v" Line 5. Module cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/cmu.v" Line 1. Module cmu_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/cache.v" Line 5. Module cache_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.cmu_default
Compiling module xil_defaultlib.cmu_sim
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/arch_labs_2021/lab4/Exp4/Exp4/Exp4.sim/sim_1/behav/xsim/xsim.dir/sim_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/arch_labs_2021/lab4/Exp4/Exp4/Exp4.sim/sim_1/behav/xsim/xsim.dir/sim_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 14 22:08:32 2021. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 14 22:08:32 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1022.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/arch_labs_2021/lab4/Exp4/Exp4/Exp4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_behav -key {Behavioral:sim_1:Functional:sim_top} -tclbatch {sim_top.tcl} -view {E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/wave/sim_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/wave/sim_top_behav.wcfg
source sim_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1022.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1022.059 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'data_ram' [E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/sim/data_ram.v:1]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'data_ram()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/data_ram.v
	(Active) Duplicate found at line 1 of file E:/arch_labs_2021/lab4/Exp4/Exp4/code/cache/sim/data_ram.v
[Sun Nov 14 23:14:08 2021] Launched synth_1...
Run output will be captured here: E:/arch_labs_2021/lab4/Exp4/Exp4/Exp4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Nov 14 23:20:04 2021] Launched impl_1...
Run output will be captured here: E:/arch_labs_2021/lab4/Exp4/Exp4/Exp4.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 14 23:30:19 2021] Launched impl_1...
Run output will be captured here: E:/arch_labs_2021/lab4/Exp4/Exp4/Exp4.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 14 23:36:25 2021...
