#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 24 23:21:46 2020
# Process ID: 17362
# Current directory: /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1
# Command line: vivado -log pulsegen_v.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pulsegen_v.tcl
# Log file: /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v.vds
# Journal file: /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source pulsegen_v.tcl -notrace
Command: synth_design -top pulsegen_v -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17383 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1306.324 ; gain = 86.672 ; free physical = 275 ; free virtual = 32896
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pulsegen_v' [/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/pulsegen_v.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pulsegen_v' (1#1) [/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/pulsegen_v.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1350.949 ; gain = 131.297 ; free physical = 284 ; free virtual = 32911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1350.949 ; gain = 131.297 ; free physical = 283 ; free virtual = 32910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1358.953 ; gain = 139.301 ; free physical = 283 ; free virtual = 32910
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'trigger_reg' [/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/pulsegen_v.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1366.961 ; gain = 147.309 ; free physical = 257 ; free virtual = 32894
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pulsegen_v 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (valid_out_reg)
INFO: [Synth 8-3886] merging instance 'O_reg[1]' (FDR) to 'O_reg[2]'
INFO: [Synth 8-3886] merging instance 'O_reg[2]' (FDR) to 'O_reg[3]'
INFO: [Synth 8-3886] merging instance 'O_reg[3]' (FDR) to 'O_reg[4]'
INFO: [Synth 8-3886] merging instance 'O_reg[4]' (FDR) to 'O_reg[5]'
INFO: [Synth 8-3886] merging instance 'O_reg[5]' (FDR) to 'O_reg[6]'
INFO: [Synth 8-3886] merging instance 'O_reg[6]' (FDR) to 'O_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\O_reg[7] )
WARNING: [Synth 8-3332] Sequential element (trigger_reg) is unused and will be removed from module pulsegen_v.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'trigger_reg/Q' [/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/pulsegen_v.v:44]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/pulsegen_v.v:44]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/pulsegen_v.v:44]
WARNING: [Synth 8-3332] Sequential element (trigger_reg__0) is unused and will be removed from module pulsegen_v.
WARNING: [Synth 8-3332] Sequential element (O_reg[7]) is unused and will be removed from module pulsegen_v.
WARNING: [Synth 8-3332] Sequential element (valid_out_reg) is unused and will be removed from module pulsegen_v.
WARNING: [Synth 8-3332] Sequential element (reset_reg) is unused and will be removed from module pulsegen_v.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 207 ; free virtual = 32690
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 206 ; free virtual = 32689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 205 ; free virtual = 32687
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 204 ; free virtual = 32687
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 204 ; free virtual = 32687
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 204 ; free virtual = 32687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 204 ; free virtual = 32687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 204 ; free virtual = 32687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 204 ; free virtual = 32687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     1|
|4     |FDRE |     3|
|5     |IBUF |     1|
|6     |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    17|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 204 ; free virtual = 32687
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 206 ; free virtual = 32689
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.711 ; gain = 278.051 ; free physical = 206 ; free virtual = 32689
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 6 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:07 . Memory (MB): peak = 1640.754 ; gain = 432.883 ; free physical = 216 ; free virtual = 32640
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pulsegen_v_utilization_synth.rpt -pb pulsegen_v_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1664.766 ; gain = 0.000 ; free physical = 211 ; free virtual = 32639
INFO: [Common 17-206] Exiting Vivado at Thu Dec 24 23:23:08 2020...
