Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 19:13:47 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                               WorstPath to Src                                                              |                                                                                                                             Path #1                                                                                                                            |                                                                                                           WorstPath from Dst                                                                                                          |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                       3.125 |                                                                                                                                                                                                                                                          3.125 |                                                                                                                                                                                                                                 3.125 |
| Path Delay                |                                                                                                                                      12.750 |                                                                                                                                                                                                                                                         20.107 |                                                                                                                                                                                                                                19.671 |
| Logic Delay               | 3.256(26%)                                                                                                                                  | 5.416(27%)                                                                                                                                                                                                                                                     | 5.025(26%)                                                                                                                                                                                                                            |
| Net Delay                 | 9.494(74%)                                                                                                                                  | 14.691(73%)                                                                                                                                                                                                                                                    | 14.646(74%)                                                                                                                                                                                                                           |
| Clock Skew                |                                                                                                                                      -0.106 |                                                                                                                                                                                                                                                         -0.122 |                                                                                                                                                                                                                                -0.103 |
| Slack                     |                                                                                                                                      -9.740 |                                                                                                                                                                                                                                                        -17.113 |                                                                                                                                                                                                                               -16.757 |
| Timing Exception          |                                                                                                                                             |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                       |
| Bounding Box Size         | 11% x 2%                                                                                                                                    | 11% x 3%                                                                                                                                                                                                                                                       | 12% x 3%                                                                                                                                                                                                                              |
| Clock Region Distance     | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)                                                                                                                                                                                                                                |
| Cumulative Fanout         |                                                                                                                                         177 |                                                                                                                                                                                                                                                            313 |                                                                                                                                                                                                                                   332 |
| Fixed Loc                 |                                                                                                                                           0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |
| Fixed Route               |                                                                                                                                           0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |
| Hold Fix Detour           |                                                                                                                                           0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |
| Combined LUT Pairs        |                                                                                                                                           0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |
| Clock Relationship        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed                                                                                                                                                                                                                          |
| Logic Levels              |                                                                                                                                          26 |                                                                                                                                                                                                                                                             49 |                                                                                                                                                                                                                                    44 |
| Routes                    |                                                                                                                                          26 |                                                                                                                                                                                                                                                             49 |                                                                                                                                                                                                                                    45 |
| Logical Path              | FDSE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT3 LUT4 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 FDSE | FDSE LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 FDSE |
| Start Point Clock         | clk                                                                                                                                         | clk                                                                                                                                                                                                                                                            | clk                                                                                                                                                                                                                                   |
| End Point Clock           | clk                                                                                                                                         | clk                                                                                                                                                                                                                                                            | clk                                                                                                                                                                                                                                   |
| DSP Block                 | None                                                                                                                                        | None                                                                                                                                                                                                                                                           | None                                                                                                                                                                                                                                  |
| BRAM                      | None                                                                                                                                        | None                                                                                                                                                                                                                                                           | None                                                                                                                                                                                                                                  |
| IO Crossings              |                                                                                                                                           0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |
| SLR Crossings             |                                                                                                                                           0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |
| PBlocks                   |                                                                                                                                           0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |
| High Fanout               |                                                                                                                                          16 |                                                                                                                                                                                                                                                             15 |                                                                                                                                                                                                                                    26 |
| Dont Touch                |                                                                                                                                           0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |
| Mark Debug                |                                                                                                                                           0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                      | FDRE/C                                                                                                                                                                                                                                                         | FDSE/C                                                                                                                                                                                                                                |
| End Point Pin Primitive   | FDRE/D                                                                                                                                      | FDSE/D                                                                                                                                                                                                                                                         | FDSE/S                                                                                                                                                                                                                                |
| Start Point Pin           | sr_p.sr_1_5.pt_fast[0]/C                                                                                                                    | sr_p.sr_1_4.pt_ret_13/C                                                                                                                                                                                                                                        | sr_p.sr_1_15.pt[1]/C                                                                                                                                                                                                                  |
| End Point Pin             | sr_p.sr_1_4.pt_ret_13/D                                                                                                                     | sr_p.sr_1_15.pt[1]/D                                                                                                                                                                                                                                           | sr_p.sr_1_15.pt_3_rep2/S                                                                                                                                                                                                              |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                               WorstPath to Src                                                              |                                                                                                                          Path #2                                                                                                                          |                                                                                                                  WorstPath from Dst                                                                                                                  |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                       3.125 |                                                                                                                                                                                                                                                     3.125 |                                                                                                                                                                                                                                                3.125 |
| Path Delay                |                                                                                                                                      12.750 |                                                                                                                                                                                                                                                    20.091 |                                                                                                                                                                                                                                               19.961 |
| Logic Delay               | 3.256(26%)                                                                                                                                  | 5.161(26%)                                                                                                                                                                                                                                                | 5.319(27%)                                                                                                                                                                                                                                           |
| Net Delay                 | 9.494(74%)                                                                                                                                  | 14.930(74%)                                                                                                                                                                                                                                               | 14.642(73%)                                                                                                                                                                                                                                          |
| Clock Skew                |                                                                                                                                      -0.106 |                                                                                                                                                                                                                                                    -0.122 |                                                                                                                                                                                                                                               -0.103 |
| Slack                     |                                                                                                                                      -9.740 |                                                                                                                                                                                                                                                   -17.097 |                                                                                                                                                                                                                                              -17.047 |
| Timing Exception          |                                                                                                                                             |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                      |
| Bounding Box Size         | 11% x 2%                                                                                                                                    | 11% x 3%                                                                                                                                                                                                                                                  | 12% x 3%                                                                                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)                                                                                                                                                                                                                                               |
| Cumulative Fanout         |                                                                                                                                         177 |                                                                                                                                                                                                                                                       311 |                                                                                                                                                                                                                                                  361 |
| Fixed Loc                 |                                                                                                                                           0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Fixed Route               |                                                                                                                                           0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Hold Fix Detour           |                                                                                                                                           0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Combined LUT Pairs        |                                                                                                                                           0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                                                                                                                                              | Safely Timed                                                                                                                                                                                                                                         |
| Logic Levels              |                                                                                                                                          26 |                                                                                                                                                                                                                                                        48 |                                                                                                                                                                                                                                                   47 |
| Routes                    |                                                                                                                                          26 |                                                                                                                                                                                                                                                        48 |                                                                                                                                                                                                                                                   48 |
| Logical Path              | FDSE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT3 LUT4 LUT4 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDSE | FDSE LUT4 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 FDSE |
| Start Point Clock         | clk                                                                                                                                         | clk                                                                                                                                                                                                                                                       | clk                                                                                                                                                                                                                                                  |
| End Point Clock           | clk                                                                                                                                         | clk                                                                                                                                                                                                                                                       | clk                                                                                                                                                                                                                                                  |
| DSP Block                 | None                                                                                                                                        | None                                                                                                                                                                                                                                                      | None                                                                                                                                                                                                                                                 |
| BRAM                      | None                                                                                                                                        | None                                                                                                                                                                                                                                                      | None                                                                                                                                                                                                                                                 |
| IO Crossings              |                                                                                                                                           0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| SLR Crossings             |                                                                                                                                           0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| PBlocks                   |                                                                                                                                           0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| High Fanout               |                                                                                                                                          16 |                                                                                                                                                                                                                                                        15 |                                                                                                                                                                                                                                                   26 |
| Dont Touch                |                                                                                                                                           0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Mark Debug                |                                                                                                                                           0 |                                                                                                                                                                                                                                                         0 |                                                                                                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                      | FDRE/C                                                                                                                                                                                                                                                    | FDSE/C                                                                                                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D                                                                                                                                      | FDSE/D                                                                                                                                                                                                                                                    | FDSE/S                                                                                                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_1_5.pt_fast[0]/C                                                                                                                    | sr_p.sr_1_4.pt_ret_13/C                                                                                                                                                                                                                                   | sr_p.sr_1_15.pt_0_rep1/C                                                                                                                                                                                                                             |
| End Point Pin             | sr_p.sr_1_4.pt_ret_13/D                                                                                                                     | sr_p.sr_1_15.pt_0_rep1/D                                                                                                                                                                                                                                  | sr_p.sr_1_15.pt_3_rep2/S                                                                                                                                                                                                                             |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                               WorstPath to Src                                                              |                                                                                                                   Path #3                                                                                                                  |                                                                                                                WorstPath from Dst                                                                                                               |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                       3.125 |                                                                                                                                                                                                                                      3.125 |                                                                                                                                                                                                                                           3.125 |
| Path Delay                |                                                                                                                                      12.750 |                                                                                                                                                                                                                                     19.984 |                                                                                                                                                                                                                                          19.587 |
| Logic Delay               | 3.256(26%)                                                                                                                                  | 4.907(25%)                                                                                                                                                                                                                                 | 5.013(26%)                                                                                                                                                                                                                                      |
| Net Delay                 | 9.494(74%)                                                                                                                                  | 15.077(75%)                                                                                                                                                                                                                                | 14.574(74%)                                                                                                                                                                                                                                     |
| Clock Skew                |                                                                                                                                      -0.106 |                                                                                                                                                                                                                                     -0.117 |                                                                                                                                                                                                                                          -0.110 |
| Slack                     |                                                                                                                                      -9.740 |                                                                                                                                                                                                                                    -17.084 |                                                                                                                                                                                                                                         -16.680 |
| Timing Exception          |                                                                                                                                             |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |
| Bounding Box Size         | 11% x 2%                                                                                                                                    | 12% x 3%                                                                                                                                                                                                                                   | 12% x 3%                                                                                                                                                                                                                                        |
| Clock Region Distance     | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                                                                                                                                     | (0, 0)                                                                                                                                                                                                                                          |
| Cumulative Fanout         |                                                                                                                                         177 |                                                                                                                                                                                                                                        336 |                                                                                                                                                                                                                                             360 |
| Fixed Loc                 |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Fixed Route               |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Hold Fix Detour           |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                                                                                                                               | Safely Timed                                                                                                                                                                                                                                    |
| Logic Levels              |                                                                                                                                          26 |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                              46 |
| Routes                    |                                                                                                                                          26 |                                                                                                                                                                                                                                         46 |                                                                                                                                                                                                                                              47 |
| Logical Path              | FDSE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 FDSE |
| Start Point Clock         | clk                                                                                                                                         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                             |
| End Point Clock           | clk                                                                                                                                         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                                                                                        | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                            |
| BRAM                      | None                                                                                                                                        | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                            |
| IO Crossings              |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| SLR Crossings             |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| PBlocks                   |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| High Fanout               |                                                                                                                                          16 |                                                                                                                                                                                                                                         26 |                                                                                                                                                                                                                                              26 |
| Dont Touch                |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Mark Debug                |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                      | FDRE/C                                                                                                                                                                                                                                     | FDSE/C                                                                                                                                                                                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                                                                                      | FDSE/S                                                                                                                                                                                                                                     | FDSE/S                                                                                                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_1_5.pt_fast[0]/C                                                                                                                    | sr_p.sr_1_4.pt_ret_13/C                                                                                                                                                                                                                    | sr_p.sr_1_15.pt_ret_11/C                                                                                                                                                                                                                        |
| End Point Pin             | sr_p.sr_1_4.pt_ret_13/D                                                                                                                     | sr_p.sr_1_15.pt_ret_11/S                                                                                                                                                                                                                   | sr_p.sr_1_15.pt_3_rep2/S                                                                                                                                                                                                                        |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                               WorstPath to Src                                                              |                                                                                                                     Path #4                                                                                                                     |                                                                                                                WorstPath from Dst                                                                                                               |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                       3.125 |                                                                                                                                                                                                                                           3.125 |                                                                                                                                                                                                                                           3.125 |
| Path Delay                |                                                                                                                                      12.750 |                                                                                                                                                                                                                                          20.068 |                                                                                                                                                                                                                                          19.718 |
| Logic Delay               | 3.256(26%)                                                                                                                                  | 5.499(28%)                                                                                                                                                                                                                                      | 5.274(27%)                                                                                                                                                                                                                                      |
| Net Delay                 | 9.494(74%)                                                                                                                                  | 14.569(72%)                                                                                                                                                                                                                                     | 14.444(73%)                                                                                                                                                                                                                                     |
| Clock Skew                |                                                                                                                                      -0.106 |                                                                                                                                                                                                                                          -0.124 |                                                                                                                                                                                                                                          -0.101 |
| Slack                     |                                                                                                                                      -9.740 |                                                                                                                                                                                                                                         -17.076 |                                                                                                                                                                                                                                         -16.802 |
| Timing Exception          |                                                                                                                                             |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |
| Bounding Box Size         | 11% x 2%                                                                                                                                    | 12% x 3%                                                                                                                                                                                                                                        | 12% x 3%                                                                                                                                                                                                                                        |
| Clock Region Distance     | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                                                                                                                                          | (0, 0)                                                                                                                                                                                                                                          |
| Cumulative Fanout         |                                                                                                                                         177 |                                                                                                                                                                                                                                             306 |                                                                                                                                                                                                                                             358 |
| Fixed Loc                 |                                                                                                                                           0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Fixed Route               |                                                                                                                                           0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Hold Fix Detour           |                                                                                                                                           0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                                                                                                                                           0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                                                                                                                                    | Safely Timed                                                                                                                                                                                                                                    |
| Logic Levels              |                                                                                                                                          26 |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                              46 |
| Routes                    |                                                                                                                                          26 |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                              47 |
| Logical Path              | FDSE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 FDSE | FDSE LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 FDSE |
| Start Point Clock         | clk                                                                                                                                         | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                             |
| End Point Clock           | clk                                                                                                                                         | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                                                                                        | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                            |
| BRAM                      | None                                                                                                                                        | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                            |
| IO Crossings              |                                                                                                                                           0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| SLR Crossings             |                                                                                                                                           0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| PBlocks                   |                                                                                                                                           0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| High Fanout               |                                                                                                                                          16 |                                                                                                                                                                                                                                              15 |                                                                                                                                                                                                                                              26 |
| Dont Touch                |                                                                                                                                           0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Mark Debug                |                                                                                                                                           0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                      | FDRE/C                                                                                                                                                                                                                                          | FDSE/C                                                                                                                                                                                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                                                                                      | FDSE/D                                                                                                                                                                                                                                          | FDSE/S                                                                                                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_1_5.pt_fast[0]/C                                                                                                                    | sr_p.sr_1_4.pt_ret_13/C                                                                                                                                                                                                                         | sr_p.sr_1_15.pt_3_rep1/C                                                                                                                                                                                                                        |
| End Point Pin             | sr_p.sr_1_4.pt_ret_13/D                                                                                                                     | sr_p.sr_1_15.pt_3_rep1/D                                                                                                                                                                                                                        | sr_p.sr_1_15.pt_3_rep2/S                                                                                                                                                                                                                        |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                               WorstPath to Src                                                              |                                                                                                                   Path #5                                                                                                                  |                                                                                                           WorstPath from Dst                                                                                                          |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                       3.125 |                                                                                                                                                                                                                                      3.125 |                                                                                                                                                                                                                                 3.125 |
| Path Delay                |                                                                                                                                      12.750 |                                                                                                                                                                                                                                     19.967 |                                                                                                                                                                                                                                19.671 |
| Logic Delay               | 3.256(26%)                                                                                                                                  | 4.907(25%)                                                                                                                                                                                                                                 | 5.025(26%)                                                                                                                                                                                                                            |
| Net Delay                 | 9.494(74%)                                                                                                                                  | 15.060(75%)                                                                                                                                                                                                                                | 14.646(74%)                                                                                                                                                                                                                           |
| Clock Skew                |                                                                                                                                      -0.106 |                                                                                                                                                                                                                                     -0.122 |                                                                                                                                                                                                                                -0.103 |
| Slack                     |                                                                                                                                      -9.740 |                                                                                                                                                                                                                                    -17.072 |                                                                                                                                                                                                                               -16.757 |
| Timing Exception          |                                                                                                                                             |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                       |
| Bounding Box Size         | 11% x 2%                                                                                                                                    | 12% x 3%                                                                                                                                                                                                                                   | 12% x 3%                                                                                                                                                                                                                              |
| Clock Region Distance     | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                                                                                                                                     | (0, 0)                                                                                                                                                                                                                                |
| Cumulative Fanout         |                                                                                                                                         177 |                                                                                                                                                                                                                                        336 |                                                                                                                                                                                                                                   332 |
| Fixed Loc                 |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                     0 |
| Fixed Route               |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                     0 |
| Hold Fix Detour           |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                     0 |
| Combined LUT Pairs        |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                     0 |
| Clock Relationship        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                                                                                                                               | Safely Timed                                                                                                                                                                                                                          |
| Logic Levels              |                                                                                                                                          26 |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                    44 |
| Routes                    |                                                                                                                                          26 |                                                                                                                                                                                                                                         46 |                                                                                                                                                                                                                                    45 |
| Logical Path              | FDSE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 FDSE | FDSE LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 FDSE |
| Start Point Clock         | clk                                                                                                                                         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                   |
| End Point Clock           | clk                                                                                                                                         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                   |
| DSP Block                 | None                                                                                                                                        | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                  |
| BRAM                      | None                                                                                                                                        | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                  |
| IO Crossings              |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                     0 |
| SLR Crossings             |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                     0 |
| PBlocks                   |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                     0 |
| High Fanout               |                                                                                                                                          16 |                                                                                                                                                                                                                                         26 |                                                                                                                                                                                                                                    26 |
| Dont Touch                |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                     0 |
| Mark Debug                |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                     0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                      | FDRE/C                                                                                                                                                                                                                                     | FDSE/C                                                                                                                                                                                                                                |
| End Point Pin Primitive   | FDRE/D                                                                                                                                      | FDSE/S                                                                                                                                                                                                                                     | FDSE/S                                                                                                                                                                                                                                |
| Start Point Pin           | sr_p.sr_1_5.pt_fast[0]/C                                                                                                                    | sr_p.sr_1_4.pt_ret_13/C                                                                                                                                                                                                                    | sr_p.sr_1_15.pt[1]/C                                                                                                                                                                                                                  |
| End Point Pin             | sr_p.sr_1_4.pt_ret_13/D                                                                                                                     | sr_p.sr_1_15.pt[1]/S                                                                                                                                                                                                                       | sr_p.sr_1_15.pt_3_rep2/S                                                                                                                                                                                                              |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                               WorstPath to Src                                                              |                                                                                                                   Path #6                                                                                                                  |                                                                                                                  WorstPath from Dst                                                                                                                  |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                       3.125 |                                                                                                                                                                                                                                      3.125 |                                                                                                                                                                                                                                                3.125 |
| Path Delay                |                                                                                                                                      12.750 |                                                                                                                                                                                                                                     19.967 |                                                                                                                                                                                                                                               19.961 |
| Logic Delay               | 3.256(26%)                                                                                                                                  | 4.907(25%)                                                                                                                                                                                                                                 | 5.319(27%)                                                                                                                                                                                                                                           |
| Net Delay                 | 9.494(74%)                                                                                                                                  | 15.060(75%)                                                                                                                                                                                                                                | 14.642(73%)                                                                                                                                                                                                                                          |
| Clock Skew                |                                                                                                                                      -0.106 |                                                                                                                                                                                                                                     -0.122 |                                                                                                                                                                                                                                               -0.103 |
| Slack                     |                                                                                                                                      -9.740 |                                                                                                                                                                                                                                    -17.072 |                                                                                                                                                                                                                                              -17.047 |
| Timing Exception          |                                                                                                                                             |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |
| Bounding Box Size         | 11% x 2%                                                                                                                                    | 12% x 3%                                                                                                                                                                                                                                   | 12% x 3%                                                                                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                                                                                                                                     | (0, 0)                                                                                                                                                                                                                                               |
| Cumulative Fanout         |                                                                                                                                         177 |                                                                                                                                                                                                                                        336 |                                                                                                                                                                                                                                                  361 |
| Fixed Loc                 |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| Fixed Route               |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| Hold Fix Detour           |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| Combined LUT Pairs        |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                                                                                                                               | Safely Timed                                                                                                                                                                                                                                         |
| Logic Levels              |                                                                                                                                          26 |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                                   47 |
| Routes                    |                                                                                                                                          26 |                                                                                                                                                                                                                                         46 |                                                                                                                                                                                                                                                   48 |
| Logical Path              | FDSE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 FDSE | FDSE LUT4 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 FDSE |
| Start Point Clock         | clk                                                                                                                                         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                                  |
| End Point Clock           | clk                                                                                                                                         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                                  |
| DSP Block                 | None                                                                                                                                        | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                                 |
| BRAM                      | None                                                                                                                                        | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                                 |
| IO Crossings              |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| SLR Crossings             |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| PBlocks                   |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| High Fanout               |                                                                                                                                          16 |                                                                                                                                                                                                                                         26 |                                                                                                                                                                                                                                                   26 |
| Dont Touch                |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| Mark Debug                |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                      | FDRE/C                                                                                                                                                                                                                                     | FDSE/C                                                                                                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D                                                                                                                                      | FDSE/S                                                                                                                                                                                                                                     | FDSE/S                                                                                                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_1_5.pt_fast[0]/C                                                                                                                    | sr_p.sr_1_4.pt_ret_13/C                                                                                                                                                                                                                    | sr_p.sr_1_15.pt_0_rep1/C                                                                                                                                                                                                                             |
| End Point Pin             | sr_p.sr_1_4.pt_ret_13/D                                                                                                                     | sr_p.sr_1_15.pt_0_rep1/S                                                                                                                                                                                                                   | sr_p.sr_1_15.pt_3_rep2/S                                                                                                                                                                                                                             |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                               WorstPath to Src                                                              |                                                                                                                   Path #7                                                                                                                  |                                                                                                                WorstPath from Dst                                                                                                               |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                       3.125 |                                                                                                                                                                                                                                      3.125 |                                                                                                                                                                                                                                           3.125 |
| Path Delay                |                                                                                                                                      12.750 |                                                                                                                                                                                                                                     19.967 |                                                                                                                                                                                                                                          19.707 |
| Logic Delay               | 3.256(26%)                                                                                                                                  | 4.907(25%)                                                                                                                                                                                                                                 | 4.937(26%)                                                                                                                                                                                                                                      |
| Net Delay                 | 9.494(74%)                                                                                                                                  | 15.060(75%)                                                                                                                                                                                                                                | 14.770(74%)                                                                                                                                                                                                                                     |
| Clock Skew                |                                                                                                                                      -0.106 |                                                                                                                                                                                                                                     -0.122 |                                                                                                                                                                                                                                          -0.103 |
| Slack                     |                                                                                                                                      -9.740 |                                                                                                                                                                                                                                    -17.072 |                                                                                                                                                                                                                                         -16.793 |
| Timing Exception          |                                                                                                                                             |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |
| Bounding Box Size         | 11% x 2%                                                                                                                                    | 12% x 3%                                                                                                                                                                                                                                   | 12% x 3%                                                                                                                                                                                                                                        |
| Clock Region Distance     | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                                                                                                                                     | (0, 0)                                                                                                                                                                                                                                          |
| Cumulative Fanout         |                                                                                                                                         177 |                                                                                                                                                                                                                                        336 |                                                                                                                                                                                                                                             356 |
| Fixed Loc                 |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Fixed Route               |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Hold Fix Detour           |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                                                                                                                               | Safely Timed                                                                                                                                                                                                                                    |
| Logic Levels              |                                                                                                                                          26 |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                              46 |
| Routes                    |                                                                                                                                          26 |                                                                                                                                                                                                                                         46 |                                                                                                                                                                                                                                              47 |
| Logical Path              | FDSE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 FDSE | FDSE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 FDSE |
| Start Point Clock         | clk                                                                                                                                         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                             |
| End Point Clock           | clk                                                                                                                                         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                                                                                        | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                            |
| BRAM                      | None                                                                                                                                        | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                            |
| IO Crossings              |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| SLR Crossings             |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| PBlocks                   |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| High Fanout               |                                                                                                                                          16 |                                                                                                                                                                                                                                         26 |                                                                                                                                                                                                                                              26 |
| Dont Touch                |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Mark Debug                |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                      | FDRE/C                                                                                                                                                                                                                                     | FDSE/C                                                                                                                                                                                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                                                                                      | FDSE/S                                                                                                                                                                                                                                     | FDSE/S                                                                                                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_1_5.pt_fast[0]/C                                                                                                                    | sr_p.sr_1_4.pt_ret_13/C                                                                                                                                                                                                                    | sr_p.sr_1_15.pt_ret_0/C                                                                                                                                                                                                                         |
| End Point Pin             | sr_p.sr_1_4.pt_ret_13/D                                                                                                                     | sr_p.sr_1_15.pt_ret_0/S                                                                                                                                                                                                                    | sr_p.sr_1_15.pt_3_rep2/S                                                                                                                                                                                                                        |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |                                                               WorstPath to Src                                                              |                                                                                                                   Path #8                                                                                                                  |         WorstPath from Dst         |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                                                                                                                                       3.125 |                                                                                                                                                                                                                                      3.125 |                              3.125 |
| Path Delay                |                                                                                                                                      12.750 |                                                                                                                                                                                                                                     19.967 |                              4.945 |
| Logic Delay               | 3.256(26%)                                                                                                                                  | 4.907(25%)                                                                                                                                                                                                                                 | 0.753(16%)                         |
| Net Delay                 | 9.494(74%)                                                                                                                                  | 15.060(75%)                                                                                                                                                                                                                                | 4.192(84%)                         |
| Clock Skew                |                                                                                                                                      -0.106 |                                                                                                                                                                                                                                     -0.122 |                             -0.090 |
| Slack                     |                                                                                                                                      -9.740 |                                                                                                                                                                                                                                    -17.072 |                             -1.919 |
| Timing Exception          |                                                                                                                                             |                                                                                                                                                                                                                                            |                                    |
| Bounding Box Size         | 11% x 2%                                                                                                                                    | 12% x 3%                                                                                                                                                                                                                                   | 10% x 1%                           |
| Clock Region Distance     | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                                                                                                                                     | (0, 0)                             |
| Cumulative Fanout         |                                                                                                                                         177 |                                                                                                                                                                                                                                        336 |                                 33 |
| Fixed Loc                 |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                  0 |
| Fixed Route               |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                  0 |
| Hold Fix Detour           |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                  0 |
| Combined LUT Pairs        |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                                                                                                                               | Safely Timed                       |
| Logic Levels              |                                                                                                                                          26 |                                                                                                                                                                                                                                         45 |                                  5 |
| Routes                    |                                                                                                                                          26 |                                                                                                                                                                                                                                         46 |                                  6 |
| Logical Path              | FDSE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT5 FDRE |
| Start Point Clock         | clk                                                                                                                                         | clk                                                                                                                                                                                                                                        | clk                                |
| End Point Clock           | clk                                                                                                                                         | clk                                                                                                                                                                                                                                        | clk                                |
| DSP Block                 | None                                                                                                                                        | None                                                                                                                                                                                                                                       | None                               |
| BRAM                      | None                                                                                                                                        | None                                                                                                                                                                                                                                       | None                               |
| IO Crossings              |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                  0 |
| SLR Crossings             |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                  0 |
| PBlocks                   |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                  0 |
| High Fanout               |                                                                                                                                          16 |                                                                                                                                                                                                                                         26 |                                 15 |
| Dont Touch                |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                  0 |
| Mark Debug                |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                  0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                      | FDRE/C                                                                                                                                                                                                                                     | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                      | FDRE/R                                                                                                                                                                                                                                     | FDRE/D                             |
| Start Point Pin           | sr_p.sr_1_5.pt_fast[0]/C                                                                                                                    | sr_p.sr_1_4.pt_ret_13/C                                                                                                                                                                                                                    | sr_p.sr_1_15.pt_ret_3/C            |
| End Point Pin             | sr_p.sr_1_4.pt_ret_13/D                                                                                                                     | sr_p.sr_1_15.pt_ret_3/R                                                                                                                                                                                                                    | sr_p.sr_1_4.pt_ret_3/D             |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                               WorstPath to Src                                                              |                                                                                                                   Path #9                                                                                                                  |                                                                                                                  WorstPath from Dst                                                                                                                  |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                       3.125 |                                                                                                                                                                                                                                      3.125 |                                                                                                                                                                                                                                                3.125 |
| Path Delay                |                                                                                                                                      12.750 |                                                                                                                                                                                                                                     19.967 |                                                                                                                                                                                                                                               19.824 |
| Logic Delay               | 3.256(26%)                                                                                                                                  | 4.907(25%)                                                                                                                                                                                                                                 | 5.261(27%)                                                                                                                                                                                                                                           |
| Net Delay                 | 9.494(74%)                                                                                                                                  | 15.060(75%)                                                                                                                                                                                                                                | 14.563(73%)                                                                                                                                                                                                                                          |
| Clock Skew                |                                                                                                                                      -0.106 |                                                                                                                                                                                                                                     -0.118 |                                                                                                                                                                                                                                               -0.108 |
| Slack                     |                                                                                                                                      -9.740 |                                                                                                                                                                                                                                    -17.068 |                                                                                                                                                                                                                                              -16.915 |
| Timing Exception          |                                                                                                                                             |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |
| Bounding Box Size         | 11% x 2%                                                                                                                                    | 12% x 3%                                                                                                                                                                                                                                   | 12% x 3%                                                                                                                                                                                                                                             |
| Clock Region Distance     | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                                                                                                                                     | (0, 0)                                                                                                                                                                                                                                               |
| Cumulative Fanout         |                                                                                                                                         177 |                                                                                                                                                                                                                                        336 |                                                                                                                                                                                                                                                  362 |
| Fixed Loc                 |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| Fixed Route               |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| Hold Fix Detour           |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| Combined LUT Pairs        |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                                                                                                                               | Safely Timed                                                                                                                                                                                                                                         |
| Logic Levels              |                                                                                                                                          26 |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                                   47 |
| Routes                    |                                                                                                                                          26 |                                                                                                                                                                                                                                         46 |                                                                                                                                                                                                                                                   48 |
| Logical Path              | FDSE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 FDSE | FDSE LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 FDSE |
| Start Point Clock         | clk                                                                                                                                         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                                  |
| End Point Clock           | clk                                                                                                                                         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                                  |
| DSP Block                 | None                                                                                                                                        | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                                 |
| BRAM                      | None                                                                                                                                        | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                                 |
| IO Crossings              |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| SLR Crossings             |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| PBlocks                   |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| High Fanout               |                                                                                                                                          16 |                                                                                                                                                                                                                                         26 |                                                                                                                                                                                                                                                   26 |
| Dont Touch                |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| Mark Debug                |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                      | FDRE/C                                                                                                                                                                                                                                     | FDSE/C                                                                                                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D                                                                                                                                      | FDSE/S                                                                                                                                                                                                                                     | FDSE/S                                                                                                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_1_5.pt_fast[0]/C                                                                                                                    | sr_p.sr_1_4.pt_ret_13/C                                                                                                                                                                                                                    | sr_p.sr_1_15.pt_2[1]/C                                                                                                                                                                                                                               |
| End Point Pin             | sr_p.sr_1_4.pt_ret_13/D                                                                                                                     | sr_p.sr_1_15.pt_2[1]/S                                                                                                                                                                                                                     | sr_p.sr_1_15.pt_3_rep2/S                                                                                                                                                                                                                             |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                               WorstPath to Src                                                              |                                                                                                                  Path #10                                                                                                                  |                                                                                                                WorstPath from Dst                                                                                                               |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                       3.125 |                                                                                                                                                                                                                                      3.125 |                                                                                                                                                                                                                                           3.125 |
| Path Delay                |                                                                                                                                      12.750 |                                                                                                                                                                                                                                     19.967 |                                                                                                                                                                                                                                          19.601 |
| Logic Delay               | 3.256(26%)                                                                                                                                  | 4.907(25%)                                                                                                                                                                                                                                 | 5.037(26%)                                                                                                                                                                                                                                      |
| Net Delay                 | 9.494(74%)                                                                                                                                  | 15.060(75%)                                                                                                                                                                                                                                | 14.564(74%)                                                                                                                                                                                                                                     |
| Clock Skew                |                                                                                                                                      -0.106 |                                                                                                                                                                                                                                     -0.118 |                                                                                                                                                                                                                                          -0.108 |
| Slack                     |                                                                                                                                      -9.740 |                                                                                                                                                                                                                                    -17.068 |                                                                                                                                                                                                                                         -16.692 |
| Timing Exception          |                                                                                                                                             |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |
| Bounding Box Size         | 11% x 2%                                                                                                                                    | 12% x 3%                                                                                                                                                                                                                                   | 12% x 3%                                                                                                                                                                                                                                        |
| Clock Region Distance     | (0, 0)                                                                                                                                      | (0, 0)                                                                                                                                                                                                                                     | (0, 0)                                                                                                                                                                                                                                          |
| Cumulative Fanout         |                                                                                                                                         177 |                                                                                                                                                                                                                                        336 |                                                                                                                                                                                                                                             360 |
| Fixed Loc                 |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Fixed Route               |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Hold Fix Detour           |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed                                                                                                                                | Safely Timed                                                                                                                                                                                                                               | Safely Timed                                                                                                                                                                                                                                    |
| Logic Levels              |                                                                                                                                          26 |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                              46 |
| Routes                    |                                                                                                                                          26 |                                                                                                                                                                                                                                         46 |                                                                                                                                                                                                                                              47 |
| Logical Path              | FDSE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT5 LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 FDSE |
| Start Point Clock         | clk                                                                                                                                         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                             |
| End Point Clock           | clk                                                                                                                                         | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                                                                                        | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                            |
| BRAM                      | None                                                                                                                                        | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                            |
| IO Crossings              |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| SLR Crossings             |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| PBlocks                   |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| High Fanout               |                                                                                                                                          16 |                                                                                                                                                                                                                                         26 |                                                                                                                                                                                                                                              26 |
| Dont Touch                |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Mark Debug                |                                                                                                                                           0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                      | FDRE/C                                                                                                                                                                                                                                     | FDRE/C                                                                                                                                                                                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                                                                                      | FDRE/R                                                                                                                                                                                                                                     | FDSE/S                                                                                                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_1_5.pt_fast[0]/C                                                                                                                    | sr_p.sr_1_4.pt_ret_13/C                                                                                                                                                                                                                    | sr_p.sr_1_15.pt_ret_8/C                                                                                                                                                                                                                         |
| End Point Pin             | sr_p.sr_1_4.pt_ret_13/D                                                                                                                     | sr_p.sr_1_15.pt_ret_8/R                                                                                                                                                                                                                    | sr_p.sr_1_15.pt_3_rep2/S                                                                                                                                                                                                                        |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 3 |  4 |  5 |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 |
+-----------------+-------------+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.125ns     | 3 | 27 | 21 | 55 | 99 | 38 | 77 |  7 |  7 | 17 | 11 |  7 | 15 | 12 | 10 | 21 | 15 | 16 | 15 | 17 | 14 | 14 | 26 | 10 |  7 | 18 | 22 | 10 | 20 | 12 | 16 | 12 | 16 | 15 | 17 | 15 | 26 | 12 | 48 | 36 | 34 | 43 | 33 | 17 |  6 |  3 |  8 |
+-----------------+-------------+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+------------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                         Module                         | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2    |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+------------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                wrapper | 0.61 |           3.54 |           12452 | 0(0.0%) |  235(3.3%) | 234(3.3%) | 836(11.6%) | 1643(22.9%) | 4240(59.0%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D001_IORET-freq320retfan16_rev_1 | 0.86 |           4.76 |            8405 | 0(0.0%) |  217(3.1%) | 233(3.3%) | 753(10.6%) | 1643(23.2%) | 4240(59.8%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                  shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3624 | 0(0.0%) | 18(100.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+------------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       125% | (CLEL_R_X62Y459,CLEM_X66Y466) | wrapper(100%) |            0% |        5.3058 | 99%          | 0%         |   6% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                3 |       108% | (CLEL_R_X62Y434,CLEM_X66Y441) | wrapper(100%) |            0% |       5.21875 | 99%          | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                3 |       111% | (CLEM_X60Y434,CLEM_X64Y441)   | wrapper(100%) |            0% |       5.33259 | 99%          | 0%         |   0% |   0% | NA   | 0%   | NA  |    0% |  0% |
| West      |                3 |       101% | (CLEM_X60Y460,CLEM_X64Y467)   | wrapper(100%) |            0% |       5.41964 | 99%          | 0%         |   0% |   0% | NA   | 0%   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                4 |           0.134% | (CLEM_X54Y439,CLEM_X61Y462)     | wrapper(100%) |            0% |       4.86892 | 89%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Global |                3 |           0.114% | (CLEL_R_X62Y434,CLEM_X69Y451)   | wrapper(100%) |            0% |       5.13889 | 96%          | 0%         |   6% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.163% | (CLEL_R_X53Y431,CLEL_R_X68Y454) | wrapper(100%) |            0% |       4.47179 | 82%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.183% | (CLEM_X56Y451,CLEM_X63Y466)     | wrapper(100%) |            0% |       5.23438 | 96%          | 0%         |   3% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.001% | (CLEM_X60Y445,CLEM_X61Y445)     | wrapper(100%) |            0% |       5.54167 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                0 |           0.001% | (CLEL_R_X55Y451,CLEL_R_X55Y451) | wrapper(100%) |            0% |           5.5 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      | Long   |                1 |           0.004% | (CLEM_X61Y455,CLEM_X61Y456)     | wrapper(100%) |            0% |         4.375 | 87%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                0 |           0.001% | (CLEM_X64Y435,CLEM_X64Y435)     | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                5 |           0.262% | (CLEM_X50Y435,CLEM_X65Y466)     | wrapper(100%) |            0% |       3.64096 | 67%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.246% | (CLEM_X52Y436,CLEM_X67Y467)     | wrapper(100%) |            0% |       4.35042 | 80%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.295% | (CLEM_X49Y430,CLEM_X64Y461)     | wrapper(100%) |            0% |       3.13363 | 57%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.334% | (CLEM_X50Y441,CLEM_X65Y472)     | wrapper(100%) |            0% |        3.4572 | 64%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     |                0 |        88% | (CLEM_X64Y458,CLEM_X64Y458) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        87% | (CLEM_X65Y458,CLEM_X65Y458) | wrapper(100%) |            0% |         5.625 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y460 | 379             | 455          | 60%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y461 | 379             | 454          | 60%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y459 | 379             | 456          | 59%                  | wrapper(100%) | Y                   |
| CLEM_X64Y461   | 380             | 454          | 59%                  | wrapper(100%) | Y                   |
| CLEM_X64Y460   | 380             | 455          | 59%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y463 | 379             | 452          | 59%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y462 | 379             | 453          | 58%                  | wrapper(100%) | Y                   |
| CLEM_X64Y459   | 380             | 456          | 58%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y456 | 379             | 459          | 57%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y464 | 379             | 451          | 57%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X65Y456 | 386             | 459          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X66Y456   | 389             | 459          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X65Y457   | 384             | 458          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y455 | 386             | 460          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y455 | 391             | 460          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X66Y457   | 389             | 458          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X66Y455   | 389             | 460          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y457 | 391             | 458          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y459 | 391             | 456          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y457 | 386             | 458          | 40%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


