

================================================================
== Vitis HLS Report for 'kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4'
================================================================
* Date:           Thu Oct 26 04:37:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  7.165 ns|     4.05 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   602117|   602117|  9.032 ms|  9.032 ms|  602117|  602117|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4  |   602115|   602115|         6|          2|          1|  301056|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      1|        -|        -|     -|
|Expression           |        -|      -|        0|      352|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      131|     -|
|Register             |        -|      -|      224|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      224|      483|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------+-------------------------+-----------+
    |           Instance           |          Module         | Expression|
    +------------------------------+-------------------------+-----------+
    |mul_mul_5ns_14ns_19_4_1_U121  |mul_mul_5ns_14ns_19_4_1  |    i0 * i1|
    +------------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln58_1_fu_209_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln58_fu_191_p2       |         +|   0|  0|  26|          19|           1|
    |add_ln60_1_fu_227_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln60_fu_349_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln61_fu_464_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln62_fu_439_p2       |         +|   0|  0|  27|          20|          20|
    |empty_fu_309_p2          |         -|   0|  0|  22|          15|          15|
    |p_mid17_fu_392_p2        |         -|   0|  0|  22|          15|          15|
    |and_ln58_fu_343_p2       |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_453_p2       |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln58_fu_185_p2      |      icmp|   0|  0|  14|          19|          19|
    |icmp_ln60_fu_203_p2      |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln61_fu_337_p2      |      icmp|   0|  0|  10|           7|           6|
    |or_ln60_fu_355_p2        |        or|   0|  0|   2|           1|           1|
    |reuse_select_fu_483_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln58_1_fu_270_p3  |    select|   0|  0|  19|           1|          19|
    |select_ln58_2_fu_215_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln58_3_fu_325_p3  |    select|   0|  0|  15|           1|           1|
    |select_ln58_fu_318_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln60_1_fu_398_p3  |    select|   0|  0|  15|           1|          15|
    |select_ln60_2_fu_410_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln60_3_fu_233_p3  |    select|   0|  0|  14|           1|           1|
    |select_ln60_fu_360_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln58_fu_332_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 352|         219|         245|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |c_fu_104                          |   9|          2|    5|         10|
    |h_fu_96                           |   9|          2|    7|         14|
    |indvar_flatten41_fu_108           |   9|          2|   19|         38|
    |indvar_flatten9_fu_100            |   9|          2|   14|         28|
    |reuse_addr_reg_fu_84              |   9|          2|   64|        128|
    |reuse_reg_fu_88                   |   9|          2|   32|         64|
    |w_fu_92                           |   9|          2|    7|         14|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 131|         29|  155|        311|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln58_1_reg_570                |   5|   0|    5|          0|
    |addr_cmp_reg_596                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |c_fu_104                          |   5|   0|    5|          0|
    |c_load_reg_556                    |   5|   0|    5|          0|
    |compute_tmp_1_addr_reg_590        |  20|   0|   20|          0|
    |h_fu_96                           |   7|   0|    7|          0|
    |icmp_ln58_reg_552                 |   1|   0|    1|          0|
    |icmp_ln58_reg_552_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln60_reg_561                 |   1|   0|    1|          0|
    |icmp_ln60_reg_561_pp0_iter1_reg   |   1|   0|    1|          0|
    |img_1_load_reg_585                |  32|   0|   32|          0|
    |indvar_flatten41_fu_108           |  19|   0|   19|          0|
    |indvar_flatten9_fu_100            |  14|   0|   14|          0|
    |reuse_addr_reg_fu_84              |  64|   0|   64|          0|
    |reuse_reg_fu_88                   |  32|   0|   32|          0|
    |w_fu_92                           |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 224|   0|  224|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4|  return value|
|grp_fu_814_p_din0       |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4|  return value|
|grp_fu_814_p_din1       |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4|  return value|
|grp_fu_814_p_dout0      |   in|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4|  return value|
|grp_fu_814_p_ce         |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_58_2_VITIS_LOOP_60_3_VITIS_LOOP_61_4|  return value|
|img_1_address0          |  out|   20|   ap_memory|                                                                   img_1|         array|
|img_1_ce0               |  out|    1|   ap_memory|                                                                   img_1|         array|
|img_1_q0                |   in|   32|   ap_memory|                                                                   img_1|         array|
|compute_tmp_1_address0  |  out|   20|   ap_memory|                                                           compute_tmp_1|         array|
|compute_tmp_1_ce0       |  out|    1|   ap_memory|                                                           compute_tmp_1|         array|
|compute_tmp_1_we0       |  out|    1|   ap_memory|                                                           compute_tmp_1|         array|
|compute_tmp_1_d0        |  out|   32|   ap_memory|                                                           compute_tmp_1|         array|
|compute_tmp_1_address1  |  out|   20|   ap_memory|                                                           compute_tmp_1|         array|
|compute_tmp_1_ce1       |  out|    1|   ap_memory|                                                           compute_tmp_1|         array|
|compute_tmp_1_q1        |   in|   32|   ap_memory|                                                           compute_tmp_1|         array|
+------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

