
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/moffitt/Development/N6480/Xilinx/pa.fromNetlist.tcl
# create_project -name N6480 -dir "/home/moffitt/Development/N6480/Xilinx/planAhead_run_1" -part xc6slx4cpg196-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/moffitt/Development/N6480/Xilinx/n6480.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/moffitt/Development/N6480/Xilinx} }
# set_property target_constrs_file "n6480.ucf" [current_fileset -constrset]
Adding file '/home/moffitt/Development/N6480/Xilinx/n6480.ucf' to fileset 'constrs_1'
# add_files [list {n6480.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx4cpg196-3
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design n6480.ngc ...
WARNING:NetListWriters:298 - No output is written to n6480.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file n6480.edif ...
ngc2edif: Total memory usage is 103724 kilobytes

Parsing EDIF File [./planAhead_run_1/N6480.data/cache/n6480_ngc_ad5c95e5.edif]
Finished Parsing EDIF File [./planAhead_run_1/N6480.data/cache/n6480_ngc_ad5c95e5.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx4/cpg196/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/moffitt/Development/N6480/Xilinx/n6480.ucf]
Finished Parsing UCF File [/home/moffitt/Development/N6480/Xilinx/n6480.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 4d6faf9f
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2828.379 ; gain = 173.672
startgroup
set_property package_pin J2 [get_ports n64_clock]
endgroup
startgroup
set_property package_pin J1 [get_ports n64_dsync_n]
endgroup
set_property package_pin "" [get_ports [list  vga_blank]]
startgroup
set_property package_pin J1 [get_ports n64_dsync_n]
endgroup
startgroup
set_property package_pin J2 [get_ports n64_clock]
endgroup
startgroup
set_property package_pin J1 [get_ports n64_dsync_n]
endgroup
startgroup
set_property package_pin G2 [get_ports {n64_data[6]}]
endgroup
startgroup
set_property package_pin G1 [get_ports {n64_data[5]}]
endgroup
startgroup
set_property package_pin H2 [get_ports {n64_data[4]}]
endgroup
startgroup
set_property package_pin H1 [get_ports {n64_data[3]}]
endgroup
startgroup
set_property package_pin F2 [get_ports {n64_data[2]}]
endgroup
startgroup
set_property package_pin F1 [get_ports {n64_data[1]}]
endgroup
startgroup
set_property package_pin F4 [get_ports {n64_data[0]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {n64_data[6]}]]
set_property iostandard LVCMOS33 [get_ports [list n64_clock]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list n64_dsync_n]]
startgroup
set_property package_pin L13 [get_ports {vga_green[6]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {vga_green[5]}]
endgroup
save_constraints
startgroup
set_property package_pin K14 [get_ports {vga_green[5]}]
endgroup
set_property package_pin "" [get_ports [list  {vga_green[6]}]]
set_property package_pin "" [get_ports [list  {vga_green[5]}]]
save_constraints
set_property package_pin "" [get_ports [list  {vga_green[6]}]]
set_property package_pin "" [get_ports [list  {vga_green[6]}]]
startgroup
set_property package_pin K13 [get_ports {vga_green[6]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {vga_green[6]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {vga_green[5]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {vga_green[4]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {vga_green[3]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {vga_green[2]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {vga_green[1]}]
endgroup
startgroup
set_property package_pin H13 [get_ports {vga_green[0]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {vga_green[6]} {vga_green[5]} {vga_green[4]} {vga_green[3]} {vga_green[2]} {vga_green[1]} {vga_green[0]}]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list {vga_blue[6]} {vga_blue[5]} {vga_blue[4]} {vga_blue[3]} {vga_blue[2]} {vga_blue[1]} {vga_blue[0]}]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list {vga_red[6]} {vga_red[5]} {vga_red[4]} {vga_red[3]} {vga_red[2]} {vga_red[1]} {vga_red[0]}]]
set_property iostandard LVCMOS33 [get_ports [list vga_blank]]
set_property iostandard LVCMOS33 [get_ports [list vga_hsync]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list vga_vsync]]
startgroup
set_property package_pin P5 [get_ports vga_vsync]
endgroup
startgroup
set_property package_pin N5 [get_ports vga_hsync]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Feb 23 23:46:01 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
