circuit system :
  module Init :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 6:14]
      io.Chan1_out[1].Cmd <= UInt<1>("h0") @[router.scala 8:21]
      io.Chan2_out[1].Cmd <= UInt<1>("h0") @[router.scala 9:21]
      io.Chan3_out[1].Cmd <= UInt<1>("h0") @[router.scala 10:21]
      io.Cache_out[1].State <= UInt<1>("h0") @[router.scala 11:23]
      io.InvSet_out[1] <= UInt<1>("h0") @[router.scala 12:18]
      io.ShrSet_out[1] <= UInt<1>("h0") @[router.scala 13:18]
      io.Chan1_out[2].Cmd <= UInt<1>("h0") @[router.scala 8:21]
      io.Chan2_out[2].Cmd <= UInt<1>("h0") @[router.scala 9:21]
      io.Chan3_out[2].Cmd <= UInt<1>("h0") @[router.scala 10:21]
      io.Cache_out[2].State <= UInt<1>("h0") @[router.scala 11:23]
      io.InvSet_out[2] <= UInt<1>("h0") @[router.scala 12:18]
      io.ShrSet_out[2] <= UInt<1>("h0") @[router.scala 13:18]
      io.ExGntd_out <= UInt<1>("h0") @[router.scala 16:15]
      io.CurCmd_out <= UInt<1>("h0") @[router.scala 17:15]
      io.MemData_out <= UInt<1>("h1") @[router.scala 18:16]
      io.AuxData_out <= UInt<1>("h1") @[router.scala 19:16]

  module Init_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 6:14]
      io.Chan1_out[1].Cmd <= UInt<1>("h0") @[router.scala 8:21]
      io.Chan2_out[1].Cmd <= UInt<1>("h0") @[router.scala 9:21]
      io.Chan3_out[1].Cmd <= UInt<1>("h0") @[router.scala 10:21]
      io.Cache_out[1].State <= UInt<1>("h0") @[router.scala 11:23]
      io.InvSet_out[1] <= UInt<1>("h0") @[router.scala 12:18]
      io.ShrSet_out[1] <= UInt<1>("h0") @[router.scala 13:18]
      io.Chan1_out[2].Cmd <= UInt<1>("h0") @[router.scala 8:21]
      io.Chan2_out[2].Cmd <= UInt<1>("h0") @[router.scala 9:21]
      io.Chan3_out[2].Cmd <= UInt<1>("h0") @[router.scala 10:21]
      io.Cache_out[2].State <= UInt<1>("h0") @[router.scala 11:23]
      io.InvSet_out[2] <= UInt<1>("h0") @[router.scala 12:18]
      io.ShrSet_out[2] <= UInt<1>("h0") @[router.scala 13:18]
      io.ExGntd_out <= UInt<1>("h0") @[router.scala 16:15]
      io.CurCmd_out <= UInt<1>("h0") @[router.scala 17:15]
      io.MemData_out <= UInt<2>("h2") @[router.scala 18:16]
      io.AuxData_out <= UInt<2>("h2") @[router.scala 19:16]

  module Store :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 23:14]
      node _T = eq(io.Cache_in[1].State, UInt<2>("h2")) @[router.scala 24:27]
      when _T : @[router.scala 24:33]
        io.Cache_out[1].Data <= UInt<1>("h1") @[router.scala 25:22]
        io.AuxData_out <= UInt<1>("h1") @[router.scala 26:16]

  module Store_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 23:14]
      node _T = eq(io.Cache_in[1].State, UInt<2>("h2")) @[router.scala 24:27]
      when _T : @[router.scala 24:33]
        io.Cache_out[1].Data <= UInt<2>("h2") @[router.scala 25:22]
        io.AuxData_out <= UInt<2>("h2") @[router.scala 26:16]

  module Store_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 23:14]
      node _T = eq(io.Cache_in[2].State, UInt<2>("h2")) @[router.scala 24:27]
      when _T : @[router.scala 24:33]
        io.Cache_out[2].Data <= UInt<1>("h1") @[router.scala 25:22]
        io.AuxData_out <= UInt<1>("h1") @[router.scala 26:16]

  module Store_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 23:14]
      node _T = eq(io.Cache_in[2].State, UInt<2>("h2")) @[router.scala 24:27]
      when _T : @[router.scala 24:33]
        io.Cache_out[2].Data <= UInt<2>("h2") @[router.scala 25:22]
        io.AuxData_out <= UInt<2>("h2") @[router.scala 26:16]

  module SendReqS :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 31:14]
      node _T = eq(io.Chan1_in[1].Cmd, UInt<1>("h0")) @[router.scala 32:26]
      node _T_1 = eq(io.Cache_in[1].State, UInt<1>("h0")) @[router.scala 32:58]
      node _T_2 = and(_T, _T_1) @[router.scala 32:35]
      when _T_2 : @[router.scala 32:65]
        io.Chan1_out[1].Cmd <= UInt<1>("h1") @[router.scala 33:21]

  module SendReqS_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 31:14]
      node _T = eq(io.Chan1_in[2].Cmd, UInt<1>("h0")) @[router.scala 32:26]
      node _T_1 = eq(io.Cache_in[2].State, UInt<1>("h0")) @[router.scala 32:58]
      node _T_2 = and(_T, _T_1) @[router.scala 32:35]
      when _T_2 : @[router.scala 32:65]
        io.Chan1_out[2].Cmd <= UInt<1>("h1") @[router.scala 33:21]

  module SendReqE :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 38:14]
      node _T = eq(io.Chan1_in[1].Cmd, UInt<1>("h0")) @[router.scala 39:26]
      node _T_1 = eq(io.Cache_in[1].State, UInt<1>("h0")) @[router.scala 39:59]
      node _T_2 = eq(io.Cache_in[1].State, UInt<1>("h1")) @[router.scala 39:87]
      node _T_3 = or(_T_1, _T_2) @[router.scala 39:64]
      node _T_4 = and(_T, _T_3) @[router.scala 39:35]
      when _T_4 : @[router.scala 39:95]
        io.Chan1_out[1].Cmd <= UInt<2>("h2") @[router.scala 40:21]

  module SendReqE_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 38:14]
      node _T = eq(io.Chan1_in[2].Cmd, UInt<1>("h0")) @[router.scala 39:26]
      node _T_1 = eq(io.Cache_in[2].State, UInt<1>("h0")) @[router.scala 39:59]
      node _T_2 = eq(io.Cache_in[2].State, UInt<1>("h1")) @[router.scala 39:87]
      node _T_3 = or(_T_1, _T_2) @[router.scala 39:64]
      node _T_4 = and(_T, _T_3) @[router.scala 39:35]
      when _T_4 : @[router.scala 39:95]
        io.Chan1_out[2].Cmd <= UInt<2>("h2") @[router.scala 40:21]

  module RecvReqS :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 45:14]
      node _T = eq(io.CurCmd_in, UInt<1>("h0")) @[router.scala 46:20]
      node _T_1 = eq(io.Chan1_in[1].Cmd, UInt<1>("h1")) @[router.scala 46:50]
      node _T_2 = and(_T, _T_1) @[router.scala 46:29]
      when _T_2 : @[router.scala 46:60]
        io.CurCmd_out <= UInt<1>("h1") @[router.scala 47:15]
        io.CurPtr_out <= UInt<1>("h1") @[router.scala 48:15]
        io.Chan1_out[1].Cmd <= UInt<1>("h0") @[router.scala 49:21]
        io.InvSet_out[1] <= io.ShrSet_in[1] @[router.scala 51:18]
        io.InvSet_out[2] <= io.ShrSet_in[2] @[router.scala 51:18]

  module RecvReqS_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 45:14]
      node _T = eq(io.CurCmd_in, UInt<1>("h0")) @[router.scala 46:20]
      node _T_1 = eq(io.Chan1_in[2].Cmd, UInt<1>("h1")) @[router.scala 46:50]
      node _T_2 = and(_T, _T_1) @[router.scala 46:29]
      when _T_2 : @[router.scala 46:60]
        io.CurCmd_out <= UInt<1>("h1") @[router.scala 47:15]
        io.CurPtr_out <= UInt<2>("h2") @[router.scala 48:15]
        io.Chan1_out[2].Cmd <= UInt<1>("h0") @[router.scala 49:21]
        io.InvSet_out[1] <= io.ShrSet_in[1] @[router.scala 51:18]
        io.InvSet_out[2] <= io.ShrSet_in[2] @[router.scala 51:18]

  module RecvReqE :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 58:14]
      node _T = eq(io.CurCmd_in, UInt<1>("h0")) @[router.scala 59:20]
      node _T_1 = eq(io.Chan1_in[1].Cmd, UInt<2>("h2")) @[router.scala 59:50]
      node _T_2 = and(_T, _T_1) @[router.scala 59:29]
      when _T_2 : @[router.scala 59:60]
        io.CurCmd_out <= UInt<2>("h2") @[router.scala 60:15]
        io.CurPtr_out <= UInt<1>("h1") @[router.scala 61:15]
        io.Chan1_out[1].Cmd <= UInt<1>("h0") @[router.scala 62:21]
        io.InvSet_out[1] <= io.ShrSet_in[1] @[router.scala 64:18]
        io.InvSet_out[2] <= io.ShrSet_in[2] @[router.scala 64:18]

  module RecvReqE_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 58:14]
      node _T = eq(io.CurCmd_in, UInt<1>("h0")) @[router.scala 59:20]
      node _T_1 = eq(io.Chan1_in[2].Cmd, UInt<2>("h2")) @[router.scala 59:50]
      node _T_2 = and(_T, _T_1) @[router.scala 59:29]
      when _T_2 : @[router.scala 59:60]
        io.CurCmd_out <= UInt<2>("h2") @[router.scala 60:15]
        io.CurPtr_out <= UInt<2>("h2") @[router.scala 61:15]
        io.Chan1_out[2].Cmd <= UInt<1>("h0") @[router.scala 62:21]
        io.InvSet_out[1] <= io.ShrSet_in[1] @[router.scala 64:18]
        io.InvSet_out[2] <= io.ShrSet_in[2] @[router.scala 64:18]

  module SendInv :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 71:14]
      node _T = eq(io.Chan2_in[1].Cmd, UInt<1>("h0")) @[router.scala 72:26]
      node _T_1 = eq(io.InvSet_in[1], UInt<1>("h1")) @[router.scala 72:54]
      node _T_2 = eq(io.CurCmd_in, UInt<2>("h2")) @[router.scala 72:80]
      node _T_3 = eq(io.CurCmd_in, UInt<1>("h1")) @[router.scala 72:104]
      node _T_4 = eq(io.ExGntd_in, UInt<1>("h1")) @[router.scala 72:127]
      node _T_5 = and(_T_3, _T_4) @[router.scala 72:112]
      node _T_6 = or(_T_2, _T_5) @[router.scala 72:88]
      node _T_7 = and(_T_1, _T_6) @[router.scala 72:64]
      node _T_8 = and(_T, _T_7) @[router.scala 72:35]
      when _T_8 : @[router.scala 72:142]
        io.Chan2_out[1].Cmd <= UInt<2>("h3") @[router.scala 73:21]
        io.InvSet_out[1] <= UInt<1>("h0") @[router.scala 74:18]

  module SendInv_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 71:14]
      node _T = eq(io.Chan2_in[2].Cmd, UInt<1>("h0")) @[router.scala 72:26]
      node _T_1 = eq(io.InvSet_in[2], UInt<1>("h1")) @[router.scala 72:54]
      node _T_2 = eq(io.CurCmd_in, UInt<2>("h2")) @[router.scala 72:80]
      node _T_3 = eq(io.CurCmd_in, UInt<1>("h1")) @[router.scala 72:104]
      node _T_4 = eq(io.ExGntd_in, UInt<1>("h1")) @[router.scala 72:127]
      node _T_5 = and(_T_3, _T_4) @[router.scala 72:112]
      node _T_6 = or(_T_2, _T_5) @[router.scala 72:88]
      node _T_7 = and(_T_1, _T_6) @[router.scala 72:64]
      node _T_8 = and(_T, _T_7) @[router.scala 72:35]
      when _T_8 : @[router.scala 72:142]
        io.Chan2_out[2].Cmd <= UInt<2>("h3") @[router.scala 73:21]
        io.InvSet_out[2] <= UInt<1>("h0") @[router.scala 74:18]

  module SendGntS :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 79:14]
      node _T = eq(io.CurCmd_in, UInt<1>("h1")) @[router.scala 80:20]
      node _T_1 = eq(io.CurPtr_in, UInt<1>("h1")) @[router.scala 80:44]
      node _T_2 = eq(io.Chan2_in[1].Cmd, UInt<1>("h0")) @[router.scala 80:73]
      node _T_3 = eq(io.ExGntd_in, UInt<1>("h0")) @[router.scala 80:97]
      node _T_4 = and(_T_2, _T_3) @[router.scala 80:82]
      node _T_5 = and(_T_1, _T_4) @[router.scala 80:51]
      node _T_6 = and(_T, _T_5) @[router.scala 80:28]
      when _T_6 : @[router.scala 80:112]
        io.Chan2_out[1].Cmd <= UInt<3>("h5") @[router.scala 81:21]
        io.Chan2_out[1].Data <= io.MemData_in @[router.scala 82:22]
        io.ShrSet_out[1] <= UInt<1>("h1") @[router.scala 83:18]
        io.CurCmd_out <= UInt<1>("h0") @[router.scala 84:15]

  module SendGntS_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 79:14]
      node _T = eq(io.CurCmd_in, UInt<1>("h1")) @[router.scala 80:20]
      node _T_1 = eq(io.CurPtr_in, UInt<2>("h2")) @[router.scala 80:44]
      node _T_2 = eq(io.Chan2_in[2].Cmd, UInt<1>("h0")) @[router.scala 80:73]
      node _T_3 = eq(io.ExGntd_in, UInt<1>("h0")) @[router.scala 80:97]
      node _T_4 = and(_T_2, _T_3) @[router.scala 80:82]
      node _T_5 = and(_T_1, _T_4) @[router.scala 80:51]
      node _T_6 = and(_T, _T_5) @[router.scala 80:28]
      when _T_6 : @[router.scala 80:112]
        io.Chan2_out[2].Cmd <= UInt<3>("h5") @[router.scala 81:21]
        io.Chan2_out[2].Data <= io.MemData_in @[router.scala 82:22]
        io.ShrSet_out[2] <= UInt<1>("h1") @[router.scala 83:18]
        io.CurCmd_out <= UInt<1>("h0") @[router.scala 84:15]

  module SendGntE :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 89:14]
      node _T = eq(io.CurCmd_in, UInt<2>("h2")) @[router.scala 90:20]
      node _T_1 = eq(io.CurPtr_in, UInt<1>("h1")) @[router.scala 90:44]
      node _T_2 = eq(io.Chan2_in[1].Cmd, UInt<1>("h0")) @[router.scala 90:73]
      node _T_3 = eq(io.ExGntd_in, UInt<1>("h0")) @[router.scala 90:98]
      wire v : UInt<1>[2] @[node.scala 33:17]
      node _v_0_T = eq(io.ShrSet_in[1], UInt<1>("h0")) @[router.scala 90:148]
      v[0] <= _v_0_T @[node.scala 34:10]
      node _v_1_T = eq(io.ShrSet_in[2], UInt<1>("h0")) @[router.scala 90:148]
      node _v_1_T_1 = and(v[0], _v_1_T) @[node.scala 36:38]
      v[1] <= _v_1_T_1 @[node.scala 36:23]
      node _T_4 = and(_T_3, v[1]) @[router.scala 90:109]
      node _T_5 = and(_T_2, _T_4) @[router.scala 90:82]
      node _T_6 = and(_T_1, _T_5) @[router.scala 90:51]
      node _T_7 = and(_T, _T_6) @[router.scala 90:28]
      when _T_7 : @[router.scala 90:165]
        io.Chan2_out[1].Cmd <= UInt<3>("h6") @[router.scala 91:21]
        io.Chan2_out[1].Data <= io.MemData_in @[router.scala 92:22]
        io.ShrSet_out[1] <= UInt<1>("h1") @[router.scala 93:18]
        io.ExGntd_out <= UInt<1>("h1") @[router.scala 94:15]
        io.CurCmd_out <= UInt<1>("h0") @[router.scala 95:15]

  module SendGntE_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 89:14]
      node _T = eq(io.CurCmd_in, UInt<2>("h2")) @[router.scala 90:20]
      node _T_1 = eq(io.CurPtr_in, UInt<2>("h2")) @[router.scala 90:44]
      node _T_2 = eq(io.Chan2_in[2].Cmd, UInt<1>("h0")) @[router.scala 90:73]
      node _T_3 = eq(io.ExGntd_in, UInt<1>("h0")) @[router.scala 90:98]
      wire v : UInt<1>[2] @[node.scala 33:17]
      node _v_0_T = eq(io.ShrSet_in[1], UInt<1>("h0")) @[router.scala 90:148]
      v[0] <= _v_0_T @[node.scala 34:10]
      node _v_1_T = eq(io.ShrSet_in[2], UInt<1>("h0")) @[router.scala 90:148]
      node _v_1_T_1 = and(v[0], _v_1_T) @[node.scala 36:38]
      v[1] <= _v_1_T_1 @[node.scala 36:23]
      node _T_4 = and(_T_3, v[1]) @[router.scala 90:109]
      node _T_5 = and(_T_2, _T_4) @[router.scala 90:82]
      node _T_6 = and(_T_1, _T_5) @[router.scala 90:51]
      node _T_7 = and(_T, _T_6) @[router.scala 90:28]
      when _T_7 : @[router.scala 90:165]
        io.Chan2_out[2].Cmd <= UInt<3>("h6") @[router.scala 91:21]
        io.Chan2_out[2].Data <= io.MemData_in @[router.scala 92:22]
        io.ShrSet_out[2] <= UInt<1>("h1") @[router.scala 93:18]
        io.ExGntd_out <= UInt<1>("h1") @[router.scala 94:15]
        io.CurCmd_out <= UInt<1>("h0") @[router.scala 95:15]

  module RecvGntS :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 100:14]
      node _T = eq(io.Chan2_in[1].Cmd, UInt<3>("h5")) @[router.scala 101:25]
      when _T : @[router.scala 101:34]
        io.Cache_out[1].State <= UInt<1>("h1") @[router.scala 102:23]
        io.Cache_out[1].Data <= io.Chan2_in[1].Data @[router.scala 103:22]
        io.Chan2_out[1].Cmd <= UInt<1>("h0") @[router.scala 104:21]

  module RecvGntS_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 100:14]
      node _T = eq(io.Chan2_in[2].Cmd, UInt<3>("h5")) @[router.scala 101:25]
      when _T : @[router.scala 101:34]
        io.Cache_out[2].State <= UInt<1>("h1") @[router.scala 102:23]
        io.Cache_out[2].Data <= io.Chan2_in[2].Data @[router.scala 103:22]
        io.Chan2_out[2].Cmd <= UInt<1>("h0") @[router.scala 104:21]

  module RecvGntE :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 109:14]
      node _T = eq(io.Chan2_in[1].Cmd, UInt<3>("h6")) @[router.scala 110:25]
      when _T : @[router.scala 110:34]
        io.Cache_out[1].State <= UInt<2>("h2") @[router.scala 111:23]
        io.Cache_out[1].Data <= io.Chan2_in[1].Data @[router.scala 112:22]
        io.Chan2_out[1].Cmd <= UInt<1>("h0") @[router.scala 113:21]

  module RecvGntE_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 109:14]
      node _T = eq(io.Chan2_in[2].Cmd, UInt<3>("h6")) @[router.scala 110:25]
      when _T : @[router.scala 110:34]
        io.Cache_out[2].State <= UInt<2>("h2") @[router.scala 111:23]
        io.Cache_out[2].Data <= io.Chan2_in[2].Data @[router.scala 112:22]
        io.Chan2_out[2].Cmd <= UInt<1>("h0") @[router.scala 113:21]

  module SendInvAck :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 118:14]
      node _T = eq(io.Chan2_in[1].Cmd, UInt<2>("h3")) @[router.scala 119:26]
      node _T_1 = eq(io.Chan3_in[1].Cmd, UInt<1>("h0")) @[router.scala 119:54]
      node _T_2 = and(_T, _T_1) @[router.scala 119:33]
      when _T_2 : @[router.scala 119:65]
        io.Chan2_out[1].Cmd <= UInt<1>("h0") @[router.scala 120:21]
        io.Chan3_out[1].Cmd <= UInt<3>("h4") @[router.scala 121:21]
        node _T_3 = eq(io.Cache_in[1].State, UInt<2>("h2")) @[router.scala 122:27]
        when _T_3 : @[router.scala 122:33]
          io.Chan3_out[1].Data <= io.Cache_in[1].Data @[router.scala 123:22]
        io.Cache_out[1].State <= UInt<1>("h0") @[router.scala 126:23]

  module SendInvAck_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 118:14]
      node _T = eq(io.Chan2_in[2].Cmd, UInt<2>("h3")) @[router.scala 119:26]
      node _T_1 = eq(io.Chan3_in[2].Cmd, UInt<1>("h0")) @[router.scala 119:54]
      node _T_2 = and(_T, _T_1) @[router.scala 119:33]
      when _T_2 : @[router.scala 119:65]
        io.Chan2_out[2].Cmd <= UInt<1>("h0") @[router.scala 120:21]
        io.Chan3_out[2].Cmd <= UInt<3>("h4") @[router.scala 121:21]
        node _T_3 = eq(io.Cache_in[2].State, UInt<2>("h2")) @[router.scala 122:27]
        when _T_3 : @[router.scala 122:33]
          io.Chan3_out[2].Data <= io.Cache_in[2].Data @[router.scala 123:22]
        io.Cache_out[2].State <= UInt<1>("h0") @[router.scala 126:23]

  module RecvInvAck :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 131:14]
      node _T = eq(io.Chan3_in[1].Cmd, UInt<3>("h4")) @[router.scala 132:26]
      node _T_1 = neq(io.CurCmd_in, UInt<1>("h0")) @[router.scala 132:51]
      node _T_2 = and(_T, _T_1) @[router.scala 132:36]
      when _T_2 : @[router.scala 132:62]
        io.Chan3_out[1].Cmd <= UInt<1>("h0") @[router.scala 133:21]
        io.ShrSet_out[1] <= UInt<1>("h0") @[router.scala 134:18]
        node _T_3 = eq(io.ExGntd_in, UInt<1>("h1")) @[router.scala 135:19]
        when _T_3 : @[router.scala 135:30]
          io.ExGntd_out <= UInt<1>("h0") @[router.scala 136:15]
          io.MemData_out <= io.Chan3_in[1].Data @[router.scala 137:16]

  module RecvInvAck_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip en_r : UInt<1>, flip Cache_in : { State : UInt<2>, Data : UInt<2>}[3], Cache_out : { State : UInt<2>, Data : UInt<2>}[3], flip Chan1_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan2_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip Chan3_in : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], flip InvSet_in : UInt<1>[3], InvSet_out : UInt<1>[3], flip ShrSet_in : UInt<1>[3], ShrSet_out : UInt<1>[3], flip ExGntd_in : UInt<1>, ExGntd_out : UInt<1>, flip CurCmd_in : UInt<3>, CurCmd_out : UInt<3>, flip CurPtr_in : UInt<2>, CurPtr_out : UInt<2>, flip MemData_in : UInt<2>, MemData_out : UInt<2>, flip AuxData_in : UInt<2>, AuxData_out : UInt<2>}

    io.Cache_out <= io.Cache_in @[node.scala 40:13]
    io.Chan1_out <= io.Chan1_in @[node.scala 41:13]
    io.Chan2_out <= io.Chan2_in @[node.scala 42:13]
    io.Chan3_out <= io.Chan3_in @[node.scala 43:13]
    io.InvSet_out <= io.InvSet_in @[node.scala 44:14]
    io.ShrSet_out <= io.ShrSet_in @[node.scala 45:14]
    io.ExGntd_out <= io.ExGntd_in @[node.scala 46:14]
    io.CurCmd_out <= io.CurCmd_in @[node.scala 47:14]
    io.CurPtr_out <= io.CurPtr_in @[node.scala 48:14]
    io.MemData_out <= io.MemData_in @[node.scala 49:15]
    io.AuxData_out <= io.AuxData_in @[node.scala 50:15]
    when io.en_r : @[router.scala 131:14]
      node _T = eq(io.Chan3_in[2].Cmd, UInt<3>("h4")) @[router.scala 132:26]
      node _T_1 = neq(io.CurCmd_in, UInt<1>("h0")) @[router.scala 132:51]
      node _T_2 = and(_T, _T_1) @[router.scala 132:36]
      when _T_2 : @[router.scala 132:62]
        io.Chan3_out[2].Cmd <= UInt<1>("h0") @[router.scala 133:21]
        io.ShrSet_out[2] <= UInt<1>("h0") @[router.scala 134:18]
        node _T_3 = eq(io.ExGntd_in, UInt<1>("h1")) @[router.scala 135:19]
        when _T_3 : @[router.scala 135:30]
          io.ExGntd_out <= UInt<1>("h0") @[router.scala 136:15]
          io.MemData_out <= io.Chan3_in[2].Data @[router.scala 137:16]

  module system :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip en_a : UInt<5>, Cache_out : { State : UInt<2>, Data : UInt<2>}[3], Chan1_out : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan2_out : { Cmd : UInt<3>, Data : UInt<2>}[3], Chan3_out : { Cmd : UInt<3>, Data : UInt<2>}[3], InvSet_out : UInt<1>[3], ShrSet_out : UInt<1>[3], ExGntd_out : UInt<1>, CurCmd_out : UInt<3>, CurPtr_out : UInt<2>, MemData_out : UInt<2>, AuxData_out : UInt<2>}

    reg Cache_reg : { State : UInt<2>, Data : UInt<2>}[3], clock with :
      reset => (UInt<1>("h0"), Cache_reg) @[system.scala 22:20]
    io.Cache_out <= Cache_reg @[system.scala 23:13]
    reg Chan1_reg : { Cmd : UInt<3>, Data : UInt<2>}[3], clock with :
      reset => (UInt<1>("h0"), Chan1_reg) @[system.scala 24:20]
    io.Chan1_out <= Chan1_reg @[system.scala 25:13]
    reg Chan2_reg : { Cmd : UInt<3>, Data : UInt<2>}[3], clock with :
      reset => (UInt<1>("h0"), Chan2_reg) @[system.scala 26:20]
    io.Chan2_out <= Chan2_reg @[system.scala 27:13]
    reg Chan3_reg : { Cmd : UInt<3>, Data : UInt<2>}[3], clock with :
      reset => (UInt<1>("h0"), Chan3_reg) @[system.scala 28:20]
    io.Chan3_out <= Chan3_reg @[system.scala 29:13]
    reg InvSet_reg : UInt<1>[3], clock with :
      reset => (UInt<1>("h0"), InvSet_reg) @[system.scala 30:21]
    io.InvSet_out <= InvSet_reg @[system.scala 31:14]
    reg ShrSet_reg : UInt<1>[3], clock with :
      reset => (UInt<1>("h0"), ShrSet_reg) @[system.scala 32:21]
    io.ShrSet_out <= ShrSet_reg @[system.scala 33:14]
    reg ExGntd_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ExGntd_reg) @[system.scala 34:21]
    io.ExGntd_out <= ExGntd_reg @[system.scala 35:14]
    reg CurCmd_reg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), CurCmd_reg) @[system.scala 36:21]
    io.CurCmd_out <= CurCmd_reg @[system.scala 37:14]
    reg CurPtr_reg : UInt<2>, clock with :
      reset => (UInt<1>("h0"), CurPtr_reg) @[system.scala 38:21]
    io.CurPtr_out <= CurPtr_reg @[system.scala 39:14]
    reg MemData_reg : UInt<2>, clock with :
      reset => (UInt<1>("h0"), MemData_reg) @[system.scala 40:22]
    io.MemData_out <= MemData_reg @[system.scala 41:15]
    reg AuxData_reg : UInt<2>, clock with :
      reset => (UInt<1>("h0"), AuxData_reg) @[system.scala 42:22]
    io.AuxData_out <= AuxData_reg @[system.scala 43:15]
    inst rules_0 of Init @[system.scala 45:16]
    rules_0.clock <= clock
    rules_0.reset <= reset
    inst rules_1 of Init_1 @[system.scala 45:16]
    rules_1.clock <= clock
    rules_1.reset <= reset
    inst rules_2 of Store @[system.scala 49:16]
    rules_2.clock <= clock
    rules_2.reset <= reset
    inst rules_3 of Store_1 @[system.scala 49:16]
    rules_3.clock <= clock
    rules_3.reset <= reset
    inst rules_4 of Store_2 @[system.scala 49:16]
    rules_4.clock <= clock
    rules_4.reset <= reset
    inst rules_5 of Store_3 @[system.scala 49:16]
    rules_5.clock <= clock
    rules_5.reset <= reset
    inst rules_6 of SendReqS @[system.scala 53:16]
    rules_6.clock <= clock
    rules_6.reset <= reset
    inst rules_7 of SendReqS_1 @[system.scala 53:16]
    rules_7.clock <= clock
    rules_7.reset <= reset
    inst rules_8 of SendReqE @[system.scala 56:16]
    rules_8.clock <= clock
    rules_8.reset <= reset
    inst rules_9 of SendReqE_1 @[system.scala 56:16]
    rules_9.clock <= clock
    rules_9.reset <= reset
    inst rules_10 of RecvReqS @[system.scala 59:16]
    rules_10.clock <= clock
    rules_10.reset <= reset
    inst rules_11 of RecvReqS_1 @[system.scala 59:16]
    rules_11.clock <= clock
    rules_11.reset <= reset
    inst rules_12 of RecvReqE @[system.scala 62:16]
    rules_12.clock <= clock
    rules_12.reset <= reset
    inst rules_13 of RecvReqE_1 @[system.scala 62:16]
    rules_13.clock <= clock
    rules_13.reset <= reset
    inst rules_14 of SendInv @[system.scala 65:16]
    rules_14.clock <= clock
    rules_14.reset <= reset
    inst rules_15 of SendInv_1 @[system.scala 65:16]
    rules_15.clock <= clock
    rules_15.reset <= reset
    inst rules_16 of SendGntS @[system.scala 68:16]
    rules_16.clock <= clock
    rules_16.reset <= reset
    inst rules_17 of SendGntS_1 @[system.scala 68:16]
    rules_17.clock <= clock
    rules_17.reset <= reset
    inst rules_18 of SendGntE @[system.scala 71:16]
    rules_18.clock <= clock
    rules_18.reset <= reset
    inst rules_19 of SendGntE_1 @[system.scala 71:16]
    rules_19.clock <= clock
    rules_19.reset <= reset
    inst rules_20 of RecvGntS @[system.scala 74:16]
    rules_20.clock <= clock
    rules_20.reset <= reset
    inst rules_21 of RecvGntS_1 @[system.scala 74:16]
    rules_21.clock <= clock
    rules_21.reset <= reset
    inst rules_22 of RecvGntE @[system.scala 77:16]
    rules_22.clock <= clock
    rules_22.reset <= reset
    inst rules_23 of RecvGntE_1 @[system.scala 77:16]
    rules_23.clock <= clock
    rules_23.reset <= reset
    inst rules_24 of SendInvAck @[system.scala 80:16]
    rules_24.clock <= clock
    rules_24.reset <= reset
    inst rules_25 of SendInvAck_1 @[system.scala 80:16]
    rules_25.clock <= clock
    rules_25.reset <= reset
    inst rules_26 of RecvInvAck @[system.scala 83:16]
    rules_26.clock <= clock
    rules_26.reset <= reset
    inst rules_27 of RecvInvAck_1 @[system.scala 83:16]
    rules_27.clock <= clock
    rules_27.reset <= reset
    rules_0.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_0.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_0.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_0.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_0.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_0.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_0.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_0.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_0.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_0.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_0.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_0.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_0.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_0.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_0.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_0.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_0.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_0.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_0.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_0.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_0.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_0.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_0.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_0.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_0.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_0.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_0.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_0.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_0.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_0.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_0.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_0.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_0.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_0.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_0.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T = eq(io.en_a, UInt<1>("h0")) @[system.scala 97:27]
    rules_0.io.en_r <= _T @[system.scala 97:17]
    node _T_1 = eq(io.en_a, UInt<1>("h0")) @[system.scala 98:13]
    when _T_1 : @[system.scala 98:21]
      Cache_reg <= rules_0.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_0.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_0.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_0.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_0.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_0.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_0.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_0.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_0.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_0.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_0.io.AuxData_out @[system.scala 109:13]
    rules_1.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_1.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_1.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_1.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_1.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_1.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_1.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_1.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_1.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_1.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_1.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_1.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_1.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_1.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_1.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_1.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_1.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_1.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_1.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_1.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_1.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_1.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_1.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_1.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_1.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_1.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_1.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_1.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_1.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_1.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_1.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_1.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_1.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_1.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_1.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_2 = eq(io.en_a, UInt<1>("h1")) @[system.scala 97:27]
    rules_1.io.en_r <= _T_2 @[system.scala 97:17]
    node _T_3 = eq(io.en_a, UInt<1>("h1")) @[system.scala 98:13]
    when _T_3 : @[system.scala 98:21]
      Cache_reg <= rules_1.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_1.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_1.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_1.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_1.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_1.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_1.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_1.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_1.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_1.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_1.io.AuxData_out @[system.scala 109:13]
    rules_2.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_2.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_2.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_2.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_2.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_2.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_2.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_2.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_2.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_2.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_2.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_2.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_2.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_2.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_2.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_2.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_2.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_2.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_2.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_2.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_2.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_2.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_2.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_2.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_2.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_2.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_2.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_2.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_2.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_2.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_2.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_2.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_2.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_2.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_2.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_4 = eq(io.en_a, UInt<2>("h2")) @[system.scala 97:27]
    rules_2.io.en_r <= _T_4 @[system.scala 97:17]
    node _T_5 = eq(io.en_a, UInt<2>("h2")) @[system.scala 98:13]
    when _T_5 : @[system.scala 98:21]
      Cache_reg <= rules_2.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_2.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_2.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_2.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_2.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_2.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_2.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_2.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_2.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_2.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_2.io.AuxData_out @[system.scala 109:13]
    rules_3.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_3.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_3.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_3.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_3.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_3.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_3.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_3.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_3.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_3.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_3.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_3.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_3.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_3.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_3.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_3.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_3.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_3.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_3.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_3.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_3.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_3.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_3.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_3.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_3.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_3.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_3.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_3.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_3.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_3.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_3.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_3.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_3.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_3.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_3.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_6 = eq(io.en_a, UInt<2>("h3")) @[system.scala 97:27]
    rules_3.io.en_r <= _T_6 @[system.scala 97:17]
    node _T_7 = eq(io.en_a, UInt<2>("h3")) @[system.scala 98:13]
    when _T_7 : @[system.scala 98:21]
      Cache_reg <= rules_3.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_3.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_3.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_3.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_3.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_3.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_3.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_3.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_3.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_3.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_3.io.AuxData_out @[system.scala 109:13]
    rules_4.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_4.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_4.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_4.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_4.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_4.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_4.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_4.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_4.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_4.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_4.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_4.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_4.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_4.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_4.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_4.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_4.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_4.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_4.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_4.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_4.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_4.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_4.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_4.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_4.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_4.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_4.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_4.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_4.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_4.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_4.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_4.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_4.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_4.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_4.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_8 = eq(io.en_a, UInt<3>("h4")) @[system.scala 97:27]
    rules_4.io.en_r <= _T_8 @[system.scala 97:17]
    node _T_9 = eq(io.en_a, UInt<3>("h4")) @[system.scala 98:13]
    when _T_9 : @[system.scala 98:21]
      Cache_reg <= rules_4.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_4.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_4.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_4.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_4.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_4.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_4.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_4.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_4.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_4.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_4.io.AuxData_out @[system.scala 109:13]
    rules_5.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_5.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_5.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_5.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_5.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_5.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_5.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_5.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_5.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_5.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_5.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_5.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_5.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_5.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_5.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_5.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_5.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_5.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_5.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_5.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_5.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_5.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_5.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_5.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_5.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_5.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_5.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_5.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_5.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_5.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_5.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_5.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_5.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_5.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_5.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_10 = eq(io.en_a, UInt<3>("h5")) @[system.scala 97:27]
    rules_5.io.en_r <= _T_10 @[system.scala 97:17]
    node _T_11 = eq(io.en_a, UInt<3>("h5")) @[system.scala 98:13]
    when _T_11 : @[system.scala 98:21]
      Cache_reg <= rules_5.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_5.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_5.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_5.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_5.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_5.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_5.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_5.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_5.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_5.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_5.io.AuxData_out @[system.scala 109:13]
    rules_6.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_6.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_6.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_6.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_6.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_6.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_6.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_6.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_6.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_6.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_6.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_6.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_6.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_6.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_6.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_6.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_6.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_6.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_6.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_6.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_6.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_6.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_6.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_6.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_6.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_6.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_6.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_6.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_6.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_6.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_6.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_6.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_6.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_6.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_6.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_12 = eq(io.en_a, UInt<3>("h6")) @[system.scala 97:27]
    rules_6.io.en_r <= _T_12 @[system.scala 97:17]
    node _T_13 = eq(io.en_a, UInt<3>("h6")) @[system.scala 98:13]
    when _T_13 : @[system.scala 98:21]
      Cache_reg <= rules_6.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_6.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_6.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_6.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_6.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_6.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_6.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_6.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_6.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_6.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_6.io.AuxData_out @[system.scala 109:13]
    rules_7.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_7.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_7.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_7.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_7.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_7.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_7.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_7.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_7.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_7.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_7.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_7.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_7.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_7.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_7.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_7.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_7.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_7.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_7.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_7.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_7.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_7.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_7.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_7.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_7.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_7.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_7.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_7.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_7.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_7.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_7.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_7.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_7.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_7.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_7.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_14 = eq(io.en_a, UInt<3>("h7")) @[system.scala 97:27]
    rules_7.io.en_r <= _T_14 @[system.scala 97:17]
    node _T_15 = eq(io.en_a, UInt<3>("h7")) @[system.scala 98:13]
    when _T_15 : @[system.scala 98:21]
      Cache_reg <= rules_7.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_7.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_7.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_7.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_7.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_7.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_7.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_7.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_7.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_7.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_7.io.AuxData_out @[system.scala 109:13]
    rules_8.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_8.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_8.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_8.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_8.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_8.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_8.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_8.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_8.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_8.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_8.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_8.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_8.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_8.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_8.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_8.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_8.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_8.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_8.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_8.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_8.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_8.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_8.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_8.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_8.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_8.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_8.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_8.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_8.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_8.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_8.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_8.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_8.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_8.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_8.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_16 = eq(io.en_a, UInt<4>("h8")) @[system.scala 97:27]
    rules_8.io.en_r <= _T_16 @[system.scala 97:17]
    node _T_17 = eq(io.en_a, UInt<4>("h8")) @[system.scala 98:13]
    when _T_17 : @[system.scala 98:21]
      Cache_reg <= rules_8.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_8.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_8.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_8.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_8.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_8.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_8.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_8.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_8.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_8.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_8.io.AuxData_out @[system.scala 109:13]
    rules_9.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_9.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_9.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_9.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_9.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_9.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_9.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_9.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_9.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_9.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_9.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_9.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_9.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_9.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_9.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_9.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_9.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_9.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_9.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_9.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_9.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_9.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_9.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_9.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_9.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_9.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_9.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_9.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_9.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_9.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_9.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_9.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_9.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_9.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_9.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_18 = eq(io.en_a, UInt<4>("h9")) @[system.scala 97:27]
    rules_9.io.en_r <= _T_18 @[system.scala 97:17]
    node _T_19 = eq(io.en_a, UInt<4>("h9")) @[system.scala 98:13]
    when _T_19 : @[system.scala 98:21]
      Cache_reg <= rules_9.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_9.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_9.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_9.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_9.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_9.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_9.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_9.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_9.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_9.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_9.io.AuxData_out @[system.scala 109:13]
    rules_10.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_10.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_10.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_10.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_10.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_10.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_10.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_10.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_10.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_10.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_10.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_10.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_10.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_10.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_10.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_10.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_10.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_10.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_10.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_10.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_10.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_10.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_10.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_10.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_10.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_10.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_10.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_10.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_10.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_10.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_10.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_10.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_10.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_10.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_10.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_20 = eq(io.en_a, UInt<4>("ha")) @[system.scala 97:27]
    rules_10.io.en_r <= _T_20 @[system.scala 97:17]
    node _T_21 = eq(io.en_a, UInt<4>("ha")) @[system.scala 98:13]
    when _T_21 : @[system.scala 98:21]
      Cache_reg <= rules_10.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_10.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_10.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_10.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_10.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_10.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_10.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_10.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_10.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_10.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_10.io.AuxData_out @[system.scala 109:13]
    rules_11.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_11.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_11.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_11.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_11.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_11.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_11.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_11.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_11.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_11.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_11.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_11.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_11.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_11.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_11.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_11.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_11.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_11.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_11.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_11.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_11.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_11.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_11.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_11.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_11.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_11.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_11.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_11.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_11.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_11.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_11.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_11.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_11.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_11.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_11.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_22 = eq(io.en_a, UInt<4>("hb")) @[system.scala 97:27]
    rules_11.io.en_r <= _T_22 @[system.scala 97:17]
    node _T_23 = eq(io.en_a, UInt<4>("hb")) @[system.scala 98:13]
    when _T_23 : @[system.scala 98:21]
      Cache_reg <= rules_11.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_11.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_11.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_11.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_11.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_11.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_11.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_11.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_11.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_11.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_11.io.AuxData_out @[system.scala 109:13]
    rules_12.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_12.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_12.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_12.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_12.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_12.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_12.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_12.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_12.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_12.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_12.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_12.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_12.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_12.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_12.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_12.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_12.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_12.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_12.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_12.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_12.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_12.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_12.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_12.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_12.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_12.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_12.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_12.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_12.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_12.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_12.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_12.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_12.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_12.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_12.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_24 = eq(io.en_a, UInt<4>("hc")) @[system.scala 97:27]
    rules_12.io.en_r <= _T_24 @[system.scala 97:17]
    node _T_25 = eq(io.en_a, UInt<4>("hc")) @[system.scala 98:13]
    when _T_25 : @[system.scala 98:21]
      Cache_reg <= rules_12.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_12.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_12.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_12.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_12.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_12.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_12.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_12.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_12.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_12.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_12.io.AuxData_out @[system.scala 109:13]
    rules_13.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_13.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_13.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_13.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_13.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_13.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_13.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_13.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_13.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_13.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_13.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_13.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_13.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_13.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_13.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_13.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_13.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_13.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_13.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_13.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_13.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_13.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_13.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_13.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_13.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_13.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_13.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_13.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_13.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_13.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_13.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_13.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_13.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_13.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_13.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_26 = eq(io.en_a, UInt<4>("hd")) @[system.scala 97:27]
    rules_13.io.en_r <= _T_26 @[system.scala 97:17]
    node _T_27 = eq(io.en_a, UInt<4>("hd")) @[system.scala 98:13]
    when _T_27 : @[system.scala 98:21]
      Cache_reg <= rules_13.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_13.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_13.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_13.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_13.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_13.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_13.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_13.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_13.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_13.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_13.io.AuxData_out @[system.scala 109:13]
    rules_14.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_14.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_14.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_14.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_14.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_14.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_14.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_14.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_14.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_14.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_14.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_14.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_14.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_14.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_14.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_14.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_14.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_14.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_14.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_14.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_14.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_14.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_14.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_14.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_14.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_14.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_14.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_14.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_14.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_14.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_14.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_14.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_14.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_14.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_14.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_28 = eq(io.en_a, UInt<4>("he")) @[system.scala 97:27]
    rules_14.io.en_r <= _T_28 @[system.scala 97:17]
    node _T_29 = eq(io.en_a, UInt<4>("he")) @[system.scala 98:13]
    when _T_29 : @[system.scala 98:21]
      Cache_reg <= rules_14.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_14.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_14.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_14.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_14.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_14.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_14.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_14.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_14.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_14.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_14.io.AuxData_out @[system.scala 109:13]
    rules_15.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_15.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_15.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_15.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_15.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_15.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_15.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_15.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_15.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_15.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_15.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_15.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_15.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_15.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_15.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_15.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_15.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_15.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_15.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_15.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_15.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_15.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_15.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_15.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_15.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_15.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_15.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_15.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_15.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_15.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_15.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_15.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_15.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_15.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_15.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_30 = eq(io.en_a, UInt<4>("hf")) @[system.scala 97:27]
    rules_15.io.en_r <= _T_30 @[system.scala 97:17]
    node _T_31 = eq(io.en_a, UInt<4>("hf")) @[system.scala 98:13]
    when _T_31 : @[system.scala 98:21]
      Cache_reg <= rules_15.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_15.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_15.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_15.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_15.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_15.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_15.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_15.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_15.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_15.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_15.io.AuxData_out @[system.scala 109:13]
    rules_16.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_16.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_16.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_16.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_16.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_16.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_16.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_16.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_16.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_16.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_16.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_16.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_16.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_16.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_16.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_16.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_16.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_16.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_16.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_16.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_16.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_16.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_16.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_16.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_16.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_16.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_16.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_16.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_16.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_16.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_16.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_16.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_16.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_16.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_16.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_32 = eq(io.en_a, UInt<5>("h10")) @[system.scala 97:27]
    rules_16.io.en_r <= _T_32 @[system.scala 97:17]
    node _T_33 = eq(io.en_a, UInt<5>("h10")) @[system.scala 98:13]
    when _T_33 : @[system.scala 98:21]
      Cache_reg <= rules_16.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_16.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_16.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_16.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_16.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_16.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_16.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_16.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_16.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_16.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_16.io.AuxData_out @[system.scala 109:13]
    rules_17.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_17.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_17.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_17.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_17.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_17.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_17.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_17.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_17.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_17.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_17.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_17.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_17.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_17.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_17.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_17.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_17.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_17.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_17.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_17.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_17.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_17.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_17.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_17.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_17.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_17.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_17.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_17.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_17.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_17.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_17.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_17.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_17.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_17.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_17.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_34 = eq(io.en_a, UInt<5>("h11")) @[system.scala 97:27]
    rules_17.io.en_r <= _T_34 @[system.scala 97:17]
    node _T_35 = eq(io.en_a, UInt<5>("h11")) @[system.scala 98:13]
    when _T_35 : @[system.scala 98:21]
      Cache_reg <= rules_17.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_17.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_17.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_17.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_17.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_17.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_17.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_17.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_17.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_17.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_17.io.AuxData_out @[system.scala 109:13]
    rules_18.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_18.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_18.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_18.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_18.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_18.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_18.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_18.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_18.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_18.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_18.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_18.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_18.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_18.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_18.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_18.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_18.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_18.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_18.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_18.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_18.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_18.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_18.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_18.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_18.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_18.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_18.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_18.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_18.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_18.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_18.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_18.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_18.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_18.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_18.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_36 = eq(io.en_a, UInt<5>("h12")) @[system.scala 97:27]
    rules_18.io.en_r <= _T_36 @[system.scala 97:17]
    node _T_37 = eq(io.en_a, UInt<5>("h12")) @[system.scala 98:13]
    when _T_37 : @[system.scala 98:21]
      Cache_reg <= rules_18.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_18.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_18.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_18.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_18.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_18.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_18.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_18.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_18.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_18.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_18.io.AuxData_out @[system.scala 109:13]
    rules_19.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_19.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_19.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_19.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_19.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_19.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_19.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_19.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_19.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_19.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_19.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_19.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_19.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_19.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_19.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_19.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_19.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_19.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_19.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_19.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_19.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_19.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_19.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_19.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_19.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_19.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_19.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_19.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_19.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_19.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_19.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_19.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_19.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_19.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_19.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_38 = eq(io.en_a, UInt<5>("h13")) @[system.scala 97:27]
    rules_19.io.en_r <= _T_38 @[system.scala 97:17]
    node _T_39 = eq(io.en_a, UInt<5>("h13")) @[system.scala 98:13]
    when _T_39 : @[system.scala 98:21]
      Cache_reg <= rules_19.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_19.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_19.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_19.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_19.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_19.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_19.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_19.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_19.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_19.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_19.io.AuxData_out @[system.scala 109:13]
    rules_20.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_20.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_20.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_20.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_20.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_20.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_20.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_20.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_20.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_20.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_20.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_20.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_20.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_20.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_20.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_20.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_20.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_20.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_20.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_20.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_20.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_20.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_20.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_20.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_20.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_20.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_20.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_20.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_20.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_20.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_20.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_20.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_20.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_20.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_20.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_40 = eq(io.en_a, UInt<5>("h14")) @[system.scala 97:27]
    rules_20.io.en_r <= _T_40 @[system.scala 97:17]
    node _T_41 = eq(io.en_a, UInt<5>("h14")) @[system.scala 98:13]
    when _T_41 : @[system.scala 98:21]
      Cache_reg <= rules_20.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_20.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_20.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_20.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_20.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_20.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_20.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_20.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_20.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_20.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_20.io.AuxData_out @[system.scala 109:13]
    rules_21.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_21.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_21.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_21.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_21.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_21.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_21.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_21.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_21.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_21.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_21.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_21.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_21.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_21.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_21.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_21.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_21.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_21.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_21.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_21.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_21.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_21.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_21.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_21.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_21.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_21.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_21.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_21.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_21.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_21.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_21.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_21.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_21.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_21.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_21.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_42 = eq(io.en_a, UInt<5>("h15")) @[system.scala 97:27]
    rules_21.io.en_r <= _T_42 @[system.scala 97:17]
    node _T_43 = eq(io.en_a, UInt<5>("h15")) @[system.scala 98:13]
    when _T_43 : @[system.scala 98:21]
      Cache_reg <= rules_21.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_21.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_21.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_21.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_21.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_21.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_21.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_21.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_21.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_21.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_21.io.AuxData_out @[system.scala 109:13]
    rules_22.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_22.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_22.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_22.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_22.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_22.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_22.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_22.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_22.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_22.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_22.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_22.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_22.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_22.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_22.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_22.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_22.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_22.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_22.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_22.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_22.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_22.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_22.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_22.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_22.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_22.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_22.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_22.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_22.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_22.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_22.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_22.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_22.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_22.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_22.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_44 = eq(io.en_a, UInt<5>("h16")) @[system.scala 97:27]
    rules_22.io.en_r <= _T_44 @[system.scala 97:17]
    node _T_45 = eq(io.en_a, UInt<5>("h16")) @[system.scala 98:13]
    when _T_45 : @[system.scala 98:21]
      Cache_reg <= rules_22.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_22.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_22.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_22.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_22.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_22.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_22.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_22.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_22.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_22.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_22.io.AuxData_out @[system.scala 109:13]
    rules_23.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_23.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_23.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_23.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_23.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_23.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_23.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_23.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_23.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_23.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_23.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_23.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_23.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_23.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_23.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_23.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_23.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_23.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_23.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_23.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_23.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_23.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_23.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_23.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_23.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_23.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_23.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_23.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_23.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_23.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_23.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_23.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_23.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_23.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_23.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_46 = eq(io.en_a, UInt<5>("h17")) @[system.scala 97:27]
    rules_23.io.en_r <= _T_46 @[system.scala 97:17]
    node _T_47 = eq(io.en_a, UInt<5>("h17")) @[system.scala 98:13]
    when _T_47 : @[system.scala 98:21]
      Cache_reg <= rules_23.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_23.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_23.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_23.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_23.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_23.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_23.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_23.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_23.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_23.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_23.io.AuxData_out @[system.scala 109:13]
    rules_24.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_24.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_24.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_24.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_24.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_24.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_24.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_24.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_24.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_24.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_24.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_24.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_24.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_24.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_24.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_24.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_24.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_24.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_24.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_24.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_24.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_24.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_24.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_24.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_24.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_24.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_24.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_24.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_24.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_24.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_24.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_24.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_24.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_24.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_24.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_48 = eq(io.en_a, UInt<5>("h18")) @[system.scala 97:27]
    rules_24.io.en_r <= _T_48 @[system.scala 97:17]
    node _T_49 = eq(io.en_a, UInt<5>("h18")) @[system.scala 98:13]
    when _T_49 : @[system.scala 98:21]
      Cache_reg <= rules_24.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_24.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_24.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_24.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_24.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_24.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_24.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_24.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_24.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_24.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_24.io.AuxData_out @[system.scala 109:13]
    rules_25.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_25.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_25.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_25.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_25.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_25.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_25.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_25.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_25.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_25.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_25.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_25.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_25.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_25.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_25.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_25.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_25.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_25.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_25.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_25.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_25.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_25.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_25.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_25.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_25.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_25.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_25.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_25.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_25.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_25.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_25.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_25.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_25.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_25.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_25.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_50 = eq(io.en_a, UInt<5>("h19")) @[system.scala 97:27]
    rules_25.io.en_r <= _T_50 @[system.scala 97:17]
    node _T_51 = eq(io.en_a, UInt<5>("h19")) @[system.scala 98:13]
    when _T_51 : @[system.scala 98:21]
      Cache_reg <= rules_25.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_25.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_25.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_25.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_25.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_25.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_25.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_25.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_25.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_25.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_25.io.AuxData_out @[system.scala 109:13]
    rules_26.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_26.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_26.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_26.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_26.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_26.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_26.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_26.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_26.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_26.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_26.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_26.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_26.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_26.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_26.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_26.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_26.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_26.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_26.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_26.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_26.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_26.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_26.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_26.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_26.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_26.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_26.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_26.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_26.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_26.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_26.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_26.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_26.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_26.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_26.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_52 = eq(io.en_a, UInt<5>("h1a")) @[system.scala 97:27]
    rules_26.io.en_r <= _T_52 @[system.scala 97:17]
    node _T_53 = eq(io.en_a, UInt<5>("h1a")) @[system.scala 98:13]
    when _T_53 : @[system.scala 98:21]
      Cache_reg <= rules_26.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_26.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_26.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_26.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_26.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_26.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_26.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_26.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_26.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_26.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_26.io.AuxData_out @[system.scala 109:13]
    rules_27.io.Cache_in[0].Data <= Cache_reg[0].Data @[system.scala 86:22]
    rules_27.io.Cache_in[0].State <= Cache_reg[0].State @[system.scala 86:22]
    rules_27.io.Cache_in[1].Data <= Cache_reg[1].Data @[system.scala 86:22]
    rules_27.io.Cache_in[1].State <= Cache_reg[1].State @[system.scala 86:22]
    rules_27.io.Cache_in[2].Data <= Cache_reg[2].Data @[system.scala 86:22]
    rules_27.io.Cache_in[2].State <= Cache_reg[2].State @[system.scala 86:22]
    rules_27.io.Chan1_in[0].Data <= Chan1_reg[0].Data @[system.scala 87:22]
    rules_27.io.Chan1_in[0].Cmd <= Chan1_reg[0].Cmd @[system.scala 87:22]
    rules_27.io.Chan1_in[1].Data <= Chan1_reg[1].Data @[system.scala 87:22]
    rules_27.io.Chan1_in[1].Cmd <= Chan1_reg[1].Cmd @[system.scala 87:22]
    rules_27.io.Chan1_in[2].Data <= Chan1_reg[2].Data @[system.scala 87:22]
    rules_27.io.Chan1_in[2].Cmd <= Chan1_reg[2].Cmd @[system.scala 87:22]
    rules_27.io.Chan2_in[0].Data <= Chan2_reg[0].Data @[system.scala 88:22]
    rules_27.io.Chan2_in[0].Cmd <= Chan2_reg[0].Cmd @[system.scala 88:22]
    rules_27.io.Chan2_in[1].Data <= Chan2_reg[1].Data @[system.scala 88:22]
    rules_27.io.Chan2_in[1].Cmd <= Chan2_reg[1].Cmd @[system.scala 88:22]
    rules_27.io.Chan2_in[2].Data <= Chan2_reg[2].Data @[system.scala 88:22]
    rules_27.io.Chan2_in[2].Cmd <= Chan2_reg[2].Cmd @[system.scala 88:22]
    rules_27.io.Chan3_in[0].Data <= Chan3_reg[0].Data @[system.scala 89:22]
    rules_27.io.Chan3_in[0].Cmd <= Chan3_reg[0].Cmd @[system.scala 89:22]
    rules_27.io.Chan3_in[1].Data <= Chan3_reg[1].Data @[system.scala 89:22]
    rules_27.io.Chan3_in[1].Cmd <= Chan3_reg[1].Cmd @[system.scala 89:22]
    rules_27.io.Chan3_in[2].Data <= Chan3_reg[2].Data @[system.scala 89:22]
    rules_27.io.Chan3_in[2].Cmd <= Chan3_reg[2].Cmd @[system.scala 89:22]
    rules_27.io.InvSet_in[0] <= InvSet_reg[0] @[system.scala 90:23]
    rules_27.io.InvSet_in[1] <= InvSet_reg[1] @[system.scala 90:23]
    rules_27.io.InvSet_in[2] <= InvSet_reg[2] @[system.scala 90:23]
    rules_27.io.ShrSet_in[0] <= ShrSet_reg[0] @[system.scala 91:23]
    rules_27.io.ShrSet_in[1] <= ShrSet_reg[1] @[system.scala 91:23]
    rules_27.io.ShrSet_in[2] <= ShrSet_reg[2] @[system.scala 91:23]
    rules_27.io.ExGntd_in <= ExGntd_reg @[system.scala 92:23]
    rules_27.io.CurCmd_in <= CurCmd_reg @[system.scala 93:23]
    rules_27.io.CurPtr_in <= CurPtr_reg @[system.scala 94:23]
    rules_27.io.MemData_in <= MemData_reg @[system.scala 95:24]
    rules_27.io.AuxData_in <= AuxData_reg @[system.scala 96:24]
    node _T_54 = eq(io.en_a, UInt<5>("h1b")) @[system.scala 97:27]
    rules_27.io.en_r <= _T_54 @[system.scala 97:17]
    node _T_55 = eq(io.en_a, UInt<5>("h1b")) @[system.scala 98:13]
    when _T_55 : @[system.scala 98:21]
      Cache_reg <= rules_27.io.Cache_out @[system.scala 99:11]
      Chan1_reg <= rules_27.io.Chan1_out @[system.scala 100:11]
      Chan2_reg <= rules_27.io.Chan2_out @[system.scala 101:11]
      Chan3_reg <= rules_27.io.Chan3_out @[system.scala 102:11]
      InvSet_reg <= rules_27.io.InvSet_out @[system.scala 103:12]
      ShrSet_reg <= rules_27.io.ShrSet_out @[system.scala 104:12]
      ExGntd_reg <= rules_27.io.ExGntd_out @[system.scala 105:12]
      CurCmd_reg <= rules_27.io.CurCmd_out @[system.scala 106:12]
      CurPtr_reg <= rules_27.io.CurPtr_out @[system.scala 107:12]
      MemData_reg <= rules_27.io.MemData_out @[system.scala 108:13]
      AuxData_reg <= rules_27.io.AuxData_out @[system.scala 109:13]
    node _T_56 = neq(UInt<1>("h1"), UInt<1>("h1")) @[system.scala 123:14]
    node _T_57 = eq(_T_56, UInt<1>("h0")) @[system.scala 123:9]
    node _T_58 = eq(Cache_reg[1].State, UInt<2>("h2")) @[system.scala 123:45]
    node _T_59 = eq(_T_58, UInt<1>("h0")) @[system.scala 123:25]
    node _T_60 = eq(Cache_reg[1].State, UInt<1>("h0")) @[system.scala 123:71]
    node _T_61 = or(_T_59, _T_60) @[system.scala 123:50]
    node _T_62 = eq(Cache_reg[1].State, UInt<1>("h1")) @[system.scala 123:100]
    node _T_63 = eq(_T_62, UInt<1>("h0")) @[system.scala 123:80]
    node _T_64 = eq(Cache_reg[1].State, UInt<1>("h0")) @[system.scala 123:127]
    node _T_65 = eq(Cache_reg[1].State, UInt<1>("h1")) @[system.scala 123:153]
    node _T_66 = or(_T_64, _T_65) @[system.scala 123:132]
    node _T_67 = or(_T_63, _T_66) @[system.scala 123:105]
    node _T_68 = and(_T_61, _T_67) @[system.scala 123:77]
    node _T_69 = or(_T_57, _T_68) @[system.scala 123:21]
    node _T_70 = bits(reset, 0, 0) @[system.scala 123:7]
    node _T_71 = eq(_T_70, UInt<1>("h0")) @[system.scala 123:7]
    when _T_71 : @[system.scala 123:7]
      node _T_72 = eq(_T_69, UInt<1>("h0")) @[system.scala 123:7]
      when _T_72 : @[system.scala 123:7]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at system.scala:123 assert((!(i.U=/=j.U)||((!(Cache_reg(i).State===E)||(Cache_reg(j).State===I))&&(!(Cache_reg(i).State===S)||((Cache_reg(j).State===I)||(Cache_reg(j).State===S))))))\n") : printf @[system.scala 123:7]
      assert(clock, _T_69, UInt<1>("h1"), "") : assert @[system.scala 123:7]
    node _T_73 = neq(UInt<1>("h1"), UInt<2>("h2")) @[system.scala 123:14]
    node _T_74 = eq(_T_73, UInt<1>("h0")) @[system.scala 123:9]
    node _T_75 = eq(Cache_reg[1].State, UInt<2>("h2")) @[system.scala 123:45]
    node _T_76 = eq(_T_75, UInt<1>("h0")) @[system.scala 123:25]
    node _T_77 = eq(Cache_reg[2].State, UInt<1>("h0")) @[system.scala 123:71]
    node _T_78 = or(_T_76, _T_77) @[system.scala 123:50]
    node _T_79 = eq(Cache_reg[1].State, UInt<1>("h1")) @[system.scala 123:100]
    node _T_80 = eq(_T_79, UInt<1>("h0")) @[system.scala 123:80]
    node _T_81 = eq(Cache_reg[2].State, UInt<1>("h0")) @[system.scala 123:127]
    node _T_82 = eq(Cache_reg[2].State, UInt<1>("h1")) @[system.scala 123:153]
    node _T_83 = or(_T_81, _T_82) @[system.scala 123:132]
    node _T_84 = or(_T_80, _T_83) @[system.scala 123:105]
    node _T_85 = and(_T_78, _T_84) @[system.scala 123:77]
    node _T_86 = or(_T_74, _T_85) @[system.scala 123:21]
    node _T_87 = bits(reset, 0, 0) @[system.scala 123:7]
    node _T_88 = eq(_T_87, UInt<1>("h0")) @[system.scala 123:7]
    when _T_88 : @[system.scala 123:7]
      node _T_89 = eq(_T_86, UInt<1>("h0")) @[system.scala 123:7]
      when _T_89 : @[system.scala 123:7]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at system.scala:123 assert((!(i.U=/=j.U)||((!(Cache_reg(i).State===E)||(Cache_reg(j).State===I))&&(!(Cache_reg(i).State===S)||((Cache_reg(j).State===I)||(Cache_reg(j).State===S))))))\n") : printf_1 @[system.scala 123:7]
      assert(clock, _T_86, UInt<1>("h1"), "") : assert_1 @[system.scala 123:7]
    node _T_90 = neq(UInt<2>("h2"), UInt<1>("h1")) @[system.scala 123:14]
    node _T_91 = eq(_T_90, UInt<1>("h0")) @[system.scala 123:9]
    node _T_92 = eq(Cache_reg[2].State, UInt<2>("h2")) @[system.scala 123:45]
    node _T_93 = eq(_T_92, UInt<1>("h0")) @[system.scala 123:25]
    node _T_94 = eq(Cache_reg[1].State, UInt<1>("h0")) @[system.scala 123:71]
    node _T_95 = or(_T_93, _T_94) @[system.scala 123:50]
    node _T_96 = eq(Cache_reg[2].State, UInt<1>("h1")) @[system.scala 123:100]
    node _T_97 = eq(_T_96, UInt<1>("h0")) @[system.scala 123:80]
    node _T_98 = eq(Cache_reg[1].State, UInt<1>("h0")) @[system.scala 123:127]
    node _T_99 = eq(Cache_reg[1].State, UInt<1>("h1")) @[system.scala 123:153]
    node _T_100 = or(_T_98, _T_99) @[system.scala 123:132]
    node _T_101 = or(_T_97, _T_100) @[system.scala 123:105]
    node _T_102 = and(_T_95, _T_101) @[system.scala 123:77]
    node _T_103 = or(_T_91, _T_102) @[system.scala 123:21]
    node _T_104 = bits(reset, 0, 0) @[system.scala 123:7]
    node _T_105 = eq(_T_104, UInt<1>("h0")) @[system.scala 123:7]
    when _T_105 : @[system.scala 123:7]
      node _T_106 = eq(_T_103, UInt<1>("h0")) @[system.scala 123:7]
      when _T_106 : @[system.scala 123:7]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at system.scala:123 assert((!(i.U=/=j.U)||((!(Cache_reg(i).State===E)||(Cache_reg(j).State===I))&&(!(Cache_reg(i).State===S)||((Cache_reg(j).State===I)||(Cache_reg(j).State===S))))))\n") : printf_2 @[system.scala 123:7]
      assert(clock, _T_103, UInt<1>("h1"), "") : assert_2 @[system.scala 123:7]
    node _T_107 = neq(UInt<2>("h2"), UInt<2>("h2")) @[system.scala 123:14]
    node _T_108 = eq(_T_107, UInt<1>("h0")) @[system.scala 123:9]
    node _T_109 = eq(Cache_reg[2].State, UInt<2>("h2")) @[system.scala 123:45]
    node _T_110 = eq(_T_109, UInt<1>("h0")) @[system.scala 123:25]
    node _T_111 = eq(Cache_reg[2].State, UInt<1>("h0")) @[system.scala 123:71]
    node _T_112 = or(_T_110, _T_111) @[system.scala 123:50]
    node _T_113 = eq(Cache_reg[2].State, UInt<1>("h1")) @[system.scala 123:100]
    node _T_114 = eq(_T_113, UInt<1>("h0")) @[system.scala 123:80]
    node _T_115 = eq(Cache_reg[2].State, UInt<1>("h0")) @[system.scala 123:127]
    node _T_116 = eq(Cache_reg[2].State, UInt<1>("h1")) @[system.scala 123:153]
    node _T_117 = or(_T_115, _T_116) @[system.scala 123:132]
    node _T_118 = or(_T_114, _T_117) @[system.scala 123:105]
    node _T_119 = and(_T_112, _T_118) @[system.scala 123:77]
    node _T_120 = or(_T_108, _T_119) @[system.scala 123:21]
    node _T_121 = bits(reset, 0, 0) @[system.scala 123:7]
    node _T_122 = eq(_T_121, UInt<1>("h0")) @[system.scala 123:7]
    when _T_122 : @[system.scala 123:7]
      node _T_123 = eq(_T_120, UInt<1>("h0")) @[system.scala 123:7]
      when _T_123 : @[system.scala 123:7]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at system.scala:123 assert((!(i.U=/=j.U)||((!(Cache_reg(i).State===E)||(Cache_reg(j).State===I))&&(!(Cache_reg(i).State===S)||((Cache_reg(j).State===I)||(Cache_reg(j).State===S))))))\n") : printf_3 @[system.scala 123:7]
      assert(clock, _T_120, UInt<1>("h1"), "") : assert_3 @[system.scala 123:7]
    node _T_124 = eq(ExGntd_reg, UInt<1>("h0")) @[system.scala 127:24]
    node _T_125 = eq(_T_124, UInt<1>("h0")) @[system.scala 127:12]
    node _T_126 = eq(MemData_reg, AuxData_reg) @[system.scala 127:49]
    node _T_127 = or(_T_125, _T_126) @[system.scala 127:35]
    node _T_128 = neq(Cache_reg[1].State, UInt<1>("h0")) @[system.scala 127:86]
    node _T_129 = and(_T_127, _T_128) @[system.scala 127:65]
    node _T_130 = eq(_T_129, UInt<1>("h0")) @[system.scala 127:9]
    node _T_131 = eq(Cache_reg[1].Data, AuxData_reg) @[system.scala 127:112]
    node _T_132 = or(_T_130, _T_131) @[system.scala 127:92]
    node _T_133 = bits(reset, 0, 0) @[system.scala 127:7]
    node _T_134 = eq(_T_133, UInt<1>("h0")) @[system.scala 127:7]
    when _T_134 : @[system.scala 127:7]
      node _T_135 = eq(_T_132, UInt<1>("h0")) @[system.scala 127:7]
      when _T_135 : @[system.scala 127:7]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at system.scala:127 assert((!((!(ExGntd_reg===false.B)||(MemData_reg===AuxData_reg))&&(Cache_reg(i).State=/=I))||(Cache_reg(i).Data===AuxData_reg)))\n") : printf_4 @[system.scala 127:7]
      assert(clock, _T_132, UInt<1>("h1"), "") : assert_4 @[system.scala 127:7]
    node _T_136 = eq(ExGntd_reg, UInt<1>("h0")) @[system.scala 127:24]
    node _T_137 = eq(_T_136, UInt<1>("h0")) @[system.scala 127:12]
    node _T_138 = eq(MemData_reg, AuxData_reg) @[system.scala 127:49]
    node _T_139 = or(_T_137, _T_138) @[system.scala 127:35]
    node _T_140 = neq(Cache_reg[2].State, UInt<1>("h0")) @[system.scala 127:86]
    node _T_141 = and(_T_139, _T_140) @[system.scala 127:65]
    node _T_142 = eq(_T_141, UInt<1>("h0")) @[system.scala 127:9]
    node _T_143 = eq(Cache_reg[2].Data, AuxData_reg) @[system.scala 127:112]
    node _T_144 = or(_T_142, _T_143) @[system.scala 127:92]
    node _T_145 = bits(reset, 0, 0) @[system.scala 127:7]
    node _T_146 = eq(_T_145, UInt<1>("h0")) @[system.scala 127:7]
    when _T_146 : @[system.scala 127:7]
      node _T_147 = eq(_T_144, UInt<1>("h0")) @[system.scala 127:7]
      when _T_147 : @[system.scala 127:7]
        printf(clock, UInt<1>("h1"), "Assertion failed\n    at system.scala:127 assert((!((!(ExGntd_reg===false.B)||(MemData_reg===AuxData_reg))&&(Cache_reg(i).State=/=I))||(Cache_reg(i).Data===AuxData_reg)))\n") : printf_5 @[system.scala 127:7]
      assert(clock, _T_144, UInt<1>("h1"), "") : assert_5 @[system.scala 127:7]

