///100 days of RTL///

///Abilash P///

///Frequency divison by 4///

module divideby4_tb ();
  reg clk, rst;
  wire out1, out2;
  
  divideby4 DUT (.clk(clk), .rst(rst), .out1(out1), .out2(out2));
  
  initial 
    begin
      clk=1;
      forever #5 clk = ~clk;  
    end
  
  initial
    begin
      rst = 1'b1;
      #10;
      rst = 1'b0;
      #200;
      $finish;
    end
  
  initial
     begin
       $dumpfile("dump.vcd");
       $dumpvars(1);
     end
  
  initial
    $monitor("simtime = %g, CLK = %b, Reset = %b, out1 = %b, out2 = %b", $time, clk, rst, out1, out2);
  
endmodule
