
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Wed Oct 11 19:42:56 2023
| Design       : ov5640_hdmi_sobel
| Device       : PGL50G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                        
***************************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                               
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           7  {sys_clk}                                                    
   ui_clk                                       10.0000      {0.0000 5.0000}     Generated (sys_clk)    3381           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)       2           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)      19           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk_gate_clk                               10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)      70           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT2}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  2.6660       {0.0000 1.3330}     Generated (sys_clk)      52           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  13.3330      {0.0000 6.6660}     Generated (sys_clk)     174           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}                          
 ov5640_hdmi_sobel|cam_pclk                     1000.0000    {0.0000 500.0000}   Declared                489           0  {cam_pclk}                                                   
=======================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 Inferred_clock_group_0        asynchronous               ov5640_hdmi_sobel|cam_pclk                
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ui_clk                    100.0000 MHz    137.6842 MHz        10.0000         7.2630          2.737
 ioclk1                    400.0000 MHz   1237.6238 MHz         2.5000         0.8080          1.692
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                            50.0000 MHz    210.7926 MHz        20.0000         4.7440         15.256
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                           375.0938 MHz    537.0569 MHz         2.6660         1.8620          0.804
 ov5640_hdmi_sobel|cam_pclk
                             1.0000 MHz    153.3037 MHz      1000.0000         6.5230        993.477
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            75.0019 MHz    150.6251 MHz        13.3330         6.6390          6.694
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       2.737       0.000              0          12405
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       6.876       0.000              0             15
 ioclk1                 ioclk1                       1.692       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    15.256       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    -0.102      -0.149              2             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.804       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.687       0.000              0             74
 ov5640_hdmi_sobel|cam_pclk
                        ov5640_hdmi_sobel|cam_pclk
                                                   993.477       0.000              0           1305
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     6.694       0.000              0            642
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -3.510     -36.747             11             11
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.005       0.000              0          12405
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -5.264     -76.313             15             15
 ioclk1                 ioclk1                       0.450       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.317       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     6.502       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.341       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.117       0.000              0             74
 ov5640_hdmi_sobel|cam_pclk
                        ov5640_hdmi_sobel|cam_pclk
                                                     0.252       0.000              0           1305
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.409       0.000              0            642
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     5.550       0.000              0             11
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       5.203       0.000              0           1771
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      11.608       0.000              0           1419
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    17.269       0.000              0             62
 ov5640_hdmi_sobel|cam_pclk
                        ov5640_hdmi_sobel|cam_pclk
                                                   997.469       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -5.560    -312.306             65             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    11.256       0.000              0             44
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.688       0.000              0           1771
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -5.073   -6043.771           1419           1419
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.754       0.000              0             62
 ov5640_hdmi_sobel|cam_pclk
                        ov5640_hdmi_sobel|cam_pclk
                                                     0.987       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     6.151       0.000              0             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.728       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.100       0.000              0           3381
 ioclk0                                              0.397       0.000              0              2
 ioclk1                                              0.397       0.000              0             19
 ioclk_gate_clk                                      4.580       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.380       0.000              0             70
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred        -0.184      -1.472              8             52
 ov5640_hdmi_sobel|cam_pclk                        498.862       0.000              0            489
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         5.768       0.000              0            174
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       4.890       0.000              0          12405
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       5.256       0.000              0             15
 ioclk1                 ioclk1                       1.834       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    16.561       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     3.334       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.297       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.220       0.000              0             74
 ov5640_hdmi_sobel|cam_pclk
                        ov5640_hdmi_sobel|cam_pclk
                                                   995.439       0.000              0           1305
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     8.510       0.000              0            642
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -1.005      -9.743             11             11
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.007       0.000              0          12405
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -3.222     -46.455             15             15
 ioclk1                 ioclk1                       0.383       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.256       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     4.011       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.265       0.000              0            177
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.074       0.000              0             74
 ov5640_hdmi_sobel|cam_pclk
                        ov5640_hdmi_sobel|cam_pclk
                                                     0.195       0.000              0           1305
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.311       0.000              0            642
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     3.382       0.000              0             11
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       6.512       0.000              0           1771
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      10.564       0.000              0           1419
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    18.009       0.000              0             62
 ov5640_hdmi_sobel|cam_pclk
                        ov5640_hdmi_sobel|cam_pclk
                                                   998.197       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -2.450    -126.218             65             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    11.791       0.000              0             44
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.483       0.000              0           1771
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -3.060   -3536.800           1419           1419
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.555       0.000              0             62
 ov5640_hdmi_sobel|cam_pclk
                        ov5640_hdmi_sobel|cam_pclk
                                                     0.719       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     3.836       0.000              0             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.555       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.480       0.000              0           3381
 ioclk0                                              0.568       0.000              0              2
 ioclk1                                              0.568       0.000              0             19
 ioclk_gate_clk                                      4.664       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.504       0.000              0             70
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         0.120       0.000              0             52
 ov5640_hdmi_sobel|cam_pclk                        499.090       0.000              0            489
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         5.948       0.000              0            174
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/r_cnt_pass/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 CLMA_262_236/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/r_cnt_pass/opit_0_inv_L5Q_perm/CLK

 CLMA_262_236/Q0                   tco                   0.289      10.871 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/r_cnt_pass/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.812      11.683         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_match [6]
 CLMA_254_204/Y6CD                 td                    0.296      11.979 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[0]_muxf6/F
                                   net (fanout=4)        0.678      12.657         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_l
 CLMS_262_213/Y1                   td                    0.304      12.961 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=2)        0.443      13.404         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.477      13.881 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.881         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMS_254_213/Y3                   td                    0.563      14.444 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.442      14.886         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMS_262_213/Y2                   td                    0.210      15.096 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_51/gateop_perm/Z
                                   net (fanout=9)        0.452      15.548         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N13614
 CLMA_254_208/Y0                   td                    0.210      15.758 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/gateop_perm/Z
                                   net (fanout=3)        0.259      16.017         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N44430_2
 CLMA_254_208/Y1                   td                    0.460      16.477 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.446      16.923         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N5950
 CLMA_262_204/Y1                   td                    0.212      17.135 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.410      17.545         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7537
 CLMA_262_208/A4                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  17.545         Logic Levels: 7  
                                                                                   Logic: 3.021ns(43.386%), Route: 3.942ns(56.614%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      20.001         ntclkbufg_0      
 CLMA_262_208/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.552      20.553                          
 clock uncertainty                                      -0.150      20.403                          

 Setup time                                             -0.121      20.282                          

 Data required time                                                 20.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.282                          
 Data arrival time                                                  17.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 CLMA_310_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK

 CLMA_310_212/Q3                   tco                   0.288      10.870 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/Q
                                   net (fanout=11)       0.903      11.773         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r [1]
 CLMA_286_184/Y3                   td                    0.210      11.983 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.254      12.237         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N13805
 CLMA_286_184/Y2                   td                    0.286      12.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[3]/gateop/F
                                   net (fanout=1)        0.265      12.788         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N13817
 CLMA_282_184/Y2                   td                    0.487      13.275 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[3]_5/gateop_perm/Z
                                   net (fanout=1)        0.551      13.826         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N13833
 CLMA_282_184/Y1                   td                    0.274      14.100 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=7)        0.614      14.714         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/debug_calib_ctrl [3]
 CLMA_286_168/Y0                   td                    0.320      15.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N533_9/gateop/Z
                                   net (fanout=1)        0.553      15.587         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N8051
 CLMA_286_169/Y1                   td                    0.468      16.055 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N530_6_inv/gateop/F
                                   net (fanout=8)        0.745      16.800         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N8061_inv
                                   td                    0.474      17.274 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.274         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N6152
 CLMA_274_180/COUT                 td                    0.058      17.332 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.332         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N6154
                                   td                    0.058      17.390 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.390         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N6156
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  17.390         Logic Levels: 7  
                                                                                   Logic: 2.923ns(42.935%), Route: 3.885ns(57.065%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      20.001         ntclkbufg_0      
 CLMA_274_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.545      20.546                          
 clock uncertainty                                      -0.150      20.396                          

 Setup time                                             -0.167      20.229                          

 Data required time                                                 20.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.229                          
 Data arrival time                                                  17.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.839                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 CLMA_310_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK

 CLMA_310_212/Q3                   tco                   0.288      10.870 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/Q
                                   net (fanout=11)       0.903      11.773         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r [1]
 CLMA_286_184/Y3                   td                    0.210      11.983 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.254      12.237         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N13805
 CLMA_286_184/Y2                   td                    0.286      12.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[3]/gateop/F
                                   net (fanout=1)        0.265      12.788         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N13817
 CLMA_282_184/Y2                   td                    0.487      13.275 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[3]_5/gateop_perm/Z
                                   net (fanout=1)        0.551      13.826         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N13833
 CLMA_282_184/Y1                   td                    0.274      14.100 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=7)        0.614      14.714         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/debug_calib_ctrl [3]
 CLMA_286_168/Y0                   td                    0.320      15.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N533_9/gateop/Z
                                   net (fanout=1)        0.553      15.587         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N8051
 CLMA_286_169/Y1                   td                    0.468      16.055 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N530_6_inv/gateop/F
                                   net (fanout=8)        0.745      16.800         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N8061_inv
                                   td                    0.474      17.274 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.274         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N6152
 CLMA_274_180/COUT                 td                    0.058      17.332 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.332         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N6154
 CLMA_274_184/CIN                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.332         Logic Levels: 7  
                                                                                   Logic: 2.865ns(42.444%), Route: 3.885ns(57.556%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      20.001         ntclkbufg_0      
 CLMA_274_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.545      20.546                          
 clock uncertainty                                      -0.150      20.396                          

 Setup time                                             -0.170      20.226                          

 Data required time                                                 20.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.226                          
 Data arrival time                                                  17.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.894                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      10.001         ntclkbufg_0      
 CLMA_262_168/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/CLK

 CLMA_262_168/Q0                   tco                   0.222      10.223 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/Q
                                   net (fanout=2)        0.192      10.415         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [17]
 CLMS_262_169/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WD

 Data arrival time                                                  10.415         Logic Levels: 0  
                                                                                   Logic: 0.222ns(53.623%), Route: 0.192ns(46.377%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 CLMS_262_169/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WCLK
 clock pessimism                                        -0.552      10.030                          
 clock uncertainty                                       0.000      10.030                          

 Hold time                                               0.380      10.410                          

 Data required time                                                 10.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.410                          
 Data arrival time                                                  10.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      10.001         ntclkbufg_0      
 CLMA_262_168/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/CLK

 CLMA_262_168/Q3                   tco                   0.221      10.222 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/Q
                                   net (fanout=2)        0.215      10.437         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [16]
 CLMS_266_169/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WD

 Data arrival time                                                  10.437         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.688%), Route: 0.215ns(49.312%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 CLMS_266_169/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WCLK
 clock pessimism                                        -0.545      10.037                          
 clock uncertainty                                       0.000      10.037                          

 Hold time                                               0.380      10.417                          

 Data required time                                                 10.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.417                          
 Data arrival time                                                  10.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[25]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_30/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      10.001         ntclkbufg_0      
 CLMA_266_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[25]/opit_0_inv/CLK

 CLMA_266_172/Q0                   tco                   0.222      10.223 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[25]/opit_0_inv/Q
                                   net (fanout=2)        0.215      10.438         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [25]
 CLMS_266_177/BD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_30/ram16x1d/WD

 Data arrival time                                                  10.438         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.801%), Route: 0.215ns(49.199%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 CLMS_266_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_30/ram16x1d/WCLK
 clock pessimism                                        -0.552      10.030                          
 clock uncertainty                                       0.000      10.030                          

 Hold time                                               0.380      10.410                          

 Data required time                                                 10.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.410                          
 Data arrival time                                                  10.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.028                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      27.920 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.920         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      27.996 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      28.955         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107      29.062 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      30.140         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      30.140 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      31.725         ntclkbufg_2      
 CLMS_214_89/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK

 CLMS_214_89/Q0                    tco                   0.289      32.014 r       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.416      32.430         u_hdmi_top/u_video_driver/cnt_v [1]
 CLMA_218_92/Y1                    td                    0.304      32.734 r       u_hdmi_top/u_video_driver/N6_mux2/gateop_perm/Z
                                   net (fanout=1)        0.120      32.854         u_hdmi_top/u_video_driver/_N1814
 CLMA_218_92/A2                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2

 Data arrival time                                                  32.854         Logic Levels: 1  
                                                                                   Logic: 0.593ns(52.524%), Route: 0.536ns(47.476%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      31.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      31.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      32.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      32.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      33.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      33.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      34.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      34.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      36.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      36.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      36.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      36.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      38.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      38.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      40.001         ntclkbufg_0      
 CLMA_218_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.267      40.268                          
 clock uncertainty                                      -0.150      40.118                          

 Setup time                                             -0.388      39.730                          

 Data required time                                                 39.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 39.730                          
 Data arrival time                                                  32.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.876                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      27.920 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.920         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      27.996 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      28.955         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107      29.062 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      30.140         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      30.140 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      31.725         ntclkbufg_2      
 CLMS_214_97/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/CLK

 CLMS_214_97/Q0                    tco                   0.289      32.014 r       u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.416      32.430         u_hdmi_top/u_video_driver/cnt_v [9]
 CLMA_218_92/Y2                    td                    0.478      32.908 r       u_hdmi_top/u_video_driver/N19_mux9_8/gateop_perm/Z
                                   net (fanout=2)        0.123      33.031         u_hdmi_top/u_video_driver/_N41695
 CLMA_218_92/A4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                  33.031         Logic Levels: 1  
                                                                                   Logic: 0.767ns(58.729%), Route: 0.539ns(41.271%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      31.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      31.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      32.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      32.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      33.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      33.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      34.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      34.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      36.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      36.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      36.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      36.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      38.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      38.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      40.001         ntclkbufg_0      
 CLMA_218_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.267      40.268                          
 clock uncertainty                                      -0.150      40.118                          

 Setup time                                             -0.121      39.997                          

 Data required time                                                 39.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 39.997                          
 Data arrival time                                                  33.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.966                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L3
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      27.920 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.920         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      27.996 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      28.955         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107      29.062 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      30.140         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      30.140 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      31.725         ntclkbufg_2      
 CLMS_214_89/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK

 CLMS_214_89/Q2                    tco                   0.290      32.015 r       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.414      32.429         u_hdmi_top/u_video_driver/cnt_v [3]
 CLMA_218_92/A3                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L3

 Data arrival time                                                  32.429         Logic Levels: 0  
                                                                                   Logic: 0.290ns(41.193%), Route: 0.414ns(58.807%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      31.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      31.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      32.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      32.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      33.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      33.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      34.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      34.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      36.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      36.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      36.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      36.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      38.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      38.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      40.001         ntclkbufg_0      
 CLMA_218_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.267      40.268                          
 clock uncertainty                                      -0.150      40.118                          

 Setup time                                             -0.397      39.721                          

 Data required time                                                 39.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 39.721                          
 Data arrival time                                                  32.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMS_226_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_226_169/Q0                   tco                   0.222       4.934 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.320       5.254         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_222_172/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                   5.254         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.959%), Route: 0.320ns(59.041%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 CLMA_222_172/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.267      10.315                          
 clock uncertainty                                       0.150      10.465                          

 Hold time                                               0.053      10.518                          

 Data required time                                                 10.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.518                          
 Data arrival time                                                   5.254                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMS_226_177/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK

 CLMS_226_177/Q2                   tco                   0.224       4.936 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.319       5.255         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [13]
 CLMS_226_181/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/D

 Data arrival time                                                   5.255         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.252%), Route: 0.319ns(58.748%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 CLMS_226_181/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/CLK
 clock pessimism                                        -0.267      10.315                          
 clock uncertainty                                       0.150      10.465                          

 Hold time                                               0.053      10.518                          

 Data required time                                                 10.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.518                          
 Data arrival time                                                   5.255                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMA_222_168/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_222_168/Q0                   tco                   0.226       4.938 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.258       5.196         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMA_230_168/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                   5.196         Logic Levels: 0  
                                                                                   Logic: 0.226ns(46.694%), Route: 0.258ns(53.306%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 CLMA_230_168/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.267      10.315                          
 clock uncertainty                                       0.150      10.465                          

 Hold time                                              -0.014      10.451                          

 Data required time                                                 10.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.451                          
 Data arrival time                                                   5.196                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.398
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.348       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.074       6.880         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[0]       tco                   0.528       7.408 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.408         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_327_170/IFIFO_RADDR[0]                                                f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.408         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       3.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.547         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       3.595 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       4.522         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       4.620 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       5.679         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       5.679 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       7.344         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.467 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.569         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.249       8.818 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.080       8.898         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.488       9.386                          
 clock uncertainty                                      -0.150       9.236                          

 Setup time                                             -0.136       9.100                          

 Data required time                                                  9.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.100                          
 Data arrival time                                                   7.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.398
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.348       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.074       6.880         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[1]       tco                   0.528       7.408 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.408         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_327_170/IFIFO_RADDR[1]                                                f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.408         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       3.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.547         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       3.595 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       4.522         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       4.620 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       5.679         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       5.679 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       7.344         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.467 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.569         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.249       8.818 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.080       8.898         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.488       9.386                          
 clock uncertainty                                      -0.150       9.236                          

 Setup time                                             -0.136       9.100                          

 Data required time                                                  9.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.100                          
 Data arrival time                                                   7.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.398
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.348       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.074       6.880         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[2]       tco                   0.528       7.408 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.408         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_327_170/IFIFO_RADDR[2]                                                f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.408         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       3.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.547         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       3.595 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       4.522         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       4.620 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       5.679         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       5.679 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       7.344         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.467 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.569         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.249       8.818 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.080       8.898         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.488       9.386                          
 clock uncertainty                                      -0.150       9.236                          

 Setup time                                             -0.136       9.100                          

 Data required time                                                  9.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.100                          
 Data arrival time                                                   7.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.900
  Launch Clock Delay      :  6.377
  Clock Pessimism Removal :  -0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.249       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.059       6.377         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[0]       tco                   0.421       6.798 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.798         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_327_170/IFIFO_RADDR[0]                                                r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.798         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.348       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.094       6.900         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.488       6.412                          
 clock uncertainty                                       0.000       6.412                          

 Hold time                                              -0.064       6.348                          

 Data required time                                                  6.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.348                          
 Data arrival time                                                   6.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.900
  Launch Clock Delay      :  6.377
  Clock Pessimism Removal :  -0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.249       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.059       6.377         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[1]       tco                   0.421       6.798 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.798         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_327_170/IFIFO_RADDR[1]                                                r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.798         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.348       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.094       6.900         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.488       6.412                          
 clock uncertainty                                       0.000       6.412                          

 Hold time                                              -0.064       6.348                          

 Data required time                                                  6.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.348                          
 Data arrival time                                                   6.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.900
  Launch Clock Delay      :  6.377
  Clock Pessimism Removal :  -0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.249       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.059       6.377         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[2]       tco                   0.421       6.798 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.798         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_327_170/IFIFO_RADDR[2]                                                r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.798         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.348       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.094       6.900         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.488       6.412                          
 clock uncertainty                                       0.000       6.412                          

 Hold time                                              -0.064       6.348                          

 Data required time                                                  6.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.348                          
 Data arrival time                                                   6.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_229/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_229/Q2                   tco                   0.290       5.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.411       5.756         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMS_226_237/Y0                   td                    0.478       6.234 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.304       6.538         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N46297
 CLMS_226_229/Y0                   td                    0.285       6.823 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.120       6.943         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N46300
 CLMS_226_229/Y1                   td                    0.212       7.155 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.421       7.576         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_230_221/Y0                   td                    0.320       7.896 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=7)        0.443       8.339         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_230_229/CECO                 td                    0.184       8.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.523         ntR799           
 CLMA_230_233/CECO                 td                    0.184       8.707 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.707         ntR798           
 CLMA_230_237/CECO                 td                    0.184       8.891 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.891         ntR797           
 CLMA_230_241/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.891         Logic Levels: 7  
                                                                                   Logic: 2.137ns(55.709%), Route: 1.699ns(44.291%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_241/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.316      25.026                          
 clock uncertainty                                      -0.150      24.876                          

 Setup time                                             -0.729      24.147                          

 Data required time                                                 24.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.147                          
 Data arrival time                                                   8.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_229/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_229/Q2                   tco                   0.290       5.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.411       5.756         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMS_226_237/Y0                   td                    0.478       6.234 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.304       6.538         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N46297
 CLMS_226_229/Y0                   td                    0.285       6.823 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.120       6.943         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N46300
 CLMS_226_229/Y1                   td                    0.212       7.155 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.421       7.576         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_230_221/Y0                   td                    0.320       7.896 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=7)        0.443       8.339         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_230_229/CECO                 td                    0.184       8.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.523         ntR799           
 CLMA_230_233/CECO                 td                    0.184       8.707 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.707         ntR798           
 CLMA_230_237/CECO                 td                    0.184       8.891 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.891         ntR797           
 CLMA_230_241/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.891         Logic Levels: 7  
                                                                                   Logic: 2.137ns(55.709%), Route: 1.699ns(44.291%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_241/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.316      25.026                          
 clock uncertainty                                      -0.150      24.876                          

 Setup time                                             -0.729      24.147                          

 Data required time                                                 24.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.147                          
 Data arrival time                                                   8.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_229/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_229/Q2                   tco                   0.290       5.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.411       5.756         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMS_226_237/Y0                   td                    0.478       6.234 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.304       6.538         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N46297
 CLMS_226_229/Y0                   td                    0.285       6.823 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.120       6.943         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N46300
 CLMS_226_229/Y1                   td                    0.212       7.155 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.421       7.576         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_230_221/Y0                   td                    0.320       7.896 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=7)        0.443       8.339         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_230_229/CECO                 td                    0.184       8.523 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.523         ntR799           
 CLMA_230_233/CECO                 td                    0.184       8.707 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.707         ntR798           
 CLMA_230_237/CECO                 td                    0.184       8.891 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.891         ntR797           
 CLMA_230_241/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.891         Logic Levels: 7  
                                                                                   Logic: 2.137ns(55.709%), Route: 1.699ns(44.291%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_241/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.316      25.026                          
 clock uncertainty                                      -0.150      24.876                          

 Setup time                                             -0.729      24.147                          

 Data required time                                                 24.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.147                          
 Data arrival time                                                   8.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_242_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_201/Q1                   tco                   0.224       4.934 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.088       5.022         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [2]
 CLMA_242_200/C4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.022         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.795%), Route: 0.088ns(28.205%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_242_200/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.316       4.739                          
 clock uncertainty                                       0.000       4.739                          

 Hold time                                              -0.034       4.705                          

 Data required time                                                  4.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.705                          
 Data arrival time                                                   5.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.345

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_225/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK

 CLMA_230_225/Q2                   tco                   0.224       4.934 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/Q
                                   net (fanout=1)        0.084       5.018         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff
 CLMA_230_225/A4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.018         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_225/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.345       4.710                          
 clock uncertainty                                       0.000       4.710                          

 Hold time                                              -0.035       4.675                          

 Data required time                                                  4.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.675                          
 Data arrival time                                                   5.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.345

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_225/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK

 CLMA_230_225/Q0                   tco                   0.222       4.932 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.018         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg
 CLMA_230_225/B4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.018         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_225/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.345       4.710                          
 clock uncertainty                                       0.000       4.710                          

 Hold time                                              -0.035       4.675                          

 Data required time                                                  4.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.675                          
 Data arrival time                                                   5.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103      12.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      13.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      15.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      15.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      16.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      16.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      18.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      20.582         ntclkbufg_0      
 CLMS_310_233/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_310_233/Q2                   tco                   0.289      20.871 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.702      22.573         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_230_197/Y3                   td                    0.303      22.876 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.403      23.279         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_226_201/Y0                   td                    0.210      23.489 r       _N8080_inv/gateop_perm/Z
                                   net (fanout=8)        0.707      24.196         _N8080           
                                   td                    0.474      24.670 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      24.670         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N6271
 CLMA_230_196/COUT                 td                    0.058      24.728 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      24.728         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N6273
                                   td                    0.058      24.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      24.786         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N6275
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  24.786         Logic Levels: 3  
                                                                                   Logic: 1.392ns(33.111%), Route: 2.812ns(66.889%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_200/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.291      25.001                          
 clock uncertainty                                      -0.150      24.851                          

 Setup time                                             -0.167      24.684                          

 Data required time                                                 24.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.684                          
 Data arrival time                                                  24.786                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103      12.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      13.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      15.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      15.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      16.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      16.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      18.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      20.582         ntclkbufg_0      
 CLMS_310_233/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_310_233/Q2                   tco                   0.289      20.871 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.702      22.573         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_230_197/Y3                   td                    0.303      22.876 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.403      23.279         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_226_201/Y0                   td                    0.210      23.489 r       _N8080_inv/gateop_perm/Z
                                   net (fanout=8)        0.707      24.196         _N8080           
                                   td                    0.474      24.670 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      24.670         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N6271
 CLMA_230_196/COUT                 td                    0.058      24.728 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      24.728         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N6273
 CLMA_230_200/CIN                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  24.728         Logic Levels: 3  
                                                                                   Logic: 1.334ns(32.176%), Route: 2.812ns(67.824%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_200/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.291      25.001                          
 clock uncertainty                                      -0.150      24.851                          

 Setup time                                             -0.170      24.681                          

 Data required time                                                 24.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.681                          
 Data arrival time                                                  24.728                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103      12.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      13.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      15.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      15.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      16.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      16.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      18.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      20.582         ntclkbufg_0      
 CLMS_310_233/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_310_233/Q2                   tco                   0.289      20.871 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.702      22.573         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_230_197/Y3                   td                    0.303      22.876 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.403      23.279         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_226_201/Y0                   td                    0.210      23.489 r       _N8080_inv/gateop_perm/Z
                                   net (fanout=8)        0.707      24.196         _N8080           
                                   td                    0.458      24.654 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      24.654         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N6271
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  24.654         Logic Levels: 2  
                                                                                   Logic: 1.260ns(30.943%), Route: 2.812ns(69.057%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_196/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.291      25.001                          
 clock uncertainty                                      -0.150      24.851                          

 Setup time                                             -0.167      24.684                          

 Data required time                                                 24.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.684                          
 Data arrival time                                                  24.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      24.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      24.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      26.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      26.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      26.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      28.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      28.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      30.001         ntclkbufg_0      
 CLMA_318_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_318_180/Q3                   tco                   0.221      30.222 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        1.159      31.381         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [0]
 CLMA_242_192/B4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  31.381         Logic Levels: 0  
                                                                                   Logic: 0.221ns(16.014%), Route: 1.159ns(83.986%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      21.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      21.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      22.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103      22.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      23.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585      25.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_242_192/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.291      24.764                          
 clock uncertainty                                       0.150      24.914                          

 Hold time                                              -0.035      24.879                          

 Data required time                                                 24.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.879                          
 Data arrival time                                                  31.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.502                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      24.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      24.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      26.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      26.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      26.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      28.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      28.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      30.001         ntclkbufg_0      
 CLMA_302_213/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_302_213/Q0                   tco                   0.226      30.227 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.082      31.309         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_230_193/C1                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  31.309         Logic Levels: 0  
                                                                                   Logic: 0.226ns(17.278%), Route: 1.082ns(82.722%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      21.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      21.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      22.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103      22.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      23.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585      25.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_193/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.291      24.764                          
 clock uncertainty                                       0.150      24.914                          

 Hold time                                              -0.114      24.800                          

 Data required time                                                 24.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.800                          
 Data arrival time                                                  31.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      24.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      24.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      26.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      26.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      26.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      28.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      28.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      30.001         ntclkbufg_0      
 CLMA_302_213/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_302_213/Q0                   tco                   0.226      30.227 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.218      31.445         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_230_204/A4                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  31.445         Logic Levels: 0  
                                                                                   Logic: 0.226ns(15.651%), Route: 1.218ns(84.349%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      21.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      21.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      22.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103      22.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      23.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585      25.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_204/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.291      24.764                          
 clock uncertainty                                       0.150      24.914                          

 Hold time                                              -0.047      24.867                          

 Data required time                                                 24.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.867                          
 Data arrival time                                                  31.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.578                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[1]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMA_282_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_282_8/Q0                     tco                   0.289       5.342 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.120       5.462         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift [0]
 CLMS_282_9/Y0                     td                    0.320       5.782 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/N28/gateop_perm/Z
                                   net (fanout=1)        0.770       6.552         u_hdmi_top/u_rgb2dvi_0/serializer_clk/N28
 IOL_319_5/TX_DATA[1]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[1]

 Data arrival time                                                   6.552         Logic Levels: 1  
                                                                                   Logic: 0.609ns(40.627%), Route: 0.890ns(59.373%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       3.713 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       3.761 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       4.688         _N28             
 PLL_158_55/CLK_OUT1               td                    0.096       4.784 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       5.843         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       5.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531       7.374         ntclkbufg_3      
 IOL_319_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.309       7.683                          
 clock uncertainty                                      -0.150       7.533                          

 Setup time                                             -0.177       7.356                          

 Data required time                                                  7.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.356                          
 Data arrival time                                                   6.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.804                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[2]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMA_222_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_222_8/Q1                     tco                   0.291       5.344 r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.954       6.298         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [1]
 CLMS_218_13/C3                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[2]/opit_0_L5Q_perm/L3

 Data arrival time                                                   6.298         Logic Levels: 0  
                                                                                   Logic: 0.291ns(23.373%), Route: 0.954ns(76.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       3.713 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       3.761 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       4.688         _N28             
 PLL_158_55/CLK_OUT1               td                    0.096       4.784 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       5.843         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       5.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531       7.374         ntclkbufg_3      
 CLMS_218_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.309       7.683                          
 clock uncertainty                                      -0.150       7.533                          

 Setup time                                             -0.398       7.135                          

 Data required time                                                  7.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.135                          
 Data arrival time                                                   6.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMS_282_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMS_282_9/Q3                     tco                   0.288       5.341 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.120       5.461         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift [0]
 CLMS_282_9/Y1                     td                    0.288       5.749 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29/gateop/Z
                                   net (fanout=1)        0.769       6.518         u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29
 IOL_319_5/TX_DATA[0]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   6.518         Logic Levels: 1  
                                                                                   Logic: 0.576ns(39.317%), Route: 0.889ns(60.683%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       3.713 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       3.761 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       4.688         _N28             
 PLL_158_55/CLK_OUT1               td                    0.096       4.784 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       5.843         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       5.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531       7.374         ntclkbufg_3      
 IOL_319_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.309       7.683                          
 clock uncertainty                                      -0.150       7.533                          

 Setup time                                             -0.177       7.356                          

 Data required time                                                  7.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.356                          
 Data arrival time                                                   6.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.838                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.345

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT1               td                    0.096       2.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.177         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531       4.708         ntclkbufg_3      
 CLMA_230_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/CLK

 CLMA_230_9/Q0                     tco                   0.222       4.930 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.014         u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift [3]
 CLMA_230_9/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.014         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMA_230_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.345       4.708                          
 clock uncertainty                                       0.000       4.708                          

 Hold time                                              -0.035       4.673                          

 Data required time                                                  4.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.673                          
 Data arrival time                                                   5.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[3]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT1               td                    0.096       2.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.177         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531       4.708         ntclkbufg_3      
 CLMA_226_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/CLK

 CLMA_226_8/Q3                     tco                   0.221       4.929 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.013         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift [4]
 CLMS_226_9/B0                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.013         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMS_226_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.316       4.737                          
 clock uncertainty                                       0.000       4.737                          

 Hold time                                              -0.080       4.657                          

 Data required time                                                  4.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.657                          
 Data arrival time                                                   5.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT1               td                    0.096       2.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.177         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531       4.708         ntclkbufg_3      
 CLMS_226_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[3]/opit_0_L5Q_perm/CLK

 CLMS_226_9/Q1                     tco                   0.224       4.932 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.017         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift [3]
 CLMA_226_8/C0                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.017         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMA_226_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.316       4.737                          
 clock uncertainty                                       0.000       4.737                          

 Hold time                                              -0.093       4.644                          

 Data required time                                                  4.644                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.644                          
 Data arrival time                                                   5.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      27.920 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.920         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      27.996 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      28.955         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107      29.062 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      30.140         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      30.140 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      31.725         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.287      32.012 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       1.058      33.070         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_282_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  33.070         Logic Levels: 0  
                                                                                   Logic: 0.287ns(21.338%), Route: 1.058ns(78.662%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      30.373 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.373         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      30.421 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      31.348         _N28             
 PLL_158_55/CLK_OUT1               td                    0.096      31.444 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      32.503         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000      32.503 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531      34.034         ntclkbufg_3      
 CLMA_282_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.267      34.301                          
 clock uncertainty                                      -0.150      34.151                          

 Setup time                                             -0.394      33.757                          

 Data required time                                                 33.757                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.757                          
 Data arrival time                                                  33.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.687                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      27.920 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.920         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      27.996 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      28.955         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107      29.062 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      30.140         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      30.140 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      31.725         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.287      32.012 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       1.058      33.070         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_282_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  33.070         Logic Levels: 0  
                                                                                   Logic: 0.287ns(21.338%), Route: 1.058ns(78.662%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      30.373 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.373         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      30.421 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      31.348         _N28             
 PLL_158_55/CLK_OUT1               td                    0.096      31.444 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      32.503         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000      32.503 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531      34.034         ntclkbufg_3      
 CLMS_282_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.267      34.301                          
 clock uncertainty                                      -0.150      34.151                          

 Setup time                                             -0.394      33.757                          

 Data required time                                                 33.757                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.757                          
 Data arrival time                                                  33.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.687                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      27.920 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.920         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      27.996 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      28.955         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107      29.062 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      30.140         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      30.140 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      31.725         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.289      32.014 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.999      33.013         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_262_12/RS                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  33.013         Logic Levels: 0  
                                                                                   Logic: 0.289ns(22.438%), Route: 0.999ns(77.562%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      30.373 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.373         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      30.421 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      31.348         _N28             
 PLL_158_55/CLK_OUT1               td                    0.096      31.444 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      32.503         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000      32.503 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531      34.034         ntclkbufg_3      
 CLMA_262_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.267      34.301                          
 clock uncertainty                                      -0.150      34.151                          

 Setup time                                             -0.376      33.775                          

 Data required time                                                 33.775                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.775                          
 Data arrival time                                                  33.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMA_194_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/CLK

 CLMA_194_9/Q0                     tco                   0.222       4.934 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        0.084       5.018         u_hdmi_top/u_rgb2dvi_0/green_10bit [0]
 CLMA_194_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.018         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMA_194_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.267       4.786                          
 clock uncertainty                                       0.150       4.936                          

 Hold time                                              -0.035       4.901                          

 Data required time                                                  4.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.901                          
 Data arrival time                                                   5.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMA_230_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/CLK

 CLMA_230_12/Q0                    tco                   0.222       4.934 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.019         u_hdmi_top/u_rgb2dvi_0/red_10bit [2]
 CLMA_230_13/A0                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.019         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMA_230_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.267       4.786                          
 clock uncertainty                                       0.150       4.936                          

 Hold time                                              -0.094       4.842                          

 Data required time                                                  4.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.842                          
 Data arrival time                                                   5.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMS_218_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/CLK

 CLMS_218_9/Q2                     tco                   0.224       4.936 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.020         u_hdmi_top/u_rgb2dvi_0/blue_10bit [2]
 CLMA_218_8/B1                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.020         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMA_218_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.267       4.786                          
 clock uncertainty                                       0.150       4.936                          

 Hold time                                              -0.106       4.830                          

 Data required time                                                  4.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.830                          
 Data arrival time                                                   5.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_sobel_edge_detector/u_sqrt/Q_z[8][7]/opit_0/CLK
Endpoint    : u_vip/u_vip_sobel_edge_detector/u_sqrt/Q_q[7][7]/opit_0_L5Q_perm/L4
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.193
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.585       6.193         ntclkbufg_1      
 CLMS_198_169/CLK                                                          r       u_vip/u_vip_sobel_edge_detector/u_sqrt/Q_z[8][7]/opit_0/CLK

 CLMS_198_169/Q1                   tco                   0.291       6.484 r       u_vip/u_vip_sobel_edge_detector/u_sqrt/Q_z[8][7]/opit_0/Q
                                   net (fanout=11)       0.629       7.113         u_vip/u_vip_sobel_edge_detector/u_sqrt/Q_z[8] [7]
 CLMA_210_168/Y0                   td                    0.320       7.433 r       u_vip/u_vip_sobel_edge_detector/u_sqrt/Q_q[7][10]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.444       7.877         u_vip/u_vip_sobel_edge_detector/u_sqrt/N483 [10]
 CLMS_202_173/Y0                   td                    0.285       8.162 r       u_vip/u_vip_sobel_edge_detector/u_sqrt/N151_m2_m2_m2_a1_1_1/gateop_A2/Y0
                                   net (fanout=1)        0.572       8.734         u_vip/u_vip_sobel_edge_detector/u_sqrt/_N5125
                                   td                    0.477       9.211 f       u_vip/u_vip_sobel_edge_detector/u_sqrt/N151_m2_m2_a1_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.211         u_vip/u_vip_sobel_edge_detector/u_sqrt/_N6729
 CLMA_210_176/Y2                   td                    0.271       9.482 r       u_vip/u_vip_sobel_edge_detector/u_sqrt/N151_m2_m2_a1_1_3/gateop_A2/Y0
                                   net (fanout=1)        0.487       9.969         u_vip/u_vip_sobel_edge_detector/u_sqrt/_N4628
 CLMA_202_172/COUT                 td                    0.348      10.317 r       u_vip/u_vip_sobel_edge_detector/u_sqrt/N151_m2_a1_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.317         u_vip/u_vip_sobel_edge_detector/u_sqrt/_N7474
 CLMA_202_176/Y0                   td                    0.269      10.586 r       u_vip/u_vip_sobel_edge_detector/u_sqrt/N151_m2_a1_1_4/gateop_A2/Y0
                                   net (fanout=1)        0.701      11.287         u_vip/u_vip_sobel_edge_detector/u_sqrt/_N4330
                                   td                    0.474      11.761 f       u_vip/u_vip_sobel_edge_detector/u_sqrt/N152.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.761         u_vip/u_vip_sobel_edge_detector/u_sqrt/N152.co [18]
 CLMA_198_172/Y2                   td                    0.158      11.919 r       u_vip/u_vip_sobel_edge_detector/u_sqrt/N152.lt_10/gateop_perm/Y
                                   net (fanout=1)        0.588      12.507         _N18             
 CLMA_210_169/C4                                                           r       u_vip/u_vip_sobel_edge_detector/u_sqrt/Q_q[7][7]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.507         Logic Levels: 6  
                                                                                   Logic: 2.893ns(45.819%), Route: 3.421ns(54.181%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047    1001.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082    1001.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879    1004.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1004.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.531    1005.539         ntclkbufg_1      
 CLMA_210_169/CLK                                                          r       u_vip/u_vip_sobel_edge_detector/u_sqrt/Q_q[7][7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.618    1006.157                          
 clock uncertainty                                      -0.050    1006.107                          

 Setup time                                             -0.123    1005.984                          

 Data required time                                               1005.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.984                          
 Data arrival time                                                  12.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.477                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_sobel_edge_detector/gy_temp1[7]/opit_0_A2Q21/CLK
Endpoint    : u_vip/u_vip_sobel_edge_detector/N85/gopapm/X[9]
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.193
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.585       6.193         ntclkbufg_1      
 CLMS_186_153/CLK                                                          r       u_vip/u_vip_sobel_edge_detector/gy_temp1[7]/opit_0_A2Q21/CLK

 CLMS_186_153/Q3                   tco                   0.288       6.481 r       u_vip/u_vip_sobel_edge_detector/gy_temp1[7]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.750       7.231         u_vip/u_vip_sobel_edge_detector/gy_temp1 [7]
 CLMS_186_141/COUT                 td                    0.515       7.746 r       u_vip/u_vip_sobel_edge_detector/N33.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.746         u_vip/u_vip_sobel_edge_detector/N33.co [6]
 CLMS_186_145/Y0                   td                    0.159       7.905 r       u_vip/u_vip_sobel_edge_detector/N33.lt_4/gateop_perm/Y
                                   net (fanout=20)       0.601       8.506         _N5              
 CLMA_198_148/Y2                   td                    0.286       8.792 r       u_vip/u_vip_sobel_edge_detector/N112_0[6]/gateop_perm/Z
                                   net (fanout=2)        0.974       9.766         u_vip/u_vip_sobel_edge_detector/nb0 [6]
 CLMA_194_149/COUT                 td                    0.502      10.268 r       u_vip/u_vip_sobel_edge_detector/N112_3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.268         u_vip/u_vip_sobel_edge_detector/N112_3.co [8]
 CLMA_194_153/Y1                   td                    0.498      10.766 r       u_vip/u_vip_sobel_edge_detector/N112_3.fsub_9/gateop_A2/Y1
                                   net (fanout=2)        0.699      11.465         u_vip/u_vip_sobel_edge_detector/N112 [9]
 APM_206_140/X[9]                                                          r       u_vip/u_vip_sobel_edge_detector/N85/gopapm/X[9]

 Data arrival time                                                  11.465         Logic Levels: 5  
                                                                                   Logic: 2.248ns(42.640%), Route: 3.024ns(57.360%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047    1001.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082    1001.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879    1004.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1004.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.531    1005.539         ntclkbufg_1      
 APM_206_140/CLK                                                           r       u_vip/u_vip_sobel_edge_detector/N85/gopapm/CLK
 clock pessimism                                         0.618    1006.157                          
 clock uncertainty                                      -0.050    1006.107                          

 Setup time                                             -1.044    1005.063                          

 Data required time                                               1005.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.063                          
 Data arrival time                                                  11.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.598                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_sobel_edge_detector/gy_temp1[7]/opit_0_A2Q21/CLK
Endpoint    : u_vip/u_vip_sobel_edge_detector/N85/gopapm/Y[9]
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.193
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.585       6.193         ntclkbufg_1      
 CLMS_186_153/CLK                                                          r       u_vip/u_vip_sobel_edge_detector/gy_temp1[7]/opit_0_A2Q21/CLK

 CLMS_186_153/Q3                   tco                   0.288       6.481 r       u_vip/u_vip_sobel_edge_detector/gy_temp1[7]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.750       7.231         u_vip/u_vip_sobel_edge_detector/gy_temp1 [7]
 CLMS_186_141/COUT                 td                    0.515       7.746 r       u_vip/u_vip_sobel_edge_detector/N33.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.746         u_vip/u_vip_sobel_edge_detector/N33.co [6]
 CLMS_186_145/Y0                   td                    0.159       7.905 r       u_vip/u_vip_sobel_edge_detector/N33.lt_4/gateop_perm/Y
                                   net (fanout=20)       0.601       8.506         _N5              
 CLMA_198_148/Y2                   td                    0.286       8.792 r       u_vip/u_vip_sobel_edge_detector/N112_0[6]/gateop_perm/Z
                                   net (fanout=2)        0.974       9.766         u_vip/u_vip_sobel_edge_detector/nb0 [6]
 CLMA_194_149/COUT                 td                    0.502      10.268 r       u_vip/u_vip_sobel_edge_detector/N112_3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.268         u_vip/u_vip_sobel_edge_detector/N112_3.co [8]
 CLMA_194_153/Y1                   td                    0.498      10.766 r       u_vip/u_vip_sobel_edge_detector/N112_3.fsub_9/gateop_A2/Y1
                                   net (fanout=2)        0.699      11.465         u_vip/u_vip_sobel_edge_detector/N112 [9]
 APM_206_140/Y[9]                                                          r       u_vip/u_vip_sobel_edge_detector/N85/gopapm/Y[9]

 Data arrival time                                                  11.465         Logic Levels: 5  
                                                                                   Logic: 2.248ns(42.640%), Route: 3.024ns(57.360%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047    1001.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082    1001.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879    1004.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1004.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.531    1005.539         ntclkbufg_1      
 APM_206_140/CLK                                                           r       u_vip/u_vip_sobel_edge_detector/N85/gopapm/CLK
 clock pessimism                                         0.618    1006.157                          
 clock uncertainty                                      -0.050    1006.107                          

 Setup time                                             -1.008    1005.099                          

 Data required time                                               1005.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.099                          
 Data arrival time                                                  11.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[7]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[8]/opit_0/D
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.193
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047       1.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082       1.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879       4.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.531       5.539         ntclkbufg_1      
 CLMS_262_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[7]/opit_0/CLK

 CLMS_262_129/Q3                   tco                   0.221       5.760 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[7]/opit_0/Q
                                   net (fanout=1)        0.084       5.844         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [7]
 CLMS_262_129/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[8]/opit_0/D

 Data arrival time                                                   5.844         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.585       6.193         ntclkbufg_1      
 CLMS_262_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[8]/opit_0/CLK
 clock pessimism                                        -0.654       5.539                          
 clock uncertainty                                       0.000       5.539                          

 Hold time                                               0.053       5.592                          

 Data required time                                                  5.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.592                          
 Data arrival time                                                   5.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[5]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[6]/opit_0/D
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.193
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047       1.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082       1.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879       4.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.531       5.539         ntclkbufg_1      
 CLMS_254_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[5]/opit_0/CLK

 CLMS_254_129/Q2                   tco                   0.224       5.763 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[5]/opit_0/Q
                                   net (fanout=1)        0.084       5.847         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [5]
 CLMS_254_129/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[6]/opit_0/D

 Data arrival time                                                   5.847         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.585       6.193         ntclkbufg_1      
 CLMS_254_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[6]/opit_0/CLK
 clock pessimism                                        -0.654       5.539                          
 clock uncertainty                                       0.000       5.539                          

 Hold time                                               0.053       5.592                          

 Data required time                                                  5.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.592                          
 Data arrival time                                                   5.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_sobel_edge_detector/pre_frame_href_r[11]/opit_0/CLK
Endpoint    : u_vip/u_vip_sobel_edge_detector/pre_frame_href_r[12]/opit_0/D
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.193
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047       1.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082       1.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879       4.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.531       5.539         ntclkbufg_1      
 CLMA_202_152/CLK                                                          r       u_vip/u_vip_sobel_edge_detector/pre_frame_href_r[11]/opit_0/CLK

 CLMA_202_152/Q2                   tco                   0.224       5.763 f       u_vip/u_vip_sobel_edge_detector/pre_frame_href_r[11]/opit_0/Q
                                   net (fanout=1)        0.084       5.847         u_vip/u_vip_sobel_edge_detector/pre_frame_href_r [11]
 CLMA_202_152/CD                                                           f       u_vip/u_vip_sobel_edge_detector/pre_frame_href_r[12]/opit_0/D

 Data arrival time                                                   5.847         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.585       6.193         ntclkbufg_1      
 CLMA_202_152/CLK                                                          r       u_vip/u_vip_sobel_edge_detector/pre_frame_href_r[12]/opit_0/CLK
 clock pessimism                                        -0.654       5.539                          
 clock uncertainty                                       0.000       5.539                          

 Hold time                                               0.053       5.592                          

 Data required time                                                  5.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.592                          
 Data arrival time                                                   5.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 DRM_278_232/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_278_232/QB0[0]                tco                   2.307       7.366 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=4)        1.393       8.759         rd_data[6]       
 CLMA_246_156/Y3                   td                    0.459       9.218 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N275_sum1_3/gateop_perm/Z
                                   net (fanout=1)        0.989      10.207         u_hdmi_top/u_rgb2dvi_0/encoder_g/N275 [1]
 CLMA_230_128/Y2                   td                    0.210      10.417 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N14_1_ac1/gateop_perm/Z
                                   net (fanout=1)        0.956      11.373         u_hdmi_top/u_rgb2dvi_0/encoder_g/_N1056
 CLMA_230_68/A4                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.373         Logic Levels: 2  
                                                                                   Logic: 2.976ns(47.133%), Route: 3.338ns(52.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      14.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.380         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      14.428 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      15.355         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100      15.455 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      16.514         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      16.514 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      18.045         ntclkbufg_2      
 CLMA_230_68/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.293      18.338                          
 clock uncertainty                                      -0.150      18.188                          

 Setup time                                             -0.121      18.067                          

 Data required time                                                 18.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.067                          
 Data arrival time                                                  11.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.694                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMS_254_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMS_254_25/Q2                    tco                   0.290       5.349 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.417       5.766         u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m [3]
 CLMS_254_29/Y1                    td                    0.567       6.333 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.457       6.790         _N13             
 CLMA_250_21/Y0                    td                    0.478       7.268 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N95/gateop_perm/Z
                                   net (fanout=2)        0.123       7.391         u_hdmi_top/u_rgb2dvi_0/encoder_r/decision2
 CLMA_250_20/Y1                    td                    0.212       7.603 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N214_1/gateop_perm/Z
                                   net (fanout=10)       0.453       8.056         u_hdmi_top/u_rgb2dvi_0/encoder_r/N201
 CLMA_250_29/Y3                    td                    0.210       8.266 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.402       8.668         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb11 [1]
                                   td                    0.474       9.142 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.142         u_hdmi_top/u_rgb2dvi_0/encoder_r/_N6214
 CLMA_254_24/Y3                    td                    0.501       9.643 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.269       9.912         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb12 [3]
 CLMA_250_25/COUT                  td                    0.507      10.419 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.419         u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.co [4]
 CLMA_250_29/Y0                    td                    0.269      10.688 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.544      11.232         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb7 [4]
 CLMA_250_24/B1                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                  11.232         Logic Levels: 7  
                                                                                   Logic: 3.508ns(56.828%), Route: 2.665ns(43.172%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      14.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.380         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      14.428 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      15.355         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100      15.455 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      16.514         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      16.514 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      18.045         ntclkbufg_2      
 CLMA_250_24/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.311      18.356                          
 clock uncertainty                                      -0.150      18.206                          

 Setup time                                             -0.213      17.993                          

 Data required time                                                 17.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.993                          
 Data arrival time                                                  11.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.761                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMS_242_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMS_242_21/Q0                    tco                   0.289       5.348 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.412       5.760         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [1]
 CLMS_242_25/Y1                    td                    0.574       6.334 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.590       6.924         _N7              
 CLMA_226_20/Y2                    td                    0.210       7.134 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/gateop_perm/Z
                                   net (fanout=7)        0.267       7.401         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
 CLMA_226_20/Y1                    td                    0.288       7.689 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/gateop_perm/Z
                                   net (fanout=6)        0.405       8.094         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
 CLMS_226_25/Y2                    td                    0.210       8.304 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.263       8.567         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                   td                    0.474       9.041 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.041         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N6279
 CLMS_226_21/Y2                    td                    0.271       9.312 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/gateop_A2/Y0
                                   net (fanout=2)        0.554       9.866         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [2]
 CLMA_226_16/COUT                  td                    0.502      10.368 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.368         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [4]
 CLMA_226_20/Y0                    td                    0.269      10.637 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.442      11.079         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [4]
 CLMS_226_13/D0                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                  11.079         Logic Levels: 7  
                                                                                   Logic: 3.087ns(51.279%), Route: 2.933ns(48.721%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      14.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.380         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      14.428 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      15.355         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100      15.455 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      16.514         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      16.514 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      18.045         ntclkbufg_2      
 CLMS_226_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.311      18.356                          
 clock uncertainty                                      -0.150      18.206                          

 Setup time                                             -0.197      18.009                          

 Data required time                                                 18.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.009                          
 Data arrival time                                                  11.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.930                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMA_226_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK

 CLMA_226_176/Q0                   tco                   0.222       4.934 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/Q
                                   net (fanout=26)       0.095       5.029         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rempty
 CLMS_226_177/A1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.029         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.032%), Route: 0.095ns(29.968%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMS_226_177/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.318       4.741                          
 clock uncertainty                                       0.000       4.741                          

 Hold time                                              -0.121       4.620                          

 Data required time                                                  4.620                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.620                          
 Data arrival time                                                   5.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.409                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMA_226_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK

 CLMA_226_176/Y2                   tco                   0.284       4.996 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/Q
                                   net (fanout=1)        0.101       5.097         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [10]
 CLMA_226_176/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/D

 Data arrival time                                                   5.097         Logic Levels: 0  
                                                                                   Logic: 0.284ns(73.766%), Route: 0.101ns(26.234%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMA_226_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/CLK
 clock pessimism                                        -0.347       4.712                          
 clock uncertainty                                       0.000       4.712                          

 Hold time                                              -0.024       4.688                          

 Data required time                                                  4.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.688                          
 Data arrival time                                                   5.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.409                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_h[10]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[10]/opit_0_A2Q21/I01
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMA_214_96/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[10]/opit_0_A2Q21/CLK

 CLMA_214_96/Q0                    tco                   0.222       4.934 f       u_hdmi_top/u_video_driver/cnt_h[10]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.085       5.019         u_hdmi_top/u_video_driver/cnt_h [9]
 CLMA_214_96/A1                                                            f       u_hdmi_top/u_video_driver/cnt_h[10]/opit_0_A2Q21/I01

 Data arrival time                                                   5.019         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMA_214_96/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_h[10]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.347       4.712                          
 clock uncertainty                                       0.000       4.712                          

 Hold time                                              -0.121       4.591                          

 Data required time                                                  4.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.591                          
 Data arrival time                                                   5.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      51.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      51.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      52.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103      52.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      53.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      53.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      55.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      55.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      56.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      56.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      56.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      56.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      58.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      58.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      60.582         ntclkbufg_0      
 CLMA_230_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_230_176/Q2                   tco                   0.289      60.871 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.712      61.583         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_230_181/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  61.583         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.871%), Route: 0.712ns(71.129%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      54.379 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.379         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      54.427 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      55.354         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100      55.454 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      56.513         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      56.513 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      58.044         ntclkbufg_2      
 CLMA_230_181/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.267      58.311                          
 clock uncertainty                                      -0.150      58.161                          

 Setup time                                             -0.088      58.073                          

 Data required time                                                 58.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 58.073                          
 Data arrival time                                                  61.583                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      51.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      51.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      52.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103      52.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      53.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      53.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      55.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      55.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      56.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      56.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      56.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      56.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      58.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      58.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      60.582         ntclkbufg_0      
 CLMA_230_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_230_176/Q3                   tco                   0.286      60.868 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.714      61.582         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMA_230_181/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                  61.582         Logic Levels: 0  
                                                                                   Logic: 0.286ns(28.600%), Route: 0.714ns(71.400%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      54.379 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.379         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      54.427 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      55.354         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100      55.454 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      56.513         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      56.513 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      58.044         ntclkbufg_2      
 CLMA_230_181/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.267      58.311                          
 clock uncertainty                                      -0.150      58.161                          

 Setup time                                             -0.088      58.073                          

 Data required time                                                 58.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 58.073                          
 Data arrival time                                                  61.582                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      51.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      51.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      52.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103      52.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      53.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      53.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      55.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      55.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      56.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      56.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      56.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      56.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      58.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      58.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      60.582         ntclkbufg_0      
 CLMS_242_173/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_242_173/Q1                   tco                   0.289      60.871 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.632      61.503         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMS_226_169/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  61.503         Logic Levels: 0  
                                                                                   Logic: 0.289ns(31.379%), Route: 0.632ns(68.621%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      54.379 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.379         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      54.427 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      55.354         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100      55.454 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      56.513         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      56.513 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      58.044         ntclkbufg_2      
 CLMS_226_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.267      58.311                          
 clock uncertainty                                      -0.150      58.161                          

 Setup time                                             -0.088      58.073                          

 Data required time                                                 58.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 58.073                          
 Data arrival time                                                  61.503                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      42.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      43.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      43.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      44.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      44.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      46.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      46.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      46.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      46.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      48.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      48.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      50.001         ntclkbufg_0      
 CLMA_230_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_230_176/Q1                   tco                   0.224      50.225 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.319      50.544         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMA_226_176/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  50.544         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.252%), Route: 0.319ns(58.748%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      41.253 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.253         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      41.329 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      42.288         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107      42.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.473         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      45.058         ntclkbufg_2      
 CLMA_226_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.267      44.791                          
 clock uncertainty                                       0.150      44.941                          

 Hold time                                               0.053      44.994                          

 Data required time                                                 44.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.994                          
 Data arrival time                                                  50.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      42.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      43.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      43.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      44.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      44.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      46.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      46.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      46.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      46.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      48.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      48.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      50.001         ntclkbufg_0      
 CLMA_230_168/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_230_168/Q3                   tco                   0.221      50.222 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.366      50.588         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMA_230_181/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  50.588         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.649%), Route: 0.366ns(62.351%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      41.253 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.253         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      41.329 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      42.288         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107      42.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.473         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      45.058         ntclkbufg_2      
 CLMA_230_181/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.267      44.791                          
 clock uncertainty                                       0.150      44.941                          

 Hold time                                               0.053      44.994                          

 Data required time                                                 44.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.994                          
 Data arrival time                                                  50.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.594                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      42.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      43.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      43.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      44.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      44.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      46.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      46.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      46.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      46.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      48.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      48.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      50.001         ntclkbufg_0      
 CLMS_242_173/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_242_173/Q3                   tco                   0.226      50.227 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.385      50.612         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
 CLMS_226_169/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                  50.612         Logic Levels: 0  
                                                                                   Logic: 0.226ns(36.989%), Route: 0.385ns(63.011%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      41.253 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.253         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      41.329 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      42.288         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107      42.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.473         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      45.058         ntclkbufg_2      
 CLMS_226_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.267      44.791                          
 clock uncertainty                                       0.150      44.941                          

 Hold time                                              -0.014      44.927                          

 Data required time                                                 44.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.927                          
 Data arrival time                                                  50.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 CLMS_226_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_226_201/Q0                   tco                   0.289      10.871 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=445)      1.970      12.841         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_294_125/RSCO                 td                    0.147      12.988 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.988         ntR638           
 CLMS_294_129/RSCO                 td                    0.147      13.135 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      13.135         ntR637           
 CLMS_294_133/RSCO                 td                    0.147      13.282 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[102]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.282         ntR636           
 CLMS_294_137/RSCO                 td                    0.147      13.429 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[126]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      13.429         ntR635           
 CLMS_294_141/RSCO                 td                    0.147      13.576 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[123]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      13.576         ntR634           
 CLMS_294_145/RSCO                 td                    0.147      13.723 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[127]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.723         ntR633           
 CLMS_294_149/RSCO                 td                    0.147      13.870 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      13.870         ntR632           
 CLMS_294_153/RSCO                 td                    0.147      14.017 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.017         ntR631           
 CLMS_294_157/RSCO                 td                    0.147      14.164 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[22]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.164         ntR630           
 CLMS_294_161/RSCO                 td                    0.147      14.311 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[67]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.311         ntR629           
 CLMS_294_165/RSCO                 td                    0.147      14.458 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.458         ntR628           
 CLMS_294_169/RSCO                 td                    0.147      14.605 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.605         ntR627           
 CLMS_294_173/RSCO                 td                    0.147      14.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.752         ntR626           
 CLMS_294_177/RSCO                 td                    0.147      14.899 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000      14.899         ntR625           
 CLMS_294_181/RSCO                 td                    0.147      15.046 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_now[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.046         ntR624           
 CLMS_294_185/RSCO                 td                    0.147      15.193 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.193         ntR623           
 CLMS_294_193/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.193         Logic Levels: 16 
                                                                                   Logic: 2.641ns(57.276%), Route: 1.970ns(42.724%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      20.001         ntclkbufg_0      
 CLMS_294_193/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.545      20.546                          
 clock uncertainty                                      -0.150      20.396                          

 Recovery time                                           0.000      20.396                          

 Data required time                                                 20.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.396                          
 Data arrival time                                                  15.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[4]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 CLMS_226_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_226_201/Q0                   tco                   0.289      10.871 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=445)      1.970      12.841         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_294_125/RSCO                 td                    0.147      12.988 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.988         ntR638           
 CLMS_294_129/RSCO                 td                    0.147      13.135 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      13.135         ntR637           
 CLMS_294_133/RSCO                 td                    0.147      13.282 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[102]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.282         ntR636           
 CLMS_294_137/RSCO                 td                    0.147      13.429 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[126]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      13.429         ntR635           
 CLMS_294_141/RSCO                 td                    0.147      13.576 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[123]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      13.576         ntR634           
 CLMS_294_145/RSCO                 td                    0.147      13.723 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[127]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.723         ntR633           
 CLMS_294_149/RSCO                 td                    0.147      13.870 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      13.870         ntR632           
 CLMS_294_153/RSCO                 td                    0.147      14.017 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.017         ntR631           
 CLMS_294_157/RSCO                 td                    0.147      14.164 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[22]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.164         ntR630           
 CLMS_294_161/RSCO                 td                    0.147      14.311 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[67]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.311         ntR629           
 CLMS_294_165/RSCO                 td                    0.147      14.458 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.458         ntR628           
 CLMS_294_169/RSCO                 td                    0.147      14.605 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.605         ntR627           
 CLMS_294_173/RSCO                 td                    0.147      14.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.752         ntR626           
 CLMS_294_177/RSCO                 td                    0.147      14.899 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000      14.899         ntR625           
 CLMS_294_181/RSCO                 td                    0.147      15.046 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_now[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.046         ntR624           
 CLMS_294_185/RSCO                 td                    0.147      15.193 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.193         ntR623           
 CLMS_294_193/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.193         Logic Levels: 16 
                                                                                   Logic: 2.641ns(57.276%), Route: 1.970ns(42.724%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      20.001         ntclkbufg_0      
 CLMS_294_193/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.545      20.546                          
 clock uncertainty                                      -0.150      20.396                          

 Recovery time                                           0.000      20.396                          

 Data required time                                                 20.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.396                          
 Data arrival time                                                  15.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 CLMS_226_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_226_201/Q0                   tco                   0.289      10.871 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=445)      1.970      12.841         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_294_125/RSCO                 td                    0.147      12.988 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.988         ntR638           
 CLMS_294_129/RSCO                 td                    0.147      13.135 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      13.135         ntR637           
 CLMS_294_133/RSCO                 td                    0.147      13.282 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[102]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.282         ntR636           
 CLMS_294_137/RSCO                 td                    0.147      13.429 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[126]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      13.429         ntR635           
 CLMS_294_141/RSCO                 td                    0.147      13.576 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[123]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      13.576         ntR634           
 CLMS_294_145/RSCO                 td                    0.147      13.723 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[127]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      13.723         ntR633           
 CLMS_294_149/RSCO                 td                    0.147      13.870 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      13.870         ntR632           
 CLMS_294_153/RSCO                 td                    0.147      14.017 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      14.017         ntR631           
 CLMS_294_157/RSCO                 td                    0.147      14.164 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[22]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000      14.164         ntR630           
 CLMS_294_161/RSCO                 td                    0.147      14.311 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[67]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.311         ntR629           
 CLMS_294_165/RSCO                 td                    0.147      14.458 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      14.458         ntR628           
 CLMS_294_169/RSCO                 td                    0.147      14.605 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.605         ntR627           
 CLMS_294_173/RSCO                 td                    0.147      14.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.752         ntR626           
 CLMS_294_177/RSCO                 td                    0.147      14.899 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000      14.899         ntR625           
 CLMS_294_181/RSCO                 td                    0.147      15.046 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_now[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.046         ntR624           
 CLMS_294_185/RSCO                 td                    0.147      15.193 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.193         ntR623           
 CLMS_294_193/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.193         Logic Levels: 16 
                                                                                   Logic: 2.641ns(57.276%), Route: 1.970ns(42.724%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      20.001         ntclkbufg_0      
 CLMS_294_193/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.545      20.546                          
 clock uncertainty                                      -0.150      20.396                          

 Recovery time                                           0.000      20.396                          

 Data required time                                                 20.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.396                          
 Data arrival time                                                  15.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      10.001         ntclkbufg_0      
 CLMA_318_208/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_318_208/Q0                   tco                   0.222      10.223 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.493      10.716         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_326_224/RST_TRAINING_N                                               f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                  10.716         Logic Levels: 0  
                                                                                   Logic: 0.222ns(31.049%), Route: 0.493ns(68.951%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 DQSL_326_224/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.545      10.037                          
 clock uncertainty                                       0.000      10.037                          

 Removal time                                           -0.009      10.028                          

 Data required time                                                 10.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.028                          
 Data arrival time                                                  10.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.688                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      10.001         ntclkbufg_0      
 CLMA_318_208/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_318_208/Q0                   tco                   0.226      10.227 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.611      10.838         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_326_180/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                  10.838         Logic Levels: 0  
                                                                                   Logic: 0.226ns(27.001%), Route: 0.611ns(72.999%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 DQSL_326_180/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.545      10.037                          
 clock uncertainty                                       0.000      10.037                          

 Removal time                                           -0.009      10.028                          

 Data required time                                                 10.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.028                          
 Data arrival time                                                  10.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.810                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.705
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.527

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      10.001         ntclkbufg_0      
 CLMA_318_208/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_318_208/Q0                   tco                   0.226      10.227 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.888      11.115         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_326_276/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                  11.115         Logic Levels: 0  
                                                                                   Logic: 0.226ns(20.287%), Route: 0.888ns(79.713%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.708      10.705         ntclkbufg_0      
 DQSL_326_276/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.527      10.178                          
 clock uncertainty                                       0.000      10.178                          

 Removal time                                           -0.009      10.169                          

 Data required time                                                 10.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.169                          
 Data arrival time                                                  11.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.946                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.122
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_270_192/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_270_192/Q0                   tco                   0.287       5.342 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       2.880       8.222         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 DQSL_326_348/RST_DQS                                                      f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST

 Data arrival time                                                   8.222         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.062%), Route: 2.880ns(90.938%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.652      20.122         ntclkbufg_0      
 DQSL_326_348/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                         0.291      20.413                          
 clock uncertainty                                      -0.150      20.263                          

 Recovery time                                          -0.433      19.830                          

 Data required time                                                 19.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.830                          
 Data arrival time                                                   8.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.608                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[3]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.289       5.344 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      0.735       6.079         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_266_144/RSCO                 td                    0.147       6.226 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000       6.226         ntR269           
 CLMA_266_148/RSCO                 td                    0.147       6.373 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.373         ntR268           
 CLMA_266_152/RSCO                 td                    0.147       6.520 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[28]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       6.520         ntR267           
 CLMA_266_156/RSCO                 td                    0.147       6.667 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[18]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.667         ntR266           
 CLMA_266_160/RSCO                 td                    0.147       6.814 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_a_valid/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=6)        0.000       6.814         ntR265           
 CLMA_266_164/RSCO                 td                    0.147       6.961 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[39]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.961         ntR264           
 CLMA_266_168/RSCO                 td                    0.147       7.108 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[26]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.108         ntR263           
 CLMA_266_172/RSCO                 td                    0.147       7.255 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.255         ntR262           
 CLMA_266_176/RSCO                 td                    0.147       7.402 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.402         ntR261           
 CLMA_266_180/RSCO                 td                    0.147       7.549 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.549         ntR260           
 CLMA_266_184/RSCO                 td                    0.147       7.696 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.696         ntR259           
 CLMA_266_192/RSCO                 td                    0.147       7.843 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       7.843         ntR258           
 CLMA_266_196/RSCO                 td                    0.147       7.990 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       7.990         ntR257           
 CLMA_266_200/RSCO                 td                    0.147       8.137 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.137         ntR256           
 CLMA_266_204/RSCO                 td                    0.147       8.284 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.284         ntR255           
 CLMA_266_208/RSCO                 td                    0.147       8.431 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       8.431         ntR254           
 CLMA_266_212/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[3]/opit_0_inv/RS

 Data arrival time                                                   8.431         Logic Levels: 16 
                                                                                   Logic: 2.641ns(78.229%), Route: 0.735ns(21.771%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      20.001         ntclkbufg_0      
 CLMA_266_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[3]/opit_0_inv/CLK
 clock pessimism                                         0.291      20.292                          
 clock uncertainty                                      -0.150      20.142                          

 Recovery time                                           0.000      20.142                          

 Data required time                                                 20.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.142                          
 Data arrival time                                                   8.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.289       5.344 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      0.735       6.079         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_266_144/RSCO                 td                    0.147       6.226 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000       6.226         ntR269           
 CLMA_266_148/RSCO                 td                    0.147       6.373 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.373         ntR268           
 CLMA_266_152/RSCO                 td                    0.147       6.520 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[28]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       6.520         ntR267           
 CLMA_266_156/RSCO                 td                    0.147       6.667 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[18]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.667         ntR266           
 CLMA_266_160/RSCO                 td                    0.147       6.814 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_a_valid/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=6)        0.000       6.814         ntR265           
 CLMA_266_164/RSCO                 td                    0.147       6.961 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[39]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.961         ntR264           
 CLMA_266_168/RSCO                 td                    0.147       7.108 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[26]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.108         ntR263           
 CLMA_266_172/RSCO                 td                    0.147       7.255 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.255         ntR262           
 CLMA_266_176/RSCO                 td                    0.147       7.402 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.402         ntR261           
 CLMA_266_180/RSCO                 td                    0.147       7.549 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.549         ntR260           
 CLMA_266_184/RSCO                 td                    0.147       7.696 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.696         ntR259           
 CLMA_266_192/RSCO                 td                    0.147       7.843 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       7.843         ntR258           
 CLMA_266_196/RSCO                 td                    0.147       7.990 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       7.990         ntR257           
 CLMA_266_200/RSCO                 td                    0.147       8.137 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.137         ntR256           
 CLMA_266_204/RSCO                 td                    0.147       8.284 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.284         ntR255           
 CLMA_266_208/RSCO                 td                    0.147       8.431 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       8.431         ntR254           
 CLMA_266_212/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.431         Logic Levels: 16 
                                                                                   Logic: 2.641ns(78.229%), Route: 0.735ns(21.771%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      20.001         ntclkbufg_0      
 CLMA_266_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.291      20.292                          
 clock uncertainty                                      -0.150      20.142                          

 Recovery time                                           0.000      20.142                          

 Data required time                                                 20.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.142                          
 Data arrival time                                                   8.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[16]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.222       4.932 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      0.331       5.263         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_254_145/RSCO                 td                    0.105       5.368 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.368         ntR365           
 CLMS_254_149/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[16]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   5.368         Logic Levels: 1  
                                                                                   Logic: 0.327ns(49.696%), Route: 0.331ns(50.304%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 CLMS_254_149/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[16]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.291      10.291                          
 clock uncertainty                                       0.150      10.441                          

 Removal time                                            0.000      10.441                          

 Data required time                                                 10.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.441                          
 Data arrival time                                                   5.368                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.073                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.222       4.932 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      0.347       5.279         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_254_132/RSCO                 td                    0.105       5.384 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.384         ntR363           
 CLMA_254_136/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.384         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.516%), Route: 0.347ns(51.484%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 CLMA_254_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.291      10.291                          
 clock uncertainty                                       0.150      10.441                          

 Removal time                                            0.000      10.441                          

 Data required time                                                 10.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.441                          
 Data arrival time                                                   5.384                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[5]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.222       4.932 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      0.347       5.279         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_254_132/RSCO                 td                    0.105       5.384 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.384         ntR363           
 CLMA_254_136/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[5]/opit_0_inv/RS

 Data arrival time                                                   5.384         Logic Levels: 1  
                                                                                   Logic: 0.327ns(48.516%), Route: 0.347ns(51.484%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 CLMA_254_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[5]/opit_0_inv/CLK
 clock pessimism                                        -0.291      10.291                          
 clock uncertainty                                       0.150      10.441                          

 Removal time                                            0.000      10.441                          

 Data required time                                                 10.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.441                          
 Data arrival time                                                   5.384                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.287       5.342 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      1.641       6.983         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_226_197/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS

 Data arrival time                                                   6.983         Logic Levels: 0  
                                                                                   Logic: 0.287ns(14.886%), Route: 1.641ns(85.114%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_226_197/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/CLK
 clock pessimism                                         0.309      25.019                          
 clock uncertainty                                      -0.150      24.869                          

 Recovery time                                          -0.617      24.252                          

 Data required time                                                 24.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.252                          
 Data arrival time                                                   6.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.287       5.342 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      1.585       6.927         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_230_201/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.927         Logic Levels: 0  
                                                                                   Logic: 0.287ns(15.331%), Route: 1.585ns(84.669%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.309      25.019                          
 clock uncertainty                                      -0.150      24.869                          

 Recovery time                                          -0.617      24.252                          

 Data required time                                                 24.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.252                          
 Data arrival time                                                   6.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.287       5.342 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      1.585       6.927         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_230_201/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.927         Logic Levels: 0  
                                                                                   Logic: 0.287ns(15.331%), Route: 1.585ns(84.669%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.309      25.019                          
 clock uncertainty                                      -0.150      24.869                          

 Recovery time                                          -0.617      24.252                          

 Data required time                                                 24.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.252                          
 Data arrival time                                                   6.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_230_205/Q0                   tco                   0.222       4.932 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.463       5.395         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_242_200/RSCO                 td                    0.105       5.500 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.500         ntR104           
 CLMA_242_204/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   5.500         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.392%), Route: 0.463ns(58.608%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_242_204/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.309       4.746                          
 clock uncertainty                                       0.000       4.746                          

 Removal time                                            0.000       4.746                          

 Data required time                                                  4.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.746                          
 Data arrival time                                                   5.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.754                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_230_205/Q0                   tco                   0.222       4.932 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.463       5.395         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_242_200/RSCO                 td                    0.105       5.500 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.500         ntR104           
 CLMA_242_204/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   5.500         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.392%), Route: 0.463ns(58.608%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_242_204/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.309       4.746                          
 clock uncertainty                                       0.000       4.746                          

 Removal time                                            0.000       4.746                          

 Data required time                                                  4.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.746                          
 Data arrival time                                                   5.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.754                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_230_205/Q0                   tco                   0.222       4.932 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.463       5.395         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_242_200/RSCO                 td                    0.105       5.500 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.500         ntR104           
 CLMA_242_204/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.500         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.392%), Route: 0.463ns(58.608%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_242_204/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.309       4.746                          
 clock uncertainty                                       0.000       4.746                          

 Removal time                                            0.000       4.746                          

 Data required time                                                  4.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.746                          
 Data arrival time                                                   5.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.754                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.193
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.585       6.193         ntclkbufg_1      
 CLMA_262_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_262_128/Q0                   tco                   0.289       6.482 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.120       6.602         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_262_128/Y1                   td                    0.212       6.814 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=43)       1.690       8.504         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_306_192/RSTA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.504         Logic Levels: 1  
                                                                                   Logic: 0.501ns(21.679%), Route: 1.810ns(78.321%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047    1001.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082    1001.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879    1004.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1004.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.531    1005.539         ntclkbufg_1      
 DRM_306_192/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.618    1006.157                          
 clock uncertainty                                      -0.050    1006.107                          

 Recovery time                                          -0.134    1005.973                          

 Data required time                                               1005.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.973                          
 Data arrival time                                                   8.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.193
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.585       6.193         ntclkbufg_1      
 CLMA_262_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_262_128/Q0                   tco                   0.289       6.482 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.120       6.602         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_262_128/Y1                   td                    0.197       6.799 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=43)       1.198       7.997         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_286_136/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                   7.997         Logic Levels: 1  
                                                                                   Logic: 0.486ns(26.940%), Route: 1.318ns(73.060%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047    1001.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082    1001.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879    1004.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1004.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.531    1005.539         ntclkbufg_1      
 CLMA_286_136/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.618    1006.157                          
 clock uncertainty                                      -0.050    1006.107                          

 Recovery time                                          -0.617    1005.490                          

 Data required time                                               1005.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.490                          
 Data arrival time                                                   7.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.193
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.585       6.193         ntclkbufg_1      
 CLMA_262_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_262_128/Q0                   tco                   0.289       6.482 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.120       6.602         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_262_128/Y1                   td                    0.197       6.799 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=43)       1.198       7.997         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_286_136/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                   7.997         Logic Levels: 1  
                                                                                   Logic: 0.486ns(26.940%), Route: 1.318ns(73.060%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047    1001.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082    1001.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879    1004.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1004.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.531    1005.539         ntclkbufg_1      
 CLMA_286_136/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.618    1006.157                          
 clock uncertainty                                      -0.050    1006.107                          

 Recovery time                                          -0.617    1005.490                          

 Data required time                                               1005.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.490                          
 Data arrival time                                                   7.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RS
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.193
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047       1.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082       1.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879       4.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.531       5.539         ntclkbufg_1      
 CLMA_262_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_262_128/Q0                   tco                   0.222       5.761 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.845         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_262_128/Y1                   td                    0.163       6.008 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=43)       0.449       6.457         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_270_129/RSCO                 td                    0.105       6.562 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.562         ntR141           
 CLMS_270_133/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RS

 Data arrival time                                                   6.562         Logic Levels: 2  
                                                                                   Logic: 0.490ns(47.898%), Route: 0.533ns(52.102%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.585       6.193         ntclkbufg_1      
 CLMS_270_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.618       5.575                          
 clock uncertainty                                       0.000       5.575                          

 Removal time                                            0.000       5.575                          

 Data required time                                                  5.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.575                          
 Data arrival time                                                   6.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/RS
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.193
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047       1.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082       1.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879       4.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.531       5.539         ntclkbufg_1      
 CLMA_262_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_262_128/Q0                   tco                   0.222       5.761 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.845         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_262_128/Y1                   td                    0.163       6.008 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=43)       0.449       6.457         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_270_129/RSCO                 td                    0.105       6.562 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.562         ntR141           
 CLMS_270_133/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/RS

 Data arrival time                                                   6.562         Logic Levels: 2  
                                                                                   Logic: 0.490ns(47.898%), Route: 0.533ns(52.102%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.585       6.193         ntclkbufg_1      
 CLMS_270_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.618       5.575                          
 clock uncertainty                                       0.000       5.575                          

 Removal time                                            0.000       5.575                          

 Data required time                                                  5.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.575                          
 Data arrival time                                                   6.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.193
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047       1.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082       1.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879       4.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.531       5.539         ntclkbufg_1      
 CLMA_262_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_262_128/Q0                   tco                   0.222       5.761 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.845         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_262_128/Y1                   td                    0.163       6.008 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=43)       0.449       6.457         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_270_129/RSCO                 td                    0.105       6.562 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.562         ntR141           
 CLMS_270_133/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                   6.562         Logic Levels: 2  
                                                                                   Logic: 0.490ns(47.898%), Route: 0.533ns(52.102%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      1.585       6.193         ntclkbufg_1      
 CLMS_270_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                        -0.618       5.575                          
 clock uncertainty                                       0.000       5.575                          

 Removal time                                            0.000       5.575                          

 Data required time                                                  5.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.575                          
 Data arrival time                                                   6.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      51.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      51.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      52.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103      52.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      53.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      53.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      55.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      55.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      56.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      56.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      56.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      56.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      58.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      58.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      60.582         ntclkbufg_0      
 CLMS_226_129/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_226_129/Q2                   tco                   0.290      60.872 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.595      61.467         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_214_132/Y2                   td                    0.196      61.663 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=72)       1.441      63.104         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_214_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                  63.104         Logic Levels: 1  
                                                                                   Logic: 0.486ns(19.270%), Route: 2.036ns(80.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      54.379 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.379         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      54.427 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      55.354         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100      55.454 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      56.513         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      56.513 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      58.044         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.267      58.311                          
 clock uncertainty                                      -0.150      58.161                          

 Recovery time                                          -0.617      57.544                          

 Data required time                                                 57.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.544                          
 Data arrival time                                                  63.104                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      51.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      51.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      52.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103      52.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      53.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      53.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      55.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      55.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      56.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      56.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      56.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      56.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      58.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      58.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      60.582         ntclkbufg_0      
 CLMS_226_129/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_226_129/Q2                   tco                   0.290      60.872 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.595      61.467         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_214_132/Y2                   td                    0.196      61.663 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=72)       1.441      63.104         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_214_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                  63.104         Logic Levels: 1  
                                                                                   Logic: 0.486ns(19.270%), Route: 2.036ns(80.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      54.379 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.379         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      54.427 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      55.354         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100      55.454 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      56.513         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      56.513 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      58.044         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.267      58.311                          
 clock uncertainty                                      -0.150      58.161                          

 Recovery time                                          -0.617      57.544                          

 Data required time                                                 57.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.544                          
 Data arrival time                                                  63.104                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      51.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      51.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      52.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103      52.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      53.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      53.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      55.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      55.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      56.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      56.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      56.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      56.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      58.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      58.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      60.582         ntclkbufg_0      
 CLMA_214_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_214_128/Q0                   tco                   0.289      60.871 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.264      61.135         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_218_128/Y3                   td                    0.197      61.332 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=85)       2.147      63.479         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_306_232/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  63.479         Logic Levels: 1  
                                                                                   Logic: 0.486ns(16.776%), Route: 2.411ns(83.224%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      54.379 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.379         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      54.427 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      55.354         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100      55.454 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      56.513         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      56.513 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      58.044         ntclkbufg_2      
 DRM_306_232/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.267      58.311                          
 clock uncertainty                                      -0.150      58.161                          

 Recovery time                                          -0.084      58.077                          

 Data required time                                                 58.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 58.077                          
 Data arrival time                                                  63.479                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      42.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      43.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      43.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      44.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      44.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      46.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      46.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      46.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      46.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      48.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      48.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      50.001         ntclkbufg_0      
 CLMA_214_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_214_128/Q0                   tco                   0.222      50.223 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.212      50.435         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_218_128/Y3                   td                    0.156      50.591 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=85)       0.479      51.070         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_234_128/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  51.070         Logic Levels: 1  
                                                                                   Logic: 0.378ns(35.360%), Route: 0.691ns(64.640%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      41.253 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.253         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      41.329 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      42.288         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107      42.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.473         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      45.058         ntclkbufg_2      
 DRM_234_128/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.267      44.791                          
 clock uncertainty                                       0.150      44.941                          

 Removal time                                           -0.022      44.919                          

 Data required time                                                 44.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.919                          
 Data arrival time                                                  51.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      42.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      43.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      43.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      44.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      44.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      46.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      46.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      46.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      46.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      48.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      48.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      50.001         ntclkbufg_0      
 CLMA_214_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_214_128/Q0                   tco                   0.222      50.223 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.212      50.435         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_218_128/Y3                   td                    0.156      50.591 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=85)       0.665      51.256         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_234_148/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  51.256         Logic Levels: 1  
                                                                                   Logic: 0.378ns(30.120%), Route: 0.877ns(69.880%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      41.253 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.253         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      41.329 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      42.288         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107      42.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.473         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      45.058         ntclkbufg_2      
 DRM_234_148/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.267      44.791                          
 clock uncertainty                                       0.150      44.941                          

 Removal time                                           -0.022      44.919                          

 Data required time                                                 44.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.919                          
 Data arrival time                                                  51.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N28             
 PLL_158_55/CLK_OUT2               td                    0.098      42.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      43.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      43.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      44.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      44.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      46.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      46.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      46.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      46.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      48.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      48.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.531      50.001         ntclkbufg_0      
 CLMA_214_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_214_128/Q0                   tco                   0.222      50.223 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.212      50.435         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_218_128/Y3                   td                    0.162      50.597 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=85)       0.606      51.203         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_222_165/RS                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  51.203         Logic Levels: 1  
                                                                                   Logic: 0.384ns(31.947%), Route: 0.818ns(68.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      41.253 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.253         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      41.329 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      42.288         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107      42.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.473         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      45.058         ntclkbufg_2      
 CLMS_222_165/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.267      44.791                          
 clock uncertainty                                       0.150      44.941                          

 Removal time                                           -0.226      44.715                          

 Data required time                                                 44.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.715                          
 Data arrival time                                                  51.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.488                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.287       5.346 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.987       6.333         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_262_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.333         Logic Levels: 0  
                                                                                   Logic: 0.287ns(22.527%), Route: 0.987ns(77.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      14.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.380         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      14.428 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      15.355         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100      15.455 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      16.514         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      16.514 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      18.045         ntclkbufg_2      
 CLMS_262_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.311      18.356                          
 clock uncertainty                                      -0.150      18.206                          

 Recovery time                                          -0.617      17.589                          

 Data required time                                                 17.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.589                          
 Data arrival time                                                   6.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.287       5.346 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.987       6.333         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_262_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.333         Logic Levels: 0  
                                                                                   Logic: 0.287ns(22.527%), Route: 0.987ns(77.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      14.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.380         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      14.428 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      15.355         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100      15.455 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      16.514         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      16.514 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      18.045         ntclkbufg_2      
 CLMS_262_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.311      18.356                          
 clock uncertainty                                      -0.150      18.206                          

 Recovery time                                          -0.617      17.589                          

 Data required time                                                 17.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.589                          
 Data arrival time                                                   6.333                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.287       5.346 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.968       6.314         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_250_20/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.314         Logic Levels: 0  
                                                                                   Logic: 0.287ns(22.869%), Route: 0.968ns(77.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      14.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.380         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      14.428 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      15.355         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100      15.455 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      16.514         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      16.514 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      18.045         ntclkbufg_2      
 CLMA_250_20/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.311      18.356                          
 clock uncertainty                                      -0.150      18.206                          

 Recovery time                                          -0.617      17.589                          

 Data required time                                                 17.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.589                          
 Data arrival time                                                   6.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.222       4.934 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.322       5.256         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_218_12/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.256         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.809%), Route: 0.322ns(59.191%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMA_218_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.311       4.748                          
 clock uncertainty                                       0.000       4.748                          

 Removal time                                           -0.220       4.528                          

 Data required time                                                  4.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.528                          
 Data arrival time                                                   5.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.728                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.222       4.934 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.322       5.256         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_218_12/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.256         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.809%), Route: 0.322ns(59.191%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMA_218_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.311       4.748                          
 clock uncertainty                                       0.000       4.748                          

 Removal time                                           -0.220       4.528                          

 Data required time                                                  4.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.528                          
 Data arrival time                                                   5.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.728                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N28             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.222       4.934 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.322       5.256         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_218_12/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.256         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.809%), Route: 0.322ns(59.191%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMA_218_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.311       4.748                          
 clock uncertainty                                       0.000       4.748                          

 Removal time                                           -0.220       4.528                          

 Data required time                                                  4.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.528                          
 Data arrival time                                                   5.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.728                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N28             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.585      10.582         ntclkbufg_0      
 CLMA_286_181/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_286_181/Q2                   tco                   0.290      10.872 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      0.858      11.730         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMS_314_177/Y3                   td                    0.197      11.927 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        1.254      13.181         nt_mem_rst_n     
 IOL_327_274/DO                    td                    0.139      13.320 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.320         mem_rst_n_obuf/ntO
 IOBS_LR_328_273/PAD               td                    3.903      17.223 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.000      17.223         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                  17.223         Logic Levels: 3  
                                                                                   Logic: 4.529ns(68.198%), Route: 2.112ns(31.802%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
 IOBR_TB_9_376/DIN                 td                    1.513       1.513 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.513         sys_rst_n_ibuf/ntD
 IOL_11_373/RX_DATA_DD             td                    0.127       1.640 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=3)        3.983       5.623         nt_sys_rst_n     
 CLMA_182_97/Y0                    td                    0.196       5.819 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=238)      1.057       6.876         u_ddr3_ctrl_top/N0
 CLMA_218_128/Y3                   td                    0.315       7.191 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=85)       2.595       9.786         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_306_232/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   9.786         Logic Levels: 4  
                                                                                   Logic: 2.151ns(21.980%), Route: 7.635ns(78.020%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/SYSCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.367       1.367 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.367         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.075       1.442 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.957       2.399         _N28             
 PLL_158_55/CLK_OUT1               td                    0.100       2.499 f       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.577         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.577 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.610       5.187         ntclkbufg_3      
 IOL_319_5/CLK_SYS                                                         f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/SYSCLK

 IOL_319_5/DO                      tco                   0.547       5.734 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.734         u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/ntO
 IOBS_TB_316_0/PAD                 td                    3.853       9.587 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_0/O
                                   net (fanout=1)        0.000       9.587         tmds_clk_n       
 V16                                                                       f       tmds_clk_n (port)

 Data arrival time                                                   9.587         Logic Levels: 1  
                                                                                   Logic: 4.400ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[0] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M16                                                     0.000       0.000 f       mem_dq[0] (port) 
                                   net (fanout=1)        0.000       0.000         nt_mem_dq[0]     
 IOBS_LR_328_169/DIN               td                    0.552       0.552 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.552         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOL_327_170/RX_DATA_DD            td                    0.461       1.013 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.285       1.298         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [0]
 CLMA_322_168/Y3                   td                    0.156       1.454 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.212       1.666         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N45966
 CLMS_322_173/C3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.666         Logic Levels: 3  
                                                                                   Logic: 1.169ns(70.168%), Route: 0.497ns(29.832%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[12] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T17                                                     0.000       0.000 f       mem_dq[12] (port)
                                   net (fanout=1)        0.000       0.000         nt_mem_dq[12]    
 IOBS_LR_328_145/DIN               td                    0.552       0.552 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.552         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_327_146/RX_DATA_DD            td                    0.461       1.013 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.385       1.398         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [4]
 CLMS_322_149/Y3                   td                    0.156       1.554 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.217       1.771         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N45922
 CLMA_322_144/B1                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.771         Logic Levels: 3  
                                                                                   Logic: 1.169ns(66.008%), Route: 0.602ns(33.992%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[11] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P18                                                     0.000       0.000 f       mem_dq[11] (port)
                                   net (fanout=1)        0.000       0.000         nt_mem_dq[11]    
 IOBS_LR_328_160/DIN               td                    0.552       0.552 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.552         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI
 IOL_327_161/RX_DATA_DD            td                    0.461       1.013 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.291       1.304         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [3]
 CLMS_322_161/Y2                   td                    0.208       1.512 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.342       1.854         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N45921
 CLMA_322_144/B2                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.854         Logic Levels: 3  
                                                                                   Logic: 1.221ns(65.858%), Route: 0.633ns(34.142%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_254_161/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_254_161/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_254_169/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_326_276/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_326_276/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_326_348/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_326_224/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_326_224/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_326_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_254_141/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_254_141/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_254_141/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.184      1.333           1.517           Low Pulse Width   IOL_167_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           High Pulse Width  IOL_167_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           Low Pulse Width   IOL_167_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{ov5640_hdmi_sobel|cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.862     500.000         1.138           Low Pulse Width   APM_206_128/CLK         u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 498.862     500.000         1.138           High Pulse Width  APM_206_128/CLK         u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 498.862     500.000         1.138           Low Pulse Width   APM_206_152/CLK         u_vip/u_vip_sobel_edge_detector/N81/gopapm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.768       6.666           0.898           High Pulse Width  DRM_306_232/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.768       6.666           0.898           High Pulse Width  DRM_278_252/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.768       6.666           0.898           High Pulse Width  DRM_278_212/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 CLMA_262_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_262_184/Q2                   tco                   0.223       6.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.470       7.164         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [4]
 CLMA_250_205/Y0                   td                    0.380       7.544 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N244_4/gateop_perm/Z
                                   net (fanout=5)        0.390       7.934         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N41223
 CLMS_262_213/Y1                   td                    0.224       8.158 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=2)        0.287       8.445         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.368       8.813 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.813         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMS_254_213/Y3                   td                    0.434       9.247 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.271       9.518         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMS_262_213/Y2                   td                    0.150       9.668 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_51/gateop_perm/Z
                                   net (fanout=9)        0.292       9.960         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N13614
 CLMA_254_208/Y0                   td                    0.162      10.122 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/gateop_perm/Z
                                   net (fanout=3)        0.152      10.274         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N44430_2
 CLMA_254_208/Y1                   td                    0.359      10.633 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.286      10.919         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N5950
 CLMA_262_204/Y1                   td                    0.162      11.081 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.242      11.323         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7537
 CLMA_262_208/A4                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.323         Logic Levels: 7  
                                                                                   Logic: 2.462ns(50.742%), Route: 2.390ns(49.258%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      16.115         ntclkbufg_0      
 CLMA_262_208/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.341      16.456                          
 clock uncertainty                                      -0.150      16.306                          

 Setup time                                             -0.093      16.213                          

 Data required time                                                 16.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.213                          
 Data arrival time                                                  11.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.890                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 CLMA_310_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK

 CLMA_310_212/Q3                   tco                   0.220       6.691 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/Q
                                   net (fanout=11)       0.590       7.281         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r [1]
 CLMA_286_184/Y3                   td                    0.162       7.443 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.149       7.592         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N13805
 CLMA_286_184/Y2                   td                    0.227       7.819 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[3]/gateop/F
                                   net (fanout=1)        0.168       7.987         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N13817
 CLMA_282_184/Y2                   td                    0.381       8.368 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[3]_5/gateop_perm/Z
                                   net (fanout=1)        0.355       8.723         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N13833
 CLMA_282_184/Y1                   td                    0.212       8.935 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=7)        0.389       9.324         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/debug_calib_ctrl [3]
 CLMA_286_168/Y0                   td                    0.264       9.588 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N533_9/gateop/Z
                                   net (fanout=1)        0.355       9.943         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N8051
 CLMA_286_169/Y1                   td                    0.360      10.303 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N530_6_inv/gateop/F
                                   net (fanout=8)        0.490      10.793         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N8061_inv
                                   td                    0.365      11.158 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.158         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N6152
 CLMA_274_180/COUT                 td                    0.044      11.202 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.202         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N6154
                                   td                    0.044      11.246 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.246         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N6156
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  11.246         Logic Levels: 7  
                                                                                   Logic: 2.279ns(47.728%), Route: 2.496ns(52.272%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      16.115         ntclkbufg_0      
 CLMA_274_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337      16.452                          
 clock uncertainty                                      -0.150      16.302                          

 Setup time                                             -0.128      16.174                          

 Data required time                                                 16.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.174                          
 Data arrival time                                                  11.246                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.928                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 CLMA_310_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/CLK

 CLMA_310_212/Q3                   tco                   0.220       6.691 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1]/opit_0_inv/Q
                                   net (fanout=11)       0.590       7.281         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r [1]
 CLMA_286_184/Y3                   td                    0.162       7.443 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.149       7.592         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N13805
 CLMA_286_184/Y2                   td                    0.227       7.819 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[3]/gateop/F
                                   net (fanout=1)        0.168       7.987         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N13817
 CLMA_282_184/Y2                   td                    0.381       8.368 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[3]_5/gateop_perm/Z
                                   net (fanout=1)        0.355       8.723         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N13833
 CLMA_282_184/Y1                   td                    0.212       8.935 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=7)        0.389       9.324         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/debug_calib_ctrl [3]
 CLMA_286_168/Y0                   td                    0.264       9.588 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N533_9/gateop/Z
                                   net (fanout=1)        0.355       9.943         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N8051
 CLMA_286_169/Y1                   td                    0.360      10.303 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N530_6_inv/gateop/F
                                   net (fanout=8)        0.490      10.793         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N8061_inv
                                   td                    0.365      11.158 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.158         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N6152
 CLMA_274_180/COUT                 td                    0.044      11.202 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.202         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N6154
 CLMA_274_184/CIN                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.202         Logic Levels: 7  
                                                                                   Logic: 2.235ns(47.242%), Route: 2.496ns(52.758%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      16.115         ntclkbufg_0      
 CLMA_274_184/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.337      16.452                          
 clock uncertainty                                      -0.150      16.302                          

 Setup time                                             -0.132      16.170                          

 Data required time                                                 16.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.170                          
 Data arrival time                                                  11.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.968                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895       6.115         ntclkbufg_0      
 CLMA_262_168/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/CLK

 CLMA_262_168/Q0                   tco                   0.179       6.294 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/Q
                                   net (fanout=2)        0.136       6.430         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [17]
 CLMS_262_169/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WD

 Data arrival time                                                   6.430         Logic Levels: 0  
                                                                                   Logic: 0.179ns(56.825%), Route: 0.136ns(43.175%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 CLMS_262_169/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WCLK
 clock pessimism                                        -0.341       6.130                          
 clock uncertainty                                       0.000       6.130                          

 Hold time                                               0.293       6.423                          

 Data required time                                                  6.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.423                          
 Data arrival time                                                   6.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895       6.115         ntclkbufg_0      
 CLMA_262_168/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/CLK

 CLMA_262_168/Q3                   tco                   0.178       6.293 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[16]/opit_0_inv/Q
                                   net (fanout=2)        0.149       6.442         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [16]
 CLMS_266_169/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WD

 Data arrival time                                                   6.442         Logic Levels: 0  
                                                                                   Logic: 0.178ns(54.434%), Route: 0.149ns(45.566%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 CLMS_266_169/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_21/ram16x1d/WCLK
 clock pessimism                                        -0.337       6.134                          
 clock uncertainty                                       0.000       6.134                          

 Hold time                                               0.293       6.427                          

 Data required time                                                  6.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.427                          
 Data arrival time                                                   6.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[25]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_30/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895       6.115         ntclkbufg_0      
 CLMA_266_172/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[25]/opit_0_inv/CLK

 CLMA_266_172/Q0                   tco                   0.179       6.294 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[25]/opit_0_inv/Q
                                   net (fanout=2)        0.149       6.443         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [25]
 CLMS_266_177/BD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_30/ram16x1d/WD

 Data arrival time                                                   6.443         Logic Levels: 0  
                                                                                   Logic: 0.179ns(54.573%), Route: 0.149ns(45.427%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 CLMS_266_177/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_30/ram16x1d/WCLK
 clock pessimism                                        -0.341       6.130                          
 clock uncertainty                                       0.000       6.130                          

 Hold time                                               0.293       6.423                          

 Data required time                                                  6.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.423                          
 Data arrival time                                                   6.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      27.527 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.527         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      27.585 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      28.140         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083      28.223 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      28.837         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      28.837 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      29.762         ntclkbufg_2      
 CLMS_214_89/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK

 CLMS_214_89/Q0                    tco                   0.221      29.983 f       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.273      30.256         u_hdmi_top/u_video_driver/cnt_v [1]
 CLMA_218_92/Y1                    td                    0.244      30.500 f       u_hdmi_top/u_video_driver/N6_mux2/gateop_perm/Z
                                   net (fanout=1)        0.067      30.567         u_hdmi_top/u_video_driver/_N1814
 CLMA_218_92/A2                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2

 Data arrival time                                                  30.567         Logic Levels: 1  
                                                                                   Logic: 0.465ns(57.764%), Route: 0.340ns(42.236%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      31.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      31.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      31.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      31.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      32.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      33.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      33.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      33.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      33.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      33.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      35.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      35.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      36.115         ntclkbufg_0      
 CLMA_218_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.163      36.278                          
 clock uncertainty                                      -0.150      36.128                          

 Setup time                                             -0.305      35.823                          

 Data required time                                                 35.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.823                          
 Data arrival time                                                  30.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      27.527 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.527         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      27.585 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      28.140         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083      28.223 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      28.837         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      28.837 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      29.762         ntclkbufg_2      
 CLMS_214_97/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/CLK

 CLMS_214_97/Q0                    tco                   0.221      29.983 f       u_hdmi_top/u_video_driver/cnt_v[9]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.272      30.255         u_hdmi_top/u_video_driver/cnt_v [9]
 CLMA_218_92/Y2                    td                    0.369      30.624 r       u_hdmi_top/u_video_driver/N19_mux9_8/gateop_perm/Z
                                   net (fanout=2)        0.074      30.698         u_hdmi_top/u_video_driver/_N41695
 CLMA_218_92/A4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                  30.698         Logic Levels: 1  
                                                                                   Logic: 0.590ns(63.034%), Route: 0.346ns(36.966%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      31.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      31.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      31.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      31.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      32.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      33.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      33.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      33.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      33.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      33.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      35.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      35.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      36.115         ntclkbufg_0      
 CLMA_218_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.163      36.278                          
 clock uncertainty                                      -0.150      36.128                          

 Setup time                                             -0.093      36.035                          

 Data required time                                                 36.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.035                          
 Data arrival time                                                  30.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L3
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      27.527 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.527         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      27.585 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      28.140         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083      28.223 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      28.837         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      28.837 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      29.762         ntclkbufg_2      
 CLMS_214_89/CLK                                                           r       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/CLK

 CLMS_214_89/Q2                    tco                   0.223      29.985 f       u_hdmi_top/u_video_driver/cnt_v[4]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.271      30.256         u_hdmi_top/u_video_driver/cnt_v [3]
 CLMA_218_92/A3                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L3

 Data arrival time                                                  30.256         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.142%), Route: 0.271ns(54.858%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      31.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      31.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      31.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      31.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      32.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      33.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      33.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      33.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      33.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      33.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      35.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      35.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      36.115         ntclkbufg_0      
 CLMA_218_92/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.163      36.278                          
 clock uncertainty                                      -0.150      36.128                          

 Setup time                                             -0.308      35.820                          

 Data required time                                                 35.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.820                          
 Data arrival time                                                  30.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMS_226_177/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK

 CLMS_226_177/Q2                   tco                   0.183       3.070 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.200       3.270         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [13]
 CLMS_226_181/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/D

 Data arrival time                                                   3.270         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.781%), Route: 0.200ns(52.219%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 CLMS_226_181/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/CLK
 clock pessimism                                        -0.163       6.308                          
 clock uncertainty                                       0.150       6.458                          

 Hold time                                               0.034       6.492                          

 Data required time                                                  6.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.492                          
 Data arrival time                                                   3.270                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMS_226_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_226_169/Q0                   tco                   0.182       3.069 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.205       3.274         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_222_172/CD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                   3.274         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.028%), Route: 0.205ns(52.972%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 CLMA_222_172/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.163       6.308                          
 clock uncertainty                                       0.150       6.458                          

 Hold time                                               0.034       6.492                          

 Data required time                                                  6.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.492                          
 Data arrival time                                                   3.274                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.218                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMA_222_168/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_222_168/Q0                   tco                   0.182       3.069 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.164       3.233         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMA_230_168/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                   3.233         Logic Levels: 0  
                                                                                   Logic: 0.182ns(52.601%), Route: 0.164ns(47.399%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 CLMA_230_168/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.163       6.308                          
 clock uncertainty                                       0.150       6.458                          

 Hold time                                              -0.011       6.447                          

 Data required time                                                  6.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.447                          
 Data arrival time                                                   3.233                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.214                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.980
  Launch Clock Delay      :  4.286
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.268       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.046       4.286         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[0]       tco                   0.408       4.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.694         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_327_170/IFIFO_RADDR[0]                                                f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.694         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       3.235 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.235         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       3.273 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.811         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       3.895 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       4.498         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       4.498 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       5.479         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.568 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.237         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.200       6.437 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.043       6.480         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.303       6.783                          
 clock uncertainty                                      -0.150       6.633                          

 Setup time                                             -0.105       6.528                          

 Data required time                                                  6.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.528                          
 Data arrival time                                                   4.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.980
  Launch Clock Delay      :  4.286
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.268       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.046       4.286         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[1]       tco                   0.408       4.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.694         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_327_170/IFIFO_RADDR[1]                                                f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.694         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       3.235 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.235         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       3.273 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.811         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       3.895 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       4.498         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       4.498 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       5.479         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.568 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.237         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.200       6.437 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.043       6.480         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.303       6.783                          
 clock uncertainty                                      -0.150       6.633                          

 Setup time                                             -0.105       6.528                          

 Data required time                                                  6.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.528                          
 Data arrival time                                                   4.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.980
  Launch Clock Delay      :  4.286
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.268       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.046       4.286         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[2]       tco                   0.408       4.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.694         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_327_170/IFIFO_RADDR[2]                                                f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.694         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       3.235 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.235         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       3.273 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.811         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       3.895 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       4.498         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       4.498 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       5.479         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.568 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.237         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.200       6.437 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.043       6.480         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.303       6.783                          
 clock uncertainty                                      -0.150       6.633                          

 Setup time                                             -0.105       6.528                          

 Data required time                                                  6.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.528                          
 Data arrival time                                                   4.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.286
  Launch Clock Delay      :  3.974
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.200       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.037       3.974         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[0]       tco                   0.339       4.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.313         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_327_170/IFIFO_RADDR[0]                                                r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.313         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.268       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.046       4.286         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.303       3.983                          
 clock uncertainty                                       0.000       3.983                          

 Hold time                                              -0.053       3.930                          

 Data required time                                                  3.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.930                          
 Data arrival time                                                   4.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.286
  Launch Clock Delay      :  3.974
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.200       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.037       3.974         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[1]       tco                   0.339       4.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.313         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_327_170/IFIFO_RADDR[1]                                                r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.313         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.268       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.046       4.286         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.303       3.983                          
 clock uncertainty                                       0.000       3.983                          

 Hold time                                              -0.053       3.930                          

 Data required time                                                  3.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.930                          
 Data arrival time                                                   4.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.286
  Launch Clock Delay      :  3.974
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.200       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.037       3.974         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[2]       tco                   0.339       4.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.313         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_327_170/IFIFO_RADDR[2]                                                r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.313         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.268       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.046       4.286         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.303       3.983                          
 clock uncertainty                                       0.000       3.983                          

 Hold time                                              -0.053       3.930                          

 Data required time                                                  3.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.930                          
 Data arrival time                                                   4.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_229/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_229/Q2                   tco                   0.223       3.325 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.266       3.591         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMS_226_237/Y0                   td                    0.378       3.969 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.181       4.150         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N46297
 CLMS_226_229/Y0                   td                    0.226       4.376 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.068       4.444         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N46300
 CLMS_226_229/Y1                   td                    0.151       4.595 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.275       4.870         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_230_221/Y0                   td                    0.264       5.134 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=7)        0.270       5.404         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_230_229/CECO                 td                    0.132       5.536 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.536         ntR799           
 CLMA_230_233/CECO                 td                    0.132       5.668 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.668         ntR798           
 CLMA_230_237/CECO                 td                    0.132       5.800 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.800         ntR797           
 CLMA_230_241/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.800         Logic Levels: 7  
                                                                                   Logic: 1.638ns(60.712%), Route: 1.060ns(39.288%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_241/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.194      23.087                          
 clock uncertainty                                      -0.150      22.937                          

 Setup time                                             -0.576      22.361                          

 Data required time                                                 22.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.361                          
 Data arrival time                                                   5.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_229/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_229/Q2                   tco                   0.223       3.325 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.266       3.591         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMS_226_237/Y0                   td                    0.378       3.969 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.181       4.150         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N46297
 CLMS_226_229/Y0                   td                    0.226       4.376 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.068       4.444         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N46300
 CLMS_226_229/Y1                   td                    0.151       4.595 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.275       4.870         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_230_221/Y0                   td                    0.264       5.134 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=7)        0.270       5.404         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_230_229/CECO                 td                    0.132       5.536 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.536         ntR799           
 CLMA_230_233/CECO                 td                    0.132       5.668 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.668         ntR798           
 CLMA_230_237/CECO                 td                    0.132       5.800 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.800         ntR797           
 CLMA_230_241/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.800         Logic Levels: 7  
                                                                                   Logic: 1.638ns(60.712%), Route: 1.060ns(39.288%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_241/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.194      23.087                          
 clock uncertainty                                      -0.150      22.937                          

 Setup time                                             -0.576      22.361                          

 Data required time                                                 22.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.361                          
 Data arrival time                                                   5.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_229/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_229/Q2                   tco                   0.223       3.325 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.266       3.591         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMS_226_237/Y0                   td                    0.378       3.969 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.181       4.150         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N46297
 CLMS_226_229/Y0                   td                    0.226       4.376 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.068       4.444         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N46300
 CLMS_226_229/Y1                   td                    0.151       4.595 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.275       4.870         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_230_221/Y0                   td                    0.264       5.134 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=7)        0.270       5.404         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_230_229/CECO                 td                    0.132       5.536 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.536         ntR799           
 CLMA_230_233/CECO                 td                    0.132       5.668 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.668         ntR798           
 CLMA_230_237/CECO                 td                    0.132       5.800 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.800         ntR797           
 CLMA_230_241/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.800         Logic Levels: 7  
                                                                                   Logic: 1.638ns(60.712%), Route: 1.060ns(39.288%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_241/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.194      23.087                          
 clock uncertainty                                      -0.150      22.937                          

 Setup time                                             -0.576      22.361                          

 Data required time                                                 22.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.361                          
 Data arrival time                                                   5.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_242_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_242_201/Q1                   tco                   0.180       3.073 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.063       3.136         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [2]
 CLMA_242_200/C4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.136         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_242_200/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.194       2.908                          
 clock uncertainty                                       0.000       2.908                          

 Hold time                                              -0.028       2.880                          

 Data required time                                                  2.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.880                          
 Data arrival time                                                   3.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_225/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK

 CLMA_230_225/Q2                   tco                   0.180       3.073 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.131         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff
 CLMA_230_225/A4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.131         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_225/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.208       2.894                          
 clock uncertainty                                       0.000       2.894                          

 Hold time                                              -0.029       2.865                          

 Data required time                                                  2.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.865                          
 Data arrival time                                                   3.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_225/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK

 CLMA_230_225/Q0                   tco                   0.179       3.072 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.131         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg
 CLMA_230_225/B4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.131         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_225/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.208       2.894                          
 clock uncertainty                                       0.000       2.894                          

 Hold time                                              -0.029       2.865                          

 Data required time                                                  2.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.865                          
 Data arrival time                                                   3.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089      11.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      12.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      12.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      13.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      13.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      13.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      14.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      15.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925      16.471         ntclkbufg_0      
 CLMS_310_233/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_310_233/Q2                   tco                   0.223      16.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.203      17.897         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_230_197/Y3                   td                    0.243      18.140 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.255      18.395         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_226_201/Y0                   td                    0.150      18.545 f       _N8080_inv/gateop_perm/Z
                                   net (fanout=8)        0.462      19.007         _N8080           
                                   td                    0.365      19.372 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      19.372         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N6271
 CLMA_230_196/COUT                 td                    0.044      19.416 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      19.416         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N6273
                                   td                    0.044      19.460 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      19.460         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N6275
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  19.460         Logic Levels: 3  
                                                                                   Logic: 1.069ns(35.764%), Route: 1.920ns(64.236%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_200/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.179      23.072                          
 clock uncertainty                                      -0.150      22.922                          

 Setup time                                             -0.128      22.794                          

 Data required time                                                 22.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.794                          
 Data arrival time                                                  19.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089      11.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      12.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      12.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      13.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      13.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      13.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      14.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      15.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925      16.471         ntclkbufg_0      
 CLMS_310_233/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_310_233/Q2                   tco                   0.223      16.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.203      17.897         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_230_197/Y3                   td                    0.243      18.140 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.255      18.395         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_226_201/Y0                   td                    0.150      18.545 f       _N8080_inv/gateop_perm/Z
                                   net (fanout=8)        0.462      19.007         _N8080           
                                   td                    0.365      19.372 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      19.372         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N6271
 CLMA_230_196/COUT                 td                    0.044      19.416 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      19.416         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N6273
 CLMA_230_200/CIN                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  19.416         Logic Levels: 3  
                                                                                   Logic: 1.025ns(34.805%), Route: 1.920ns(65.195%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_200/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.179      23.072                          
 clock uncertainty                                      -0.150      22.922                          

 Setup time                                             -0.132      22.790                          

 Data required time                                                 22.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.790                          
 Data arrival time                                                  19.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089      11.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      12.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      12.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      13.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      13.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      13.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      14.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      15.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925      16.471         ntclkbufg_0      
 CLMS_310_233/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_310_233/Q2                   tco                   0.223      16.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.203      17.897         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_230_197/Y3                   td                    0.243      18.140 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.255      18.395         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_226_201/Y0                   td                    0.150      18.545 f       _N8080_inv/gateop_perm/Z
                                   net (fanout=8)        0.462      19.007         _N8080           
                                   td                    0.353      19.360 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      19.360         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N6271
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  19.360         Logic Levels: 2  
                                                                                   Logic: 0.969ns(33.541%), Route: 1.920ns(66.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_196/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.179      23.072                          
 clock uncertainty                                      -0.150      22.922                          

 Setup time                                             -0.128      22.794                          

 Data required time                                                 22.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.794                          
 Data arrival time                                                  19.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      22.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      23.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      23.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      23.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      23.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      23.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      25.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      25.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      26.115         ntclkbufg_0      
 CLMA_318_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_318_180/Q3                   tco                   0.182      26.297 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.749      27.046         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [0]
 CLMA_242_192/B4                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.046         Logic Levels: 0  
                                                                                   Logic: 0.182ns(19.549%), Route: 0.749ns(80.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      20.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      20.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      21.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089      21.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      22.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      22.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925      23.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_242_192/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.179      22.923                          
 clock uncertainty                                       0.150      23.073                          

 Hold time                                              -0.038      23.035                          

 Data required time                                                 23.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.035                          
 Data arrival time                                                  27.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      22.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      23.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      23.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      23.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      23.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      23.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      25.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      25.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      26.115         ntclkbufg_0      
 CLMA_302_213/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_302_213/Q0                   tco                   0.182      26.297 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.722      27.019         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_230_193/C1                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.019         Logic Levels: 0  
                                                                                   Logic: 0.182ns(20.133%), Route: 0.722ns(79.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      20.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      20.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      21.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089      21.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      22.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      22.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925      23.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_193/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.179      22.923                          
 clock uncertainty                                       0.150      23.073                          

 Hold time                                              -0.094      22.979                          

 Data required time                                                 22.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.979                          
 Data arrival time                                                  27.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      22.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      23.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      23.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      23.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      23.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      23.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      25.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      25.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      26.115         ntclkbufg_0      
 CLMA_302_213/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_302_213/Q0                   tco                   0.182      26.297 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.802      27.099         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_230_204/A4                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.099         Logic Levels: 0  
                                                                                   Logic: 0.182ns(18.496%), Route: 0.802ns(81.504%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      20.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      20.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      21.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089      21.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      22.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      22.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925      23.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_204/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.179      22.923                          
 clock uncertainty                                       0.150      23.073                          

 Hold time                                              -0.039      23.034                          

 Data required time                                                 23.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.034                          
 Data arrival time                                                  27.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.065                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[1]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMA_282_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_282_8/Q0                     tco                   0.223       3.315 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.073       3.388         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift [0]
 CLMS_282_9/Y0                     td                    0.264       3.652 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/N28/gateop_perm/Z
                                   net (fanout=1)        0.533       4.185         u_hdmi_top/u_rgb2dvi_0/serializer_clk/N28
 IOL_319_5/TX_DATA[1]                                                      f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[1]

 Data arrival time                                                   4.185         Logic Levels: 1  
                                                                                   Logic: 0.487ns(44.556%), Route: 0.606ns(55.444%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       3.401 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.401         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       3.439 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.977         _N28             
 PLL_158_55/CLK_OUT1               td                    0.074       4.051 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       4.654         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       4.654 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895       5.549         ntclkbufg_3      
 IOL_319_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.190       5.739                          
 clock uncertainty                                      -0.150       5.589                          

 Setup time                                             -0.107       5.482                          

 Data required time                                                  5.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.482                          
 Data arrival time                                                   4.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.297                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[2]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMA_222_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_222_8/Q1                     tco                   0.223       3.315 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.646       3.961         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [1]
 CLMS_218_13/C3                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[2]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.961         Logic Levels: 0  
                                                                                   Logic: 0.223ns(25.662%), Route: 0.646ns(74.338%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       3.401 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.401         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       3.439 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.977         _N28             
 PLL_158_55/CLK_OUT1               td                    0.074       4.051 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       4.654         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       4.654 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895       5.549         ntclkbufg_3      
 CLMS_218_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.190       5.739                          
 clock uncertainty                                      -0.150       5.589                          

 Setup time                                             -0.308       5.281                          

 Data required time                                                  5.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.281                          
 Data arrival time                                                   3.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMS_282_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMS_282_9/Q3                     tco                   0.222       3.314 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.071       3.385         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift [0]
 CLMS_282_9/Y1                     td                    0.224       3.609 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29/gateop/Z
                                   net (fanout=1)        0.531       4.140         u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29
 IOL_319_5/TX_DATA[0]                                                      f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   4.140         Logic Levels: 1  
                                                                                   Logic: 0.446ns(42.557%), Route: 0.602ns(57.443%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       3.401 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.401         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       3.439 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.977         _N28             
 PLL_158_55/CLK_OUT1               td                    0.074       4.051 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       4.654         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       4.654 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895       5.549         ntclkbufg_3      
 IOL_319_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.190       5.739                          
 clock uncertainty                                      -0.150       5.589                          

 Setup time                                             -0.107       5.482                          

 Data required time                                                  5.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.482                          
 Data arrival time                                                   4.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT1               td                    0.074       1.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.988         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       1.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895       2.883         ntclkbufg_3      
 CLMA_230_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/CLK

 CLMA_230_9/Q0                     tco                   0.179       3.062 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.120         u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift [3]
 CLMA_230_9/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.120         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMA_230_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.208       2.884                          
 clock uncertainty                                       0.000       2.884                          

 Hold time                                              -0.029       2.855                          

 Data required time                                                  2.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.855                          
 Data arrival time                                                   3.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[3]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT1               td                    0.074       1.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.988         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       1.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895       2.883         ntclkbufg_3      
 CLMA_226_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/CLK

 CLMA_226_8/Q3                     tco                   0.178       3.061 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.119         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift [4]
 CLMS_226_9/B0                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.119         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMS_226_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.194       2.898                          
 clock uncertainty                                       0.000       2.898                          

 Hold time                                              -0.066       2.832                          

 Data required time                                                  2.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.832                          
 Data arrival time                                                   3.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT1               td                    0.074       1.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.988         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       1.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895       2.883         ntclkbufg_3      
 CLMA_230_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[3]/opit_0_L5Q_perm/CLK

 CLMA_230_13/Q2                    tco                   0.180       3.063 f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.121         u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift [3]
 CLMA_230_13/D0                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.121         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMA_230_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.208       2.884                          
 clock uncertainty                                       0.000       2.884                          

 Hold time                                              -0.065       2.819                          

 Data required time                                                  2.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.819                          
 Data arrival time                                                   3.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      27.527 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.527         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      27.585 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      28.140         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083      28.223 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      28.837         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      28.837 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      29.762         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.221      29.983 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.749      30.732         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_282_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.732         Logic Levels: 0  
                                                                                   Logic: 0.221ns(22.784%), Route: 0.749ns(77.216%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.061 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.061         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.099 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      30.637         _N28             
 PLL_158_55/CLK_OUT1               td                    0.074      30.711 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      31.314         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000      31.314 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895      32.209         ntclkbufg_3      
 CLMA_282_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.163      32.372                          
 clock uncertainty                                      -0.150      32.222                          

 Setup time                                             -0.270      31.952                          

 Data required time                                                 31.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.952                          
 Data arrival time                                                  30.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      27.527 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.527         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      27.585 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      28.140         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083      28.223 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      28.837         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      28.837 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      29.762         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.221      29.983 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.749      30.732         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_282_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.732         Logic Levels: 0  
                                                                                   Logic: 0.221ns(22.784%), Route: 0.749ns(77.216%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.061 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.061         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.099 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      30.637         _N28             
 PLL_158_55/CLK_OUT1               td                    0.074      30.711 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      31.314         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000      31.314 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895      32.209         ntclkbufg_3      
 CLMS_282_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.163      32.372                          
 clock uncertainty                                      -0.150      32.222                          

 Setup time                                             -0.270      31.952                          

 Data required time                                                 31.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.952                          
 Data arrival time                                                  30.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      27.527 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.527         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      27.585 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      28.140         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083      28.223 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      28.837         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      28.837 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      29.762         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.221      29.983 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.638      30.621         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_262_12/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.621         Logic Levels: 0  
                                                                                   Logic: 0.221ns(25.728%), Route: 0.638ns(74.272%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.061 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.061         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.099 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      30.637         _N28             
 PLL_158_55/CLK_OUT1               td                    0.074      30.711 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      31.314         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000      31.314 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895      32.209         ntclkbufg_3      
 CLMA_262_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.163      32.372                          
 clock uncertainty                                      -0.150      32.222                          

 Setup time                                             -0.270      31.952                          

 Data required time                                                 31.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.952                          
 Data arrival time                                                  30.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMA_194_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/CLK

 CLMA_194_9/Q0                     tco                   0.179       3.066 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        0.058       3.124         u_hdmi_top/u_rgb2dvi_0/green_10bit [0]
 CLMA_194_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.124         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMA_194_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.163       2.929                          
 clock uncertainty                                       0.150       3.079                          

 Hold time                                              -0.029       3.050                          

 Data required time                                                  3.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.050                          
 Data arrival time                                                   3.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMA_230_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/CLK

 CLMA_230_12/Q0                    tco                   0.179       3.066 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.125         u_hdmi_top/u_rgb2dvi_0/red_10bit [2]
 CLMA_230_13/A0                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMA_230_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.163       2.929                          
 clock uncertainty                                       0.150       3.079                          

 Hold time                                              -0.078       3.001                          

 Data required time                                                  3.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.001                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMS_218_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/CLK

 CLMS_218_9/Q2                     tco                   0.180       3.067 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060       3.127         u_hdmi_top/u_rgb2dvi_0/blue_10bit [2]
 CLMA_218_8/B1                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.127         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMA_218_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.163       2.929                          
 clock uncertainty                                       0.150       3.079                          

 Hold time                                              -0.087       2.992                          

 Data required time                                                  2.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.992                          
 Data arrival time                                                   3.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.135                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_sobel_edge_detector/u_sqrt/Q_z[8][7]/opit_0/CLK
Endpoint    : u_vip/u_vip_sobel_edge_detector/u_sqrt/Q_q[7][7]/opit_0_L5Q_perm/L4
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  3.836
  Clock Pessimism Removal :  0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.925       3.836         ntclkbufg_1      
 CLMS_198_169/CLK                                                          r       u_vip/u_vip_sobel_edge_detector/u_sqrt/Q_z[8][7]/opit_0/CLK

 CLMS_198_169/Q1                   tco                   0.223       4.059 f       u_vip/u_vip_sobel_edge_detector/u_sqrt/Q_z[8][7]/opit_0/Q
                                   net (fanout=11)       0.391       4.450         u_vip/u_vip_sobel_edge_detector/u_sqrt/Q_z[8] [7]
 CLMA_210_168/Y0                   td                    0.264       4.714 f       u_vip/u_vip_sobel_edge_detector/u_sqrt/Q_q[7][10]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.283       4.997         u_vip/u_vip_sobel_edge_detector/u_sqrt/N483 [10]
 CLMS_202_173/Y0                   td                    0.226       5.223 f       u_vip/u_vip_sobel_edge_detector/u_sqrt/N151_m2_m2_m2_a1_1_1/gateop_A2/Y0
                                   net (fanout=1)        0.363       5.586         u_vip/u_vip_sobel_edge_detector/u_sqrt/_N5125
                                   td                    0.368       5.954 f       u_vip/u_vip_sobel_edge_detector/u_sqrt/N151_m2_m2_a1_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.954         u_vip/u_vip_sobel_edge_detector/u_sqrt/_N6729
 CLMA_210_176/Y2                   td                    0.209       6.163 r       u_vip/u_vip_sobel_edge_detector/u_sqrt/N151_m2_m2_a1_1_3/gateop_A2/Y0
                                   net (fanout=1)        0.299       6.462         u_vip/u_vip_sobel_edge_detector/u_sqrt/_N4628
 CLMA_202_172/COUT                 td                    0.268       6.730 r       u_vip/u_vip_sobel_edge_detector/u_sqrt/N151_m2_a1_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.730         u_vip/u_vip_sobel_edge_detector/u_sqrt/_N7474
 CLMA_202_176/Y0                   td                    0.206       6.936 f       u_vip/u_vip_sobel_edge_detector/u_sqrt/N151_m2_a1_1_4/gateop_A2/Y0
                                   net (fanout=1)        0.454       7.390         u_vip/u_vip_sobel_edge_detector/u_sqrt/_N4330
                                   td                    0.365       7.755 f       u_vip/u_vip_sobel_edge_detector/u_sqrt/N152.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.755         u_vip/u_vip_sobel_edge_detector/u_sqrt/N152.co [18]
 CLMA_198_172/Y2                   td                    0.122       7.877 r       u_vip/u_vip_sobel_edge_detector/u_sqrt/N152.lt_10/gateop_perm/Y
                                   net (fanout=1)        0.357       8.234         _N18             
 CLMA_210_169/C4                                                           r       u_vip/u_vip_sobel_edge_detector/u_sqrt/Q_q[7][7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.234         Logic Levels: 6  
                                                                                   Logic: 2.251ns(51.182%), Route: 2.147ns(48.818%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735    1000.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066    1000.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790    1002.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1002.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.895    1003.486         ntclkbufg_1      
 CLMA_210_169/CLK                                                          r       u_vip/u_vip_sobel_edge_detector/u_sqrt/Q_q[7][7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.331    1003.817                          
 clock uncertainty                                      -0.050    1003.767                          

 Setup time                                             -0.094    1003.673                          

 Data required time                                               1003.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.673                          
 Data arrival time                                                   8.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_sobel_edge_detector/gy_temp1[7]/opit_0_A2Q21/CLK
Endpoint    : u_vip/u_vip_sobel_edge_detector/N85/gopapm/X[9]
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  3.836
  Clock Pessimism Removal :  0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.925       3.836         ntclkbufg_1      
 CLMS_186_153/CLK                                                          r       u_vip/u_vip_sobel_edge_detector/gy_temp1[7]/opit_0_A2Q21/CLK

 CLMS_186_153/Q3                   tco                   0.220       4.056 f       u_vip/u_vip_sobel_edge_detector/gy_temp1[7]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.468       4.524         u_vip/u_vip_sobel_edge_detector/gy_temp1 [7]
 CLMS_186_141/COUT                 td                    0.397       4.921 r       u_vip/u_vip_sobel_edge_detector/N33.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.921         u_vip/u_vip_sobel_edge_detector/N33.co [6]
 CLMS_186_145/Y0                   td                    0.123       5.044 r       u_vip/u_vip_sobel_edge_detector/N33.lt_4/gateop_perm/Y
                                   net (fanout=20)       0.365       5.409         _N5              
 CLMA_198_148/Y2                   td                    0.227       5.636 f       u_vip/u_vip_sobel_edge_detector/N112_0[6]/gateop_perm/Z
                                   net (fanout=2)        0.645       6.281         u_vip/u_vip_sobel_edge_detector/nb0 [6]
 CLMA_194_149/COUT                 td                    0.387       6.668 r       u_vip/u_vip_sobel_edge_detector/N112_3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.668         u_vip/u_vip_sobel_edge_detector/N112_3.co [8]
 CLMA_194_153/Y1                   td                    0.366       7.034 f       u_vip/u_vip_sobel_edge_detector/N112_3.fsub_9/gateop_A2/Y1
                                   net (fanout=2)        0.451       7.485         u_vip/u_vip_sobel_edge_detector/N112 [9]
 APM_206_140/X[9]                                                          f       u_vip/u_vip_sobel_edge_detector/N85/gopapm/X[9]

 Data arrival time                                                   7.485         Logic Levels: 5  
                                                                                   Logic: 1.720ns(47.136%), Route: 1.929ns(52.864%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735    1000.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066    1000.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790    1002.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1002.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.895    1003.486         ntclkbufg_1      
 APM_206_140/CLK                                                           r       u_vip/u_vip_sobel_edge_detector/N85/gopapm/CLK
 clock pessimism                                         0.331    1003.817                          
 clock uncertainty                                      -0.050    1003.767                          

 Setup time                                             -0.805    1002.962                          

 Data required time                                               1002.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.962                          
 Data arrival time                                                   7.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.477                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_sobel_edge_detector/gy_temp1[7]/opit_0_A2Q21/CLK
Endpoint    : u_vip/u_vip_sobel_edge_detector/N85/gopapm/Y[9]
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  3.836
  Clock Pessimism Removal :  0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.925       3.836         ntclkbufg_1      
 CLMS_186_153/CLK                                                          r       u_vip/u_vip_sobel_edge_detector/gy_temp1[7]/opit_0_A2Q21/CLK

 CLMS_186_153/Q3                   tco                   0.220       4.056 f       u_vip/u_vip_sobel_edge_detector/gy_temp1[7]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.468       4.524         u_vip/u_vip_sobel_edge_detector/gy_temp1 [7]
 CLMS_186_141/COUT                 td                    0.397       4.921 r       u_vip/u_vip_sobel_edge_detector/N33.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.921         u_vip/u_vip_sobel_edge_detector/N33.co [6]
 CLMS_186_145/Y0                   td                    0.123       5.044 r       u_vip/u_vip_sobel_edge_detector/N33.lt_4/gateop_perm/Y
                                   net (fanout=20)       0.365       5.409         _N5              
 CLMA_198_148/Y2                   td                    0.227       5.636 f       u_vip/u_vip_sobel_edge_detector/N112_0[6]/gateop_perm/Z
                                   net (fanout=2)        0.645       6.281         u_vip/u_vip_sobel_edge_detector/nb0 [6]
 CLMA_194_149/COUT                 td                    0.387       6.668 r       u_vip/u_vip_sobel_edge_detector/N112_3.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.668         u_vip/u_vip_sobel_edge_detector/N112_3.co [8]
 CLMA_194_153/Y1                   td                    0.366       7.034 f       u_vip/u_vip_sobel_edge_detector/N112_3.fsub_9/gateop_A2/Y1
                                   net (fanout=2)        0.451       7.485         u_vip/u_vip_sobel_edge_detector/N112 [9]
 APM_206_140/Y[9]                                                          f       u_vip/u_vip_sobel_edge_detector/N85/gopapm/Y[9]

 Data arrival time                                                   7.485         Logic Levels: 5  
                                                                                   Logic: 1.720ns(47.136%), Route: 1.929ns(52.864%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735    1000.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066    1000.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790    1002.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1002.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.895    1003.486         ntclkbufg_1      
 APM_206_140/CLK                                                           r       u_vip/u_vip_sobel_edge_detector/N85/gopapm/CLK
 clock pessimism                                         0.331    1003.817                          
 clock uncertainty                                      -0.050    1003.767                          

 Setup time                                             -0.778    1002.989                          

 Data required time                                               1002.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.989                          
 Data arrival time                                                   7.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.504                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[7]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[8]/opit_0/D
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.486
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735       0.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066       0.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790       2.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.895       3.486         ntclkbufg_1      
 CLMS_262_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[7]/opit_0/CLK

 CLMS_262_129/Q3                   tco                   0.178       3.664 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[7]/opit_0/Q
                                   net (fanout=1)        0.058       3.722         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [7]
 CLMS_262_129/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[8]/opit_0/D

 Data arrival time                                                   3.722         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.925       3.836         ntclkbufg_1      
 CLMS_262_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[8]/opit_0/CLK
 clock pessimism                                        -0.349       3.487                          
 clock uncertainty                                       0.000       3.487                          

 Hold time                                               0.040       3.527                          

 Data required time                                                  3.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.527                          
 Data arrival time                                                   3.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[5]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[6]/opit_0/D
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.486
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735       0.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066       0.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790       2.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.895       3.486         ntclkbufg_1      
 CLMS_254_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[5]/opit_0/CLK

 CLMS_254_129/Q2                   tco                   0.180       3.666 f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[5]/opit_0/Q
                                   net (fanout=1)        0.058       3.724         u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d [5]
 CLMS_254_129/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[6]/opit_0/D

 Data arrival time                                                   3.724         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.925       3.836         ntclkbufg_1      
 CLMS_254_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wr_load_d[6]/opit_0/CLK
 clock pessimism                                        -0.349       3.487                          
 clock uncertainty                                       0.000       3.487                          

 Hold time                                               0.040       3.527                          

 Data required time                                                  3.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.527                          
 Data arrival time                                                   3.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_sobel_edge_detector/pre_frame_href_r[11]/opit_0/CLK
Endpoint    : u_vip/u_vip_sobel_edge_detector/pre_frame_href_r[12]/opit_0/D
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.486
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735       0.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066       0.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790       2.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.895       3.486         ntclkbufg_1      
 CLMA_202_152/CLK                                                          r       u_vip/u_vip_sobel_edge_detector/pre_frame_href_r[11]/opit_0/CLK

 CLMA_202_152/Q2                   tco                   0.180       3.666 f       u_vip/u_vip_sobel_edge_detector/pre_frame_href_r[11]/opit_0/Q
                                   net (fanout=1)        0.058       3.724         u_vip/u_vip_sobel_edge_detector/pre_frame_href_r [11]
 CLMA_202_152/CD                                                           f       u_vip/u_vip_sobel_edge_detector/pre_frame_href_r[12]/opit_0/D

 Data arrival time                                                   3.724         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.925       3.836         ntclkbufg_1      
 CLMA_202_152/CLK                                                          r       u_vip/u_vip_sobel_edge_detector/pre_frame_href_r[12]/opit_0/CLK
 clock pessimism                                        -0.349       3.487                          
 clock uncertainty                                       0.000       3.487                          

 Hold time                                               0.040       3.527                          

 Data required time                                                  3.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.527                          
 Data arrival time                                                   3.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 DRM_278_232/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_278_232/QB0[0]                tco                   1.780       4.876 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=4)        0.968       5.844         rd_data[6]       
 CLMA_246_156/Y3                   td                    0.358       6.202 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/N275_sum1_3/gateop_perm/Z
                                   net (fanout=1)        0.637       6.839         u_hdmi_top/u_rgb2dvi_0/encoder_g/N275 [1]
 CLMA_230_128/Y2                   td                    0.150       6.989 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/N14_1_ac1/gateop_perm/Z
                                   net (fanout=1)        0.671       7.660         u_hdmi_top/u_rgb2dvi_0/encoder_g/_N1056
 CLMA_230_68/A4                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.660         Logic Levels: 2  
                                                                                   Logic: 2.288ns(50.131%), Route: 2.276ns(49.869%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      14.068 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.068         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      14.106 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      14.644         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078      14.722 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      15.325         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      15.325 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      16.220         ntclkbufg_2      
 CLMA_230_68/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.179      16.399                          
 clock uncertainty                                      -0.150      16.249                          

 Setup time                                             -0.079      16.170                          

 Data required time                                                 16.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.170                          
 Data arrival time                                                   7.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMS_254_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMS_254_25/Q2                    tco                   0.223       3.319 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.271       3.590         u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m [3]
 CLMS_254_29/Y1                    td                    0.440       4.030 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.286       4.316         _N13             
 CLMA_250_21/Y0                    td                    0.378       4.694 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N95/gateop_perm/Z
                                   net (fanout=2)        0.068       4.762         u_hdmi_top/u_rgb2dvi_0/encoder_r/decision2
 CLMA_250_20/Y1                    td                    0.162       4.924 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N214_1/gateop_perm/Z
                                   net (fanout=10)       0.275       5.199         u_hdmi_top/u_rgb2dvi_0/encoder_r/N201
 CLMA_250_29/Y3                    td                    0.151       5.350 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.255       5.605         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb11 [1]
                                   td                    0.365       5.970 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.970         u_hdmi_top/u_rgb2dvi_0/encoder_r/_N6214
 CLMA_254_24/Y3                    td                    0.387       6.357 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.162       6.519         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb12 [3]
 CLMA_250_25/COUT                  td                    0.391       6.910 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.910         u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.co [4]
 CLMA_250_29/Y0                    td                    0.206       7.116 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.335       7.451         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb7 [4]
 CLMA_250_24/B1                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.451         Logic Levels: 7  
                                                                                   Logic: 2.703ns(62.067%), Route: 1.652ns(37.933%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      14.068 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.068         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      14.106 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      14.644         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078      14.722 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      15.325         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      15.325 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      16.220         ntclkbufg_2      
 CLMA_250_24/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.190      16.410                          
 clock uncertainty                                      -0.150      16.260                          

 Setup time                                             -0.170      16.090                          

 Data required time                                                 16.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.090                          
 Data arrival time                                                   7.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.639                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMS_242_21/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMS_242_21/Q0                    tco                   0.221       3.317 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.265       3.582         u_hdmi_top/u_rgb2dvi_0/encoder_b/n0q_m [1]
 CLMS_242_25/Y1                    td                    0.444       4.026 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.383       4.409         _N7              
 CLMA_226_20/Y2                    td                    0.162       4.571 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N95/gateop_perm/Z
                                   net (fanout=7)        0.159       4.730         u_hdmi_top/u_rgb2dvi_0/encoder_b/decision2
 CLMA_226_20/Y1                    td                    0.224       4.954 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N214/gateop_perm/Z
                                   net (fanout=6)        0.258       5.212         u_hdmi_top/u_rgb2dvi_0/encoder_b/N214
 CLMS_226_25/Y2                    td                    0.162       5.374 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.156       5.530         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb11 [1]
                                   td                    0.365       5.895 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.895         u_hdmi_top/u_rgb2dvi_0/encoder_b/_N6279
 CLMS_226_21/Y2                    td                    0.202       6.097 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_7_3/gateop_A2/Y0
                                   net (fanout=2)        0.358       6.455         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb12 [2]
 CLMA_226_16/COUT                  td                    0.387       6.842 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.842         u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.co [4]
 CLMA_226_20/Y0                    td                    0.206       7.048 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.265       7.313         u_hdmi_top/u_rgb2dvi_0/encoder_b/nb7 [4]
 CLMS_226_13/D0                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/L0

 Data arrival time                                                   7.313         Logic Levels: 7  
                                                                                   Logic: 2.373ns(56.272%), Route: 1.844ns(43.728%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      14.068 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.068         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      14.106 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      14.644         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078      14.722 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      15.325         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      15.325 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      16.220         ntclkbufg_2      
 CLMS_226_13/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.190      16.410                          
 clock uncertainty                                      -0.150      16.260                          

 Setup time                                             -0.151      16.109                          

 Data required time                                                 16.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.109                          
 Data arrival time                                                   7.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMA_226_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK

 CLMA_226_176/Y2                   tco                   0.236       3.123 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/Q
                                   net (fanout=1)        0.065       3.188         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [10]
 CLMA_226_176/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/D

 Data arrival time                                                   3.188         Logic Levels: 0  
                                                                                   Logic: 0.236ns(78.405%), Route: 0.065ns(21.595%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMA_226_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/CLK
 clock pessimism                                        -0.208       2.888                          
 clock uncertainty                                       0.000       2.888                          

 Hold time                                              -0.011       2.877                          

 Data required time                                                  2.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.877                          
 Data arrival time                                                   3.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMA_226_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK

 CLMA_226_176/Q0                   tco                   0.179       3.066 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/Q
                                   net (fanout=26)       0.066       3.132         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rempty
 CLMS_226_177/A1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.132         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.061%), Route: 0.066ns(26.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMS_226_177/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.194       2.902                          
 clock uncertainty                                       0.000       2.902                          

 Hold time                                              -0.099       2.803                          

 Data required time                                                  2.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.803                          
 Data arrival time                                                   3.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMS_226_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK

 CLMS_226_169/Q3                   tco                   0.182       3.069 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/Q
                                   net (fanout=1)        0.199       3.268         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [4]
 CLMA_226_172/CD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D

 Data arrival time                                                   3.268         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMA_226_172/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                        -0.194       2.902                          
 clock uncertainty                                       0.000       2.902                          

 Hold time                                               0.034       2.936                          

 Data required time                                                  2.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.936                          
 Data arrival time                                                   3.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      50.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      50.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      51.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089      51.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      52.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      52.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      53.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      53.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      53.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      54.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      54.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      54.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      55.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      55.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925      56.471         ntclkbufg_0      
 CLMA_230_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_230_176/Q2                   tco                   0.223      56.694 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.475      57.169         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMA_230_181/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  57.169         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.948%), Route: 0.475ns(68.052%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      54.067 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.067         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      54.105 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      54.643         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078      54.721 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      55.324         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      55.324 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      56.219         ntclkbufg_2      
 CLMA_230_181/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.163      56.382                          
 clock uncertainty                                      -0.150      56.232                          

 Setup time                                             -0.068      56.164                          

 Data required time                                                 56.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.164                          
 Data arrival time                                                  57.169                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.005                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      50.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      50.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      51.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089      51.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      52.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      52.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      53.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      53.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      53.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      54.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      54.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      54.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      55.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      55.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925      56.471         ntclkbufg_0      
 CLMA_230_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_230_176/Q3                   tco                   0.220      56.691 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.475      57.166         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMA_230_181/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                  57.166         Logic Levels: 0  
                                                                                   Logic: 0.220ns(31.655%), Route: 0.475ns(68.345%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      54.067 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.067         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      54.105 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      54.643         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078      54.721 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      55.324         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      55.324 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      56.219         ntclkbufg_2      
 CLMA_230_181/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.163      56.382                          
 clock uncertainty                                      -0.150      56.232                          

 Setup time                                             -0.068      56.164                          

 Data required time                                                 56.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.164                          
 Data arrival time                                                  57.166                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.002                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      50.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      50.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      51.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089      51.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      52.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      52.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      53.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      53.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      53.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      54.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      54.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      54.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      55.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      55.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925      56.471         ntclkbufg_0      
 CLMS_242_173/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_242_173/Q1                   tco                   0.223      56.694 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.434      57.128         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMS_226_169/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  57.128         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.942%), Route: 0.434ns(66.058%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      54.067 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.067         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      54.105 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      54.643         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078      54.721 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      55.324         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      55.324 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      56.219         ntclkbufg_2      
 CLMS_226_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.163      56.382                          
 clock uncertainty                                      -0.150      56.232                          

 Setup time                                             -0.068      56.164                          

 Data required time                                                 56.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.164                          
 Data arrival time                                                  57.128                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.964                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      41.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      41.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      41.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      42.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      43.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      43.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      43.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      43.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      43.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      45.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      45.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      46.115         ntclkbufg_0      
 CLMA_230_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_230_176/Q1                   tco                   0.184      46.299 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.199      46.498         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMA_226_176/CD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  46.498         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.042%), Route: 0.199ns(51.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      40.860 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.860         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      40.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      41.473         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083      41.556 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.170         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      42.170 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      43.095         ntclkbufg_2      
 CLMA_226_176/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                        -0.163      42.932                          
 clock uncertainty                                       0.150      43.082                          

 Hold time                                               0.034      43.116                          

 Data required time                                                 43.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.116                          
 Data arrival time                                                  46.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.382                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      41.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      41.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      41.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      42.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      43.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      43.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      43.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      43.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      43.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      45.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      45.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      46.115         ntclkbufg_0      
 CLMA_230_168/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_230_168/Q3                   tco                   0.182      46.297 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.236      46.533         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMA_230_181/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  46.533         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.541%), Route: 0.236ns(56.459%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      40.860 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.860         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      40.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      41.473         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083      41.556 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.170         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      42.170 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      43.095         ntclkbufg_2      
 CLMA_230_181/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.163      42.932                          
 clock uncertainty                                       0.150      43.082                          

 Hold time                                               0.034      43.116                          

 Data required time                                                 43.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.116                          
 Data arrival time                                                  46.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      41.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      41.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      41.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      42.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      43.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      43.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      43.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      43.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      43.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      45.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      45.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      46.115         ntclkbufg_0      
 CLMS_242_173/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_242_173/Q3                   tco                   0.182      46.297 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.250      46.547         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
 CLMS_226_169/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                  46.547         Logic Levels: 0  
                                                                                   Logic: 0.182ns(42.130%), Route: 0.250ns(57.870%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      40.860 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.860         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      40.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      41.473         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083      41.556 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.170         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      42.170 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      43.095         ntclkbufg_2      
 CLMS_226_169/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.163      42.932                          
 clock uncertainty                                       0.150      43.082                          

 Hold time                                              -0.011      43.071                          

 Data required time                                                 43.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.071                          
 Data arrival time                                                  46.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.476                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 CLMS_226_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_226_201/Q0                   tco                   0.221       6.692 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=445)      1.418       8.110         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_294_125/RSCO                 td                    0.105       8.215 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.215         ntR638           
 CLMS_294_129/RSCO                 td                    0.105       8.320 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.320         ntR637           
 CLMS_294_133/RSCO                 td                    0.105       8.425 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[102]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.425         ntR636           
 CLMS_294_137/RSCO                 td                    0.105       8.530 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[126]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.530         ntR635           
 CLMS_294_141/RSCO                 td                    0.105       8.635 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[123]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.635         ntR634           
 CLMS_294_145/RSCO                 td                    0.105       8.740 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[127]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.740         ntR633           
 CLMS_294_149/RSCO                 td                    0.105       8.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.845         ntR632           
 CLMS_294_153/RSCO                 td                    0.105       8.950 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.950         ntR631           
 CLMS_294_157/RSCO                 td                    0.105       9.055 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[22]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.055         ntR630           
 CLMS_294_161/RSCO                 td                    0.105       9.160 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[67]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.160         ntR629           
 CLMS_294_165/RSCO                 td                    0.105       9.265 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.265         ntR628           
 CLMS_294_169/RSCO                 td                    0.105       9.370 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.370         ntR627           
 CLMS_294_173/RSCO                 td                    0.105       9.475 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.475         ntR626           
 CLMS_294_177/RSCO                 td                    0.105       9.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000       9.580         ntR625           
 CLMS_294_181/RSCO                 td                    0.105       9.685 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_now[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.685         ntR624           
 CLMS_294_185/RSCO                 td                    0.105       9.790 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.790         ntR623           
 CLMS_294_193/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.790         Logic Levels: 16 
                                                                                   Logic: 1.901ns(57.276%), Route: 1.418ns(42.724%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      16.115         ntclkbufg_0      
 CLMS_294_193/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.337      16.452                          
 clock uncertainty                                      -0.150      16.302                          

 Recovery time                                           0.000      16.302                          

 Data required time                                                 16.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.302                          
 Data arrival time                                                   9.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[4]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 CLMS_226_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_226_201/Q0                   tco                   0.221       6.692 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=445)      1.418       8.110         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_294_125/RSCO                 td                    0.105       8.215 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.215         ntR638           
 CLMS_294_129/RSCO                 td                    0.105       8.320 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.320         ntR637           
 CLMS_294_133/RSCO                 td                    0.105       8.425 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[102]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.425         ntR636           
 CLMS_294_137/RSCO                 td                    0.105       8.530 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[126]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.530         ntR635           
 CLMS_294_141/RSCO                 td                    0.105       8.635 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[123]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.635         ntR634           
 CLMS_294_145/RSCO                 td                    0.105       8.740 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[127]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.740         ntR633           
 CLMS_294_149/RSCO                 td                    0.105       8.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.845         ntR632           
 CLMS_294_153/RSCO                 td                    0.105       8.950 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.950         ntR631           
 CLMS_294_157/RSCO                 td                    0.105       9.055 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[22]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.055         ntR630           
 CLMS_294_161/RSCO                 td                    0.105       9.160 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[67]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.160         ntR629           
 CLMS_294_165/RSCO                 td                    0.105       9.265 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.265         ntR628           
 CLMS_294_169/RSCO                 td                    0.105       9.370 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.370         ntR627           
 CLMS_294_173/RSCO                 td                    0.105       9.475 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.475         ntR626           
 CLMS_294_177/RSCO                 td                    0.105       9.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000       9.580         ntR625           
 CLMS_294_181/RSCO                 td                    0.105       9.685 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_now[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.685         ntR624           
 CLMS_294_185/RSCO                 td                    0.105       9.790 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.790         ntR623           
 CLMS_294_193/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.790         Logic Levels: 16 
                                                                                   Logic: 1.901ns(57.276%), Route: 1.418ns(42.724%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      16.115         ntclkbufg_0      
 CLMS_294_193/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.337      16.452                          
 clock uncertainty                                      -0.150      16.302                          

 Recovery time                                           0.000      16.302                          

 Data required time                                                 16.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.302                          
 Data arrival time                                                   9.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 CLMS_226_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_226_201/Q0                   tco                   0.221       6.692 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=445)      1.418       8.110         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_294_125/RSCO                 td                    0.105       8.215 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[45]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.215         ntR638           
 CLMS_294_129/RSCO                 td                    0.105       8.320 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[110]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.320         ntR637           
 CLMS_294_133/RSCO                 td                    0.105       8.425 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[102]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.425         ntR636           
 CLMS_294_137/RSCO                 td                    0.105       8.530 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[126]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.530         ntR635           
 CLMS_294_141/RSCO                 td                    0.105       8.635 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[123]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.635         ntR634           
 CLMS_294_145/RSCO                 td                    0.105       8.740 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[127]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.740         ntR633           
 CLMS_294_149/RSCO                 td                    0.105       8.845 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[56]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.845         ntR632           
 CLMS_294_153/RSCO                 td                    0.105       8.950 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.950         ntR631           
 CLMS_294_157/RSCO                 td                    0.105       9.055 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[22]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.055         ntR630           
 CLMS_294_161/RSCO                 td                    0.105       9.160 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[67]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.160         ntR629           
 CLMS_294_165/RSCO                 td                    0.105       9.265 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.265         ntR628           
 CLMS_294_169/RSCO                 td                    0.105       9.370 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.370         ntR627           
 CLMS_294_173/RSCO                 td                    0.105       9.475 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.475         ntR626           
 CLMS_294_177/RSCO                 td                    0.105       9.580 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000       9.580         ntR625           
 CLMS_294_181/RSCO                 td                    0.105       9.685 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_now[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.685         ntR624           
 CLMS_294_185/RSCO                 td                    0.105       9.790 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.790         ntR623           
 CLMS_294_193/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.790         Logic Levels: 16 
                                                                                   Logic: 1.901ns(57.276%), Route: 1.418ns(42.724%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      16.115         ntclkbufg_0      
 CLMS_294_193/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.337      16.452                          
 clock uncertainty                                      -0.150      16.302                          

 Recovery time                                           0.000      16.302                          

 Data required time                                                 16.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.302                          
 Data arrival time                                                   9.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895       6.115         ntclkbufg_0      
 CLMA_318_208/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_318_208/Q0                   tco                   0.182       6.297 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.313       6.610         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_326_224/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.610         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.768%), Route: 0.313ns(63.232%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 DQSL_326_224/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.337       6.134                          
 clock uncertainty                                       0.000       6.134                          

 Removal time                                           -0.007       6.127                          

 Data required time                                                  6.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.127                          
 Data arrival time                                                   6.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.483                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895       6.115         ntclkbufg_0      
 CLMA_318_208/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_318_208/Q0                   tco                   0.182       6.297 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.385       6.682         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_326_180/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.682         Logic Levels: 0  
                                                                                   Logic: 0.182ns(32.099%), Route: 0.385ns(67.901%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 DQSL_326_180/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.337       6.134                          
 clock uncertainty                                       0.000       6.134                          

 Removal time                                           -0.007       6.127                          

 Data required time                                                  6.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.127                          
 Data arrival time                                                   6.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.583
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.326

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895       6.115         ntclkbufg_0      
 CLMA_318_208/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_318_208/Q0                   tco                   0.182       6.297 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.561       6.858         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_326_276/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.858         Logic Levels: 0  
                                                                                   Logic: 0.182ns(24.495%), Route: 0.561ns(75.505%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     1.037       6.583         ntclkbufg_0      
 DQSL_326_276/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.326       6.257                          
 clock uncertainty                                       0.000       6.257                          

 Removal time                                           -0.007       6.250                          

 Data required time                                                  6.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.250                          
 Data arrival time                                                   6.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.608                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[3]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.223       3.325 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      0.447       3.772         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_266_144/RSCO                 td                    0.113       3.885 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000       3.885         ntR269           
 CLMA_266_148/RSCO                 td                    0.113       3.998 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.998         ntR268           
 CLMA_266_152/RSCO                 td                    0.113       4.111 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[28]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       4.111         ntR267           
 CLMA_266_156/RSCO                 td                    0.113       4.224 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[18]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.224         ntR266           
 CLMA_266_160/RSCO                 td                    0.113       4.337 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_a_valid/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=6)        0.000       4.337         ntR265           
 CLMA_266_164/RSCO                 td                    0.113       4.450 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[39]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       4.450         ntR264           
 CLMA_266_168/RSCO                 td                    0.113       4.563 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[26]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.563         ntR263           
 CLMA_266_172/RSCO                 td                    0.113       4.676 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       4.676         ntR262           
 CLMA_266_176/RSCO                 td                    0.113       4.789 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.789         ntR261           
 CLMA_266_180/RSCO                 td                    0.113       4.902 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.902         ntR260           
 CLMA_266_184/RSCO                 td                    0.113       5.015 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.015         ntR259           
 CLMA_266_192/RSCO                 td                    0.113       5.128 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       5.128         ntR258           
 CLMA_266_196/RSCO                 td                    0.113       5.241 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       5.241         ntR257           
 CLMA_266_200/RSCO                 td                    0.113       5.354 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.354         ntR256           
 CLMA_266_204/RSCO                 td                    0.113       5.467 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.467         ntR255           
 CLMA_266_208/RSCO                 td                    0.113       5.580 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       5.580         ntR254           
 CLMA_266_212/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[3]/opit_0_inv/RS

 Data arrival time                                                   5.580         Logic Levels: 16 
                                                                                   Logic: 2.031ns(81.961%), Route: 0.447ns(18.039%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      16.115         ntclkbufg_0      
 CLMA_266_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_cmd[3]/opit_0_inv/CLK
 clock pessimism                                         0.179      16.294                          
 clock uncertainty                                      -0.150      16.144                          

 Recovery time                                           0.000      16.144                          

 Data required time                                                 16.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.144                          
 Data arrival time                                                   5.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.223       3.325 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      0.447       3.772         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_266_144/RSCO                 td                    0.113       3.885 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000       3.885         ntR269           
 CLMA_266_148/RSCO                 td                    0.113       3.998 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.998         ntR268           
 CLMA_266_152/RSCO                 td                    0.113       4.111 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[28]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       4.111         ntR267           
 CLMA_266_156/RSCO                 td                    0.113       4.224 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[18]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.224         ntR266           
 CLMA_266_160/RSCO                 td                    0.113       4.337 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_a_valid/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=6)        0.000       4.337         ntR265           
 CLMA_266_164/RSCO                 td                    0.113       4.450 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[39]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       4.450         ntR264           
 CLMA_266_168/RSCO                 td                    0.113       4.563 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[26]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.563         ntR263           
 CLMA_266_172/RSCO                 td                    0.113       4.676 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       4.676         ntR262           
 CLMA_266_176/RSCO                 td                    0.113       4.789 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.789         ntR261           
 CLMA_266_180/RSCO                 td                    0.113       4.902 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.902         ntR260           
 CLMA_266_184/RSCO                 td                    0.113       5.015 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.015         ntR259           
 CLMA_266_192/RSCO                 td                    0.113       5.128 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       5.128         ntR258           
 CLMA_266_196/RSCO                 td                    0.113       5.241 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       5.241         ntR257           
 CLMA_266_200/RSCO                 td                    0.113       5.354 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.354         ntR256           
 CLMA_266_204/RSCO                 td                    0.113       5.467 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.467         ntR255           
 CLMA_266_208/RSCO                 td                    0.113       5.580 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       5.580         ntR254           
 CLMA_266_212/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.580         Logic Levels: 16 
                                                                                   Logic: 2.031ns(81.961%), Route: 0.447ns(18.039%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      16.115         ntclkbufg_0      
 CLMA_266_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.179      16.294                          
 clock uncertainty                                      -0.150      16.144                          

 Recovery time                                           0.000      16.144                          

 Data required time                                                 16.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.144                          
 Data arrival time                                                   5.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[4]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.223       3.325 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      0.447       3.772         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_266_144/RSCO                 td                    0.113       3.885 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=6)        0.000       3.885         ntR269           
 CLMA_266_148/RSCO                 td                    0.113       3.998 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.998         ntR268           
 CLMA_266_152/RSCO                 td                    0.113       4.111 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[28]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       4.111         ntR267           
 CLMA_266_156/RSCO                 td                    0.113       4.224 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[18]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.224         ntR266           
 CLMA_266_160/RSCO                 td                    0.113       4.337 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_a_valid/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=6)        0.000       4.337         ntR265           
 CLMA_266_164/RSCO                 td                    0.113       4.450 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[39]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       4.450         ntR264           
 CLMA_266_168/RSCO                 td                    0.113       4.563 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[26]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.563         ntR263           
 CLMA_266_172/RSCO                 td                    0.113       4.676 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       4.676         ntR262           
 CLMA_266_176/RSCO                 td                    0.113       4.789 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.789         ntR261           
 CLMA_266_180/RSCO                 td                    0.113       4.902 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.902         ntR260           
 CLMA_266_184/RSCO                 td                    0.113       5.015 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.015         ntR259           
 CLMA_266_192/RSCO                 td                    0.113       5.128 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       5.128         ntR258           
 CLMA_266_196/RSCO                 td                    0.113       5.241 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       5.241         ntR257           
 CLMA_266_200/RSCO                 td                    0.113       5.354 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.354         ntR256           
 CLMA_266_204/RSCO                 td                    0.113       5.467 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.467         ntR255           
 CLMA_266_208/RSCO                 td                    0.113       5.580 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=4)        0.000       5.580         ntR254           
 CLMA_266_212/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.580         Logic Levels: 16 
                                                                                   Logic: 2.031ns(81.961%), Route: 0.447ns(18.039%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      16.115         ntclkbufg_0      
 CLMA_266_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_l[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.179      16.294                          
 clock uncertainty                                      -0.150      16.144                          

 Recovery time                                           0.000      16.144                          

 Data required time                                                 16.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.144                          
 Data arrival time                                                   5.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[16]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.182       3.075 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      0.215       3.290         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_254_145/RSCO                 td                    0.092       3.382 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       3.382         ntR365           
 CLMS_254_149/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[16]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   3.382         Logic Levels: 1  
                                                                                   Logic: 0.274ns(56.033%), Route: 0.215ns(43.967%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 CLMS_254_149/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[16]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.179       6.292                          
 clock uncertainty                                       0.150       6.442                          

 Removal time                                            0.000       6.442                          

 Data required time                                                  6.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.442                          
 Data arrival time                                                   3.382                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.060                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.179       3.072 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      0.241       3.313         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_254_132/RSCO                 td                    0.085       3.398 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.398         ntR363           
 CLMA_254_136/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.398         Logic Levels: 1  
                                                                                   Logic: 0.264ns(52.277%), Route: 0.241ns(47.723%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 CLMA_254_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.179       6.292                          
 clock uncertainty                                       0.150       6.442                          

 Removal time                                            0.000       6.442                          

 Data required time                                                  6.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.442                          
 Data arrival time                                                   3.398                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[5]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.179       3.072 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      0.241       3.313         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_254_132/RSCO                 td                    0.085       3.398 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       3.398         ntR363           
 CLMA_254_136/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[5]/opit_0_inv/RS

 Data arrival time                                                   3.398         Logic Levels: 1  
                                                                                   Logic: 0.264ns(52.277%), Route: 0.241ns(47.723%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 CLMA_254_136/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_reg[5]/opit_0_inv/CLK
 clock pessimism                                        -0.179       6.292                          
 clock uncertainty                                       0.150       6.442                          

 Removal time                                            0.000       6.442                          

 Data required time                                                  6.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.442                          
 Data arrival time                                                   3.398                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.221       3.323 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      1.125       4.448         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_226_197/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/RS

 Data arrival time                                                   4.448         Logic Levels: 0  
                                                                                   Logic: 0.221ns(16.419%), Route: 1.125ns(83.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_226_197/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/CLK
 clock pessimism                                         0.190      23.083                          
 clock uncertainty                                      -0.150      22.933                          

 Recovery time                                          -0.476      22.457                          

 Data required time                                                 22.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.457                          
 Data arrival time                                                   4.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.221       3.323 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      1.097       4.420         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_230_201/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.420         Logic Levels: 0  
                                                                                   Logic: 0.221ns(16.768%), Route: 1.097ns(83.232%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.190      23.083                          
 clock uncertainty                                      -0.150      22.933                          

 Recovery time                                          -0.476      22.457                          

 Data required time                                                 22.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.457                          
 Data arrival time                                                   4.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_254_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_254_141/Q0                   tco                   0.221       3.323 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=538)      1.097       4.420         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_230_201/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.420         Logic Levels: 0  
                                                                                   Logic: 0.221ns(16.768%), Route: 1.097ns(83.232%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.190      23.083                          
 clock uncertainty                                      -0.150      22.933                          

 Recovery time                                          -0.476      22.457                          

 Data required time                                                 22.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.457                          
 Data arrival time                                                   4.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_230_205/Q0                   tco                   0.182       3.075 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.300       3.375         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_242_200/RSCO                 td                    0.092       3.467 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.467         ntR104           
 CLMA_242_204/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   3.467         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.735%), Route: 0.300ns(52.265%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_242_204/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.190       2.912                          
 clock uncertainty                                       0.000       2.912                          

 Removal time                                            0.000       2.912                          

 Data required time                                                  2.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.912                          
 Data arrival time                                                   3.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_230_205/Q0                   tco                   0.182       3.075 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.300       3.375         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_242_200/RSCO                 td                    0.092       3.467 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.467         ntR104           
 CLMA_242_204/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.467         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.735%), Route: 0.300ns(52.265%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_242_204/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.190       2.912                          
 clock uncertainty                                       0.000       2.912                          

 Removal time                                            0.000       2.912                          

 Data required time                                                  2.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.912                          
 Data arrival time                                                   3.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_230_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_230_205/Q0                   tco                   0.182       3.075 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.300       3.375         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_242_200/RSCO                 td                    0.092       3.467 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.467         ntR104           
 CLMA_242_204/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.467         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.735%), Route: 0.300ns(52.265%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_242_204/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.190       2.912                          
 clock uncertainty                                       0.000       2.912                          

 Removal time                                            0.000       2.912                          

 Data required time                                                  2.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.912                          
 Data arrival time                                                   3.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  3.836
  Clock Pessimism Removal :  0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.925       3.836         ntclkbufg_1      
 CLMA_262_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_262_128/Q0                   tco                   0.223       4.059 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.072       4.131         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_262_128/Y1                   td                    0.151       4.282 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=43)       0.812       5.094         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_286_136/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                   5.094         Logic Levels: 1  
                                                                                   Logic: 0.374ns(29.730%), Route: 0.884ns(70.270%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735    1000.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066    1000.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790    1002.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1002.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.895    1003.486         ntclkbufg_1      
 CLMA_286_136/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.331    1003.817                          
 clock uncertainty                                      -0.050    1003.767                          

 Recovery time                                          -0.476    1003.291                          

 Data required time                                               1003.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.291                          
 Data arrival time                                                   5.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  3.836
  Clock Pessimism Removal :  0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.925       3.836         ntclkbufg_1      
 CLMA_262_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_262_128/Q0                   tco                   0.223       4.059 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.072       4.131         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_262_128/Y1                   td                    0.151       4.282 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=43)       0.812       5.094         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_286_136/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                   5.094         Logic Levels: 1  
                                                                                   Logic: 0.374ns(29.730%), Route: 0.884ns(70.270%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735    1000.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066    1000.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790    1002.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1002.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.895    1003.486         ntclkbufg_1      
 CLMA_286_136/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.331    1003.817                          
 clock uncertainty                                      -0.050    1003.767                          

 Recovery time                                          -0.476    1003.291                          

 Data required time                                               1003.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.291                          
 Data arrival time                                                   5.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  3.836
  Clock Pessimism Removal :  0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.925       3.836         ntclkbufg_1      
 CLMA_262_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_262_128/Q0                   tco                   0.223       4.059 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.072       4.131         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_262_128/Y1                   td                    0.151       4.282 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=43)       1.191       5.473         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_306_192/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.473         Logic Levels: 1  
                                                                                   Logic: 0.374ns(22.847%), Route: 1.263ns(77.153%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735    1000.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066    1000.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790    1002.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1002.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.895    1003.486         ntclkbufg_1      
 DRM_306_192/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.331    1003.817                          
 clock uncertainty                                      -0.050    1003.767                          

 Recovery time                                          -0.088    1003.679                          

 Data required time                                               1003.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.679                          
 Data arrival time                                                   5.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RS
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.486
  Clock Pessimism Removal :  -0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735       0.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066       0.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790       2.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.895       3.486         ntclkbufg_1      
 CLMA_262_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_262_128/Q0                   tco                   0.179       3.665 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.723         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_262_128/Y1                   td                    0.131       3.854 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=43)       0.285       4.139         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_270_129/RSCO                 td                    0.085       4.224 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.224         ntR141           
 CLMS_270_133/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/RS

 Data arrival time                                                   4.224         Logic Levels: 2  
                                                                                   Logic: 0.395ns(53.523%), Route: 0.343ns(46.477%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.925       3.836         ntclkbufg_1      
 CLMS_270_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.331       3.505                          
 clock uncertainty                                       0.000       3.505                          

 Removal time                                            0.000       3.505                          

 Data required time                                                  3.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.505                          
 Data arrival time                                                   4.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/RS
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.486
  Clock Pessimism Removal :  -0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735       0.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066       0.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790       2.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.895       3.486         ntclkbufg_1      
 CLMA_262_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_262_128/Q0                   tco                   0.179       3.665 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.723         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_262_128/Y1                   td                    0.131       3.854 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=43)       0.285       4.139         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_270_129/RSCO                 td                    0.085       4.224 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.224         ntR141           
 CLMS_270_133/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/RS

 Data arrival time                                                   4.224         Logic Levels: 2  
                                                                                   Logic: 0.395ns(53.523%), Route: 0.343ns(46.477%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.925       3.836         ntclkbufg_1      
 CLMS_270_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.331       3.505                          
 clock uncertainty                                       0.000       3.505                          

 Removal time                                            0.000       3.505                          

 Data required time                                                  3.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.505                          
 Data arrival time                                                   4.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS
Path Group  : ov5640_hdmi_sobel|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.486
  Clock Pessimism Removal :  -0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735       0.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066       0.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790       2.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.895       3.486         ntclkbufg_1      
 CLMA_262_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_262_128/Q0                   tco                   0.179       3.665 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.723         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMA_262_128/Y1                   td                    0.131       3.854 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=43)       0.285       4.139         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_270_129/RSCO                 td                    0.085       4.224 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=4)        0.000       4.224         ntR141           
 CLMS_270_133/RSCI                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RS

 Data arrival time                                                   4.224         Logic Levels: 2  
                                                                                   Logic: 0.395ns(53.523%), Route: 0.343ns(46.477%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_sobel|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=489)      0.925       3.836         ntclkbufg_1      
 CLMS_270_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/CLK
 clock pessimism                                        -0.331       3.505                          
 clock uncertainty                                       0.000       3.505                          

 Removal time                                            0.000       3.505                          

 Data required time                                                  3.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.505                          
 Data arrival time                                                   4.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      50.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      50.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      51.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089      51.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      52.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      52.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      53.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      53.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      53.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      54.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      54.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      54.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      55.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      55.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925      56.471         ntclkbufg_0      
 CLMS_226_129/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_226_129/Q2                   tco                   0.223      56.694 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.370      57.064         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_214_132/Y2                   td                    0.150      57.214 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=72)       0.992      58.206         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_214_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                  58.206         Logic Levels: 1  
                                                                                   Logic: 0.373ns(21.499%), Route: 1.362ns(78.501%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      54.067 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.067         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      54.105 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      54.643         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078      54.721 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      55.324         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      55.324 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      56.219         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.163      56.382                          
 clock uncertainty                                      -0.150      56.232                          

 Recovery time                                          -0.476      55.756                          

 Data required time                                                 55.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.756                          
 Data arrival time                                                  58.206                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      50.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      50.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      51.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089      51.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      52.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      52.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      53.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      53.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      53.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      54.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      54.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      54.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      55.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      55.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925      56.471         ntclkbufg_0      
 CLMS_226_129/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMS_226_129/Q2                   tco                   0.223      56.694 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.370      57.064         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_214_132/Y2                   td                    0.150      57.214 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=72)       0.992      58.206         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_214_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                  58.206         Logic Levels: 1  
                                                                                   Logic: 0.373ns(21.499%), Route: 1.362ns(78.501%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      54.067 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.067         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      54.105 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      54.643         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078      54.721 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      55.324         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      55.324 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      56.219         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.163      56.382                          
 clock uncertainty                                      -0.150      56.232                          

 Recovery time                                          -0.476      55.756                          

 Data required time                                                 55.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.756                          
 Data arrival time                                                  58.206                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      50.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      50.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      51.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089      51.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      52.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      52.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      53.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      53.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      53.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      54.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      54.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      54.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      55.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      55.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925      56.471         ntclkbufg_0      
 CLMA_214_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_214_128/Q0                   tco                   0.221      56.692 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.167      56.859         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_218_128/Y3                   td                    0.151      57.010 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=85)       1.490      58.500         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_306_232/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  58.500         Logic Levels: 1  
                                                                                   Logic: 0.372ns(18.334%), Route: 1.657ns(81.666%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      54.067 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.067         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      54.105 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      54.643         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078      54.721 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      55.324         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      55.324 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      56.219         ntclkbufg_2      
 DRM_306_232/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.163      56.382                          
 clock uncertainty                                      -0.150      56.232                          

 Recovery time                                          -0.064      56.168                          

 Data required time                                                 56.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.168                          
 Data arrival time                                                  58.500                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      41.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      41.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      41.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      42.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      43.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      43.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      43.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      43.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      43.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      45.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      45.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      46.115         ntclkbufg_0      
 CLMA_214_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_214_128/Q0                   tco                   0.182      46.297 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137      46.434         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_218_128/Y3                   td                    0.130      46.564 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=85)       0.291      46.855         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_234_128/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  46.855         Logic Levels: 1  
                                                                                   Logic: 0.312ns(42.162%), Route: 0.428ns(57.838%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      40.860 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.860         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      40.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      41.473         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083      41.556 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.170         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      42.170 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      43.095         ntclkbufg_2      
 DRM_234_128/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.163      42.932                          
 clock uncertainty                                       0.150      43.082                          

 Removal time                                           -0.063      43.019                          

 Data required time                                                 43.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.019                          
 Data arrival time                                                  46.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      41.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      41.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      41.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      42.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      43.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      43.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      43.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      43.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      43.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      45.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      45.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      46.115         ntclkbufg_0      
 CLMA_214_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_214_128/Q0                   tco                   0.182      46.297 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137      46.434         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_218_128/Y3                   td                    0.130      46.564 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=85)       0.409      46.973         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_234_148/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  46.973         Logic Levels: 1  
                                                                                   Logic: 0.312ns(36.364%), Route: 0.546ns(63.636%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      40.860 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.860         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      40.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      41.473         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083      41.556 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.170         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      42.170 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      43.095         ntclkbufg_2      
 DRM_234_148/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.163      42.932                          
 clock uncertainty                                       0.150      43.082                          

 Removal time                                           -0.063      43.019                          

 Data required time                                                 43.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.019                          
 Data arrival time                                                  46.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.954                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N28             
 PLL_158_55/CLK_OUT2               td                    0.084      41.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      41.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      41.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      42.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      43.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      43.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      43.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      43.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      43.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      45.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      45.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.895      46.115         ntclkbufg_0      
 CLMA_214_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_214_128/Q0                   tco                   0.182      46.297 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137      46.434         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMA_218_128/Y3                   td                    0.130      46.564 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=85)       0.381      46.945         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_222_165/RS                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  46.945         Logic Levels: 1  
                                                                                   Logic: 0.312ns(37.590%), Route: 0.518ns(62.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      40.860 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.860         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      40.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      41.473         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083      41.556 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.170         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      42.170 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      43.095         ntclkbufg_2      
 CLMS_222_165/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.163      42.932                          
 clock uncertainty                                       0.150      43.082                          

 Removal time                                           -0.187      42.895                          

 Data required time                                                 42.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.895                          
 Data arrival time                                                  46.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.050                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.221       3.317 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.676       3.993         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_262_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.993         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.638%), Route: 0.676ns(75.362%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      14.068 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.068         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      14.106 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      14.644         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078      14.722 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      15.325         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      15.325 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      16.220         ntclkbufg_2      
 CLMS_262_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.190      16.410                          
 clock uncertainty                                      -0.150      16.260                          

 Recovery time                                          -0.476      15.784                          

 Data required time                                                 15.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.784                          
 Data arrival time                                                   3.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.791                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.221       3.317 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.676       3.993         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_262_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.993         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.638%), Route: 0.676ns(75.362%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      14.068 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.068         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      14.106 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      14.644         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078      14.722 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      15.325         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      15.325 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      16.220         ntclkbufg_2      
 CLMS_262_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.190      16.410                          
 clock uncertainty                                      -0.150      16.260                          

 Recovery time                                          -0.476      15.784                          

 Data required time                                                 15.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.784                          
 Data arrival time                                                   3.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.791                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.221       3.317 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.661       3.978         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_250_20/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.978         Logic Levels: 0  
                                                                                   Logic: 0.221ns(25.057%), Route: 0.661ns(74.943%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      14.068 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.068         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      14.106 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      14.644         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078      14.722 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      15.325         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      15.325 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      16.220         ntclkbufg_2      
 CLMA_250_20/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.190      16.410                          
 clock uncertainty                                      -0.150      16.260                          

 Recovery time                                          -0.476      15.784                          

 Data required time                                                 15.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.784                          
 Data arrival time                                                   3.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.806                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.182       3.069 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.205       3.274         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_218_9/RS                                                             r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.274         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.028%), Route: 0.205ns(52.972%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMS_218_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.190       2.906                          
 clock uncertainty                                       0.000       2.906                          

 Removal time                                           -0.187       2.719                          

 Data required time                                                  2.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.719                          
 Data arrival time                                                   3.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.182       3.069 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.205       3.274         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_218_9/RS                                                             r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.274         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.028%), Route: 0.205ns(52.972%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMS_218_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.190       2.906                          
 clock uncertainty                                       0.000       2.906                          

 Removal time                                           -0.187       2.719                          

 Data required time                                                  2.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.719                          
 Data arrival time                                                   3.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N28             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMS_214_9/Q0                     tco                   0.182       3.069 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=80)       0.205       3.274         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_218_9/RS                                                             r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.274         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.028%), Route: 0.205ns(52.972%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMS_218_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.190       2.906                          
 clock uncertainty                                       0.000       2.906                          

 Removal time                                           -0.187       2.719                          

 Data required time                                                  2.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.719                          
 Data arrival time                                                   3.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.555                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N28             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3381)     0.925       6.471         ntclkbufg_0      
 CLMA_286_181/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_286_181/Q2                   tco                   0.223       6.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      0.561       7.255         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMS_314_177/Y3                   td                    0.151       7.406 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.856       8.262         nt_mem_rst_n     
 IOL_327_274/DO                    td                    0.106       8.368 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.368         mem_rst_n_obuf/ntO
 IOBS_LR_328_273/PAD               td                    3.229      11.597 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.000      11.597         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                  11.597         Logic Levels: 3  
                                                                                   Logic: 3.709ns(72.357%), Route: 1.417ns(27.643%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
 IOBR_TB_9_376/DIN                 td                    1.345       1.345 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.345         sys_rst_n_ibuf/ntD
 IOL_11_373/RX_DATA_DD             td                    0.097       1.442 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=3)        2.754       4.196         nt_sys_rst_n     
 CLMA_182_97/Y0                    td                    0.150       4.346 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=238)      0.748       5.094         u_ddr3_ctrl_top/N0
 CLMA_218_128/Y3                   td                    0.243       5.337 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=85)       1.790       7.127         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_306_232/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.127         Logic Levels: 4  
                                                                                   Logic: 1.835ns(25.747%), Route: 5.292ns(74.253%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
 IOBR_TB_9_376/DIN                 td                    1.345       1.345 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.345         sys_rst_n_ibuf/ntD
 IOL_11_373/RX_DATA_DD             td                    0.097       1.442 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=3)        2.754       4.196         nt_sys_rst_n     
 CLMA_182_97/Y0                    td                    0.150       4.346 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=238)      0.748       5.094         u_ddr3_ctrl_top/N0
 CLMA_218_128/Y3                   td                    0.243       5.337 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=85)       1.554       6.891         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_278_252/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.891         Logic Levels: 4  
                                                                                   Logic: 1.835ns(26.629%), Route: 5.056ns(73.371%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[0] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M16                                                     0.000       0.000 f       mem_dq[0] (port) 
                                   net (fanout=1)        0.000       0.000         nt_mem_dq[0]     
 IOBS_LR_328_169/DIN               td                    0.372       0.372 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.372         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOL_327_170/RX_DATA_DD            td                    0.371       0.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.187       0.930         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [0]
 CLMA_322_168/Y3                   td                    0.130       1.060 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.138       1.198         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N45966
 CLMS_322_173/C3                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.198         Logic Levels: 3  
                                                                                   Logic: 0.873ns(72.871%), Route: 0.325ns(27.129%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[12] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T17                                                     0.000       0.000 f       mem_dq[12] (port)
                                   net (fanout=1)        0.000       0.000         nt_mem_dq[12]    
 IOBS_LR_328_145/DIN               td                    0.372       0.372 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.372         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_327_146/RX_DATA_DD            td                    0.371       0.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.260       1.003         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [4]
 CLMS_322_149/Y3                   td                    0.130       1.133 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.139       1.272         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N45922
 CLMA_322_144/B1                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.272         Logic Levels: 3  
                                                                                   Logic: 0.873ns(68.632%), Route: 0.399ns(31.368%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[11] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P18                                                     0.000       0.000 f       mem_dq[11] (port)
                                   net (fanout=1)        0.000       0.000         nt_mem_dq[11]    
 IOBS_LR_328_160/DIN               td                    0.372       0.372 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.372         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].u_iobuf_dq/ntI
 IOL_327_161/RX_DATA_DD            td                    0.371       0.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[3].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.191       0.934         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [3]
 CLMS_322_161/Y2                   td                    0.167       1.101 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.214       1.315         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N45921
 CLMA_322_144/B2                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.315         Logic Levels: 3  
                                                                                   Logic: 0.910ns(69.202%), Route: 0.405ns(30.798%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_254_161/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_254_161/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_254_169/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_326_276/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_326_276/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_326_348/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_326_224/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_326_224/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_326_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_254_141/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_254_141/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_254_141/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.120       1.333           1.213           Low Pulse Width   IOL_167_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           High Pulse Width  IOL_167_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           Low Pulse Width   IOL_167_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{ov5640_hdmi_sobel|cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.090     500.000         0.910           Low Pulse Width   APM_206_128/CLK         u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 499.090     500.000         0.910           High Pulse Width  APM_206_128/CLK         u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 499.090     500.000         0.910           Low Pulse Width   APM_206_152/CLK         u_vip/u_vip_sobel_edge_detector/N81/gopapm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.948       6.666           0.718           High Pulse Width  DRM_306_232/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.948       6.666           0.718           High Pulse Width  DRM_278_252/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.948       6.666           0.718           High Pulse Width  DRM_278_212/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                        
+------------------------------------------------------------------------------------------------+
| Input      | D:/Desktop/50G/ov5640_hdmi_sobel/prj/place_route/ov5640_hdmi_sobel_pnr.adf       
| Output     | D:/Desktop/50G/ov5640_hdmi_sobel/prj/report_timing/ov5640_hdmi_sobel_rtp.adf     
|            | D:/Desktop/50G/ov5640_hdmi_sobel/prj/report_timing/ov5640_hdmi_sobel.rtr         
|            | D:/Desktop/50G/ov5640_hdmi_sobel/prj/report_timing/rtr.db                        
+------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 997 MB
Total CPU time to report_timing completion : 0h:0m:7s
Process Total CPU time to report_timing completion : 0h:0m:8s
Total real time to report_timing completion : 0h:0m:9s
