Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 10 08:06:05 2024
| Host         : LAPTOP-192UGE3Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |             102 |           37 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              84 |           20 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------------+--------------------------------+------------------+----------------+--------------+
|        Clock Signal       |             Enable Signal             |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+---------------------------------------+--------------------------------+------------------+----------------+--------------+
|  n4_BUFG                  |                                       | reset_IBUF                     |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG            |                                       |                                |                4 |              4 |         1.00 |
|  clk_jam/temp_reg_0       |                                       | reset_IBUF                     |                2 |              8 |         4.00 |
| ~n4_BUFG                  | bcd_detik/bcds_out_reg_next           | reset_IBUF                     |                3 |              8 |         2.67 |
| ~n4_BUFG                  | bcd_jam/bcds_out_reg_next             | reset_IBUF                     |                2 |              8 |         4.00 |
| ~n4_BUFG                  | bcd_menit/bcds_out_reg_next           | reset_IBUF                     |                2 |              8 |         4.00 |
| ~n4_BUFG                  |                                       | reset_IBUF                     |                2 |              9 |         4.50 |
| ~n4_BUFG                  | bcd_detik/shift_counter[3]_i_1_n_0    | reset_IBUF                     |                5 |             20 |         4.00 |
| ~n4_BUFG                  | bcd_jam/shift_counter[3]_i_1__1_n_0   | reset_IBUF                     |                4 |             20 |         5.00 |
| ~n4_BUFG                  | bcd_menit/shift_counter[3]_i_1__0_n_0 | reset_IBUF                     |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG            | clk_detik/running                     | clk_detik/count[31]_i_1__2_n_0 |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG            |                                       | clok_bcd_mux/temp              |                9 |             32 |         3.56 |
|  count_reg[31]_i_2__0_n_0 |                                       | reset_IBUF                     |               16 |             41 |         2.56 |
|  count_reg[31]_i_2_n_0    |                                       | reset_IBUF                     |               16 |             41 |         2.56 |
+---------------------------+---------------------------------------+--------------------------------+------------------+----------------+--------------+


