-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "F:/Verilog projects/BETA/BETA_ISE_WORKS/BETA_ISE/TB_BETA_isim_beh.exe" -prj "F:/Verilog projects/BETA/BETA_ISE_WORKS/BETA_ISE/TB_BETA_beh.prj" "work.TB_BETA" "work.glbl" 
