#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar  7 09:26:15 2023
# Process ID: 8252
# Current directory: D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1196 D:\GitHub\VTC\RAU_22\LCD_ctrl\VivadoProject\lcd_ctrl\lcd_ctrl.xpr
# Log file: D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/vivado.log
# Journal file: D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/hrach/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/hrach/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 777.203 ; gain = 161.422
update_compile_order -fileset sources_1
set_property target_simulator Questa [current_project]
file mkdir D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sim_1/new/lcd_drv_tb.v w ]
add_files -fileset sim_1 D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sim_1/new/lcd_drv_tb.v
update_compile_order -fileset sim_1
set_property used_in_synthesis false [get_files  D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sim_1/new/lcd_drv_tb.v]
set_property used_in_implementation false [get_files  D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sim_1/new/lcd_drv_tb.v]
update_compile_order -fileset sim_1
launch_simulation -install_path C:/questasim64_2021.1/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_2021.1/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'D:/Xilinx_CompLib_19_1/modelsim.ini' copied to run dir:'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_drv_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa/init_data.coe'
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
Reading pref.tcl

# 2021.1

# do {lcd_drv_tb_compile.do}
# QuestaSim-64 vmap 2021.1 Lib Mapping Utility 2021.01 Jan 19 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 10:01:26 on Mar 07,2023
# vlog -64 -incr -work xil_defaultlib ../../../../lcd_ctrl.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../../../RTL/lcd_drv.v ../../../../lcd_ctrl.srcs/sim_1/new/lcd_drv_tb.v 
# -- Compiling module dist_mem_gen_0
# -- Compiling module lcd_drv
# -- Compiling module lcd_drv_tb
# 
# Top level modules:
# 	lcd_drv_tb
# End time: 10:01:26 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 10:01:26 on Mar 07,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:01:26 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 847.316 ; gain = 0.000
INFO: [USF-Questa-69] 'compile' step finished in '12' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
Reading pref.tcl

# 2021.1

# do {lcd_drv_tb_elaborate.do}
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 10:01:37 on Mar 07,2023
# vopt "+acc=npr" -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.lcd_drv_tb xil_defaultlib.glbl -o lcd_drv_tb_opt 
# 
# Top level modules:
# 	lcd_drv_tb
# 	glbl
# 
# Analyzing design...
# -- Loading module lcd_drv_tb
# -- Loading module glbl
# -- Loading module lcd_drv
# -- Loading module dist_mem_gen_0
# -- Loading module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13
# Optimizing 5 design-units (inlining 0/5 module instances):
# -- Optimizing module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(fast)
# -- Optimizing module lcd_drv(fast)
# -- Optimizing module glbl(fast)
# -- Optimizing module dist_mem_gen_0(fast)
# -- Optimizing module lcd_drv_tb(fast)
# Optimized design name is lcd_drv_tb_opt
# End time: 10:01:38 on Mar 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 847.316 ; gain = 0.000
INFO: [USF-Questa-69] 'elaborate' step finished in '11' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
Program launched (PID=7568)
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 847.316 ; gain = 9.785
launch_simulation -install_path C:/questasim64_2021.1/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_2021.1/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'D:/Xilinx_CompLib_19_1/modelsim.ini' copied to run dir:'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_drv_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa/init_data.coe'
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
Reading pref.tcl

# 2021.1

# do {lcd_drv_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.1 Lib Mapping Utility 2021.01 Jan 19 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 10:11:56 on Mar 07,2023
# vlog -64 -incr -work xil_defaultlib ../../../../lcd_ctrl.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../../../RTL/lcd_drv.v ../../../../lcd_ctrl.srcs/sim_1/new/lcd_drv_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module lcd_drv
# -- Skipping module lcd_drv_tb
# 
# Top level modules:
# 	lcd_drv_tb
# End time: 10:11:56 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 10:11:56 on Mar 07,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:11:57 on Mar 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 847.316 ; gain = 0.000
INFO: [USF-Questa-69] 'compile' step finished in '11' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
Reading pref.tcl

# 2021.1

# do {lcd_drv_tb_elaborate.do}
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 10:12:07 on Mar 07,2023
# vopt "+acc=npr" -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.lcd_drv_tb xil_defaultlib.glbl -o lcd_drv_tb_opt 
# 
# Top level modules:
# 	lcd_drv_tb
# 	glbl
# 
# Analyzing design...
# -- Loading module lcd_drv_tb
# -- Loading module glbl
# -- Loading module lcd_drv
# -- Loading module dist_mem_gen_0
# -- Loading module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13
# Incremental compilation check found 4 design-units (out of 5) may be reused.
# Optimizing 1 design-unit (inlining 0/5 module instances):
# -- Optimizing module lcd_drv_tb(fast)
# Optimized design name is lcd_drv_tb_opt
# End time: 10:12:08 on Mar 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 847.316 ; gain = 0.000
INFO: [USF-Questa-69] 'elaborate' step finished in '11' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
Program launched (PID=12828)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 847.316 ; gain = 0.000
launch_simulation -install_path C:/questasim64_2021.1/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_2021.1/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'D:/Xilinx_CompLib_19_1/modelsim.ini' copied to run dir:'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_drv_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa/init_data.coe'
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
Reading pref.tcl

# 2021.1

# do {lcd_drv_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.1 Lib Mapping Utility 2021.01 Jan 19 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 10:20:31 on Mar 07,2023
# vlog -64 -incr -work xil_defaultlib ../../../../lcd_ctrl.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../../../RTL/lcd_drv.v ../../../../lcd_ctrl.srcs/sim_1/new/lcd_drv_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Compiling module lcd_drv
# -- Skipping module lcd_drv_tb
# 
# Top level modules:
# 	lcd_drv_tb
# End time: 10:20:32 on Mar 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 10:20:32 on Mar 07,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:20:32 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 847.316 ; gain = 0.000
INFO: [USF-Questa-69] 'compile' step finished in '11' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
Reading pref.tcl

# 2021.1

# do {lcd_drv_tb_elaborate.do}
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 10:20:42 on Mar 07,2023
# vopt "+acc=npr" -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.lcd_drv_tb xil_defaultlib.glbl -o lcd_drv_tb_opt 
# 
# Top level modules:
# 	lcd_drv_tb
# 	glbl
# 
# Analyzing design...
# -- Loading module lcd_drv_tb
# -- Loading module glbl
# -- Loading module lcd_drv
# -- Loading module dist_mem_gen_0
# -- Loading module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13
# Incremental compilation check found 4 design-units (out of 5) may be reused.
# Optimizing 1 design-unit (inlining 0/5 module instances):
# -- Optimizing module lcd_drv_tb(fast)
# Optimized design name is lcd_drv_tb_opt
# End time: 10:20:43 on Mar 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 847.316 ; gain = 0.000
INFO: [USF-Questa-69] 'elaborate' step finished in '11' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
Program launched (PID=2296)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 847.316 ; gain = 0.000
launch_simulation -install_path C:/questasim64_2021.1/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_2021.1/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'D:/Xilinx_CompLib_19_1/modelsim.ini' copied to run dir:'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'lcd_drv_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa/init_data.coe'
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
Reading pref.tcl

# 2021.1

# do {lcd_drv_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.1 Lib Mapping Utility 2021.01 Jan 19 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 11:00:45 on Mar 07,2023
# vlog -64 -incr -work xil_defaultlib ../../../../lcd_ctrl.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../../../../RTL/lcd_drv.v ../../../../lcd_ctrl.srcs/sim_1/new/lcd_drv_tb.v 
# -- Skipping module dist_mem_gen_0
# -- Skipping module lcd_drv
# -- Skipping module lcd_drv_tb
# 
# Top level modules:
# 	lcd_drv_tb
# End time: 11:00:45 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 11:00:45 on Mar 07,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:00:45 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 847.316 ; gain = 0.000
INFO: [USF-Questa-69] 'compile' step finished in '11' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
Reading pref.tcl

# 2021.1

# do {lcd_drv_tb_elaborate.do}
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 11:00:56 on Mar 07,2023
# vopt "+acc=npr" -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.lcd_drv_tb xil_defaultlib.glbl -o lcd_drv_tb_opt 
# 
# Top level modules:
# 	lcd_drv_tb
# 	glbl
# 
# Analyzing design...
# -- Loading module lcd_drv_tb
# -- Loading module glbl
# -- Loading module lcd_drv
# -- Loading module dist_mem_gen_0
# -- Loading module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13
# Incremental compilation check found 4 design-units (out of 5) may be reused.
# Optimizing 1 design-unit (inlining 0/5 module instances):
# -- Optimizing module lcd_drv(fast)
# Optimized design name is lcd_drv_tb_opt
# End time: 11:00:56 on Mar 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 847.316 ; gain = 0.000
INFO: [USF-Questa-69] 'elaborate' step finished in '12' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.sim/sim_1/behav/questa'
Program launched (PID=12956)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 847.316 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  7 11:10:37 2023...
