Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Tue Apr 11 00:30:39 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          1.28
  Critical Path Slack:          -0.34
  Critical Path Clk Period:      1.18
  Total Negative Slack:         -2.75
  No. of Violating Paths:       26.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          2.07
  Critical Path Slack:          -0.42
  Critical Path Clk Period:      1.22
  Total Negative Slack:         -3.82
  No. of Violating Paths:       10.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          1.29
  Critical Path Slack:          -0.31
  Critical Path Clk Period:      1.22
  Total Negative Slack:         -0.98
  No. of Violating Paths:       10.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          1.35
  Critical Path Slack:          -0.40
  Critical Path Clk Period:      1.18
  Total Negative Slack:         -1.54
  No. of Violating Paths:       12.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        183
  Leaf Cell Count:                574
  Buf/Inv Cell Count:             216
  Buf Cell Count:                 138
  Inv Cell Count:                  78
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       470
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   181472.002075
  Noncombinational Area:
                        120848.332678
  Buf/Inv Area:            817.835407
  Total Buffer Area:           646.03
  Total Inverter Area:         171.80
  Macro/Black Box Area:  69436.171875
  Net Area:                  0.000000
  Net XLength        :       40358.62
  Net YLength        :       51043.89
  -----------------------------------
  Cell Area:            371756.506629
  Design Area:          371756.506629
  Net Length        :        91402.52


  Design Rules
  -----------------------------------
  Total Number of Nets:           738
  Nets With Violations:            30
  Max Trans Violations:            14
  Max Cap Violations:              20
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                  3.21
  Mapping Optimization:               70.35
  -----------------------------------------
  Overall Compile Time:               99.23
  Overall Compile Wall Clock Time:   103.46

  --------------------------------------------------------------------

  Design  WNS: 0.42  TNS: 7.40  Number of Violating Paths: 40


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
