// Seed: 2541122048
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1._id_5 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd3
) (
    input  tri   id_0,
    input  uwire id_1,
    input  wor   id_2,
    output wor   id_3,
    output uwire id_4,
    input  wire  _id_5,
    input  tri   id_6,
    input  tri0  id_7
);
  wire id_9;
  logic [!  id_5  -  ~  -1 : id_5] id_10;
  ;
  assign id_3  = id_2;
  assign id_10 = !1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_11;
endmodule
