// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _exp_generic_decimal16_s_HH_
#define _exp_generic_decimal16_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "calcPerceptron_mac_muladd_10ns_10s_13s_19_4_1.h"
#include "calcPerceptron_mul_mul_20ns_7s_26_4_1.h"
#include "calcPerceptron_mac_muladd_4ns_5ns_19ns_19_4_1.h"
#include "exp_generic_decimal16_s_table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0bkb.h"

namespace ap_rtl {

struct exp_generic_decimal16_s : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > x;
    sc_out< sc_lv<16> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    exp_generic_decimal16_s(sc_module_name name);
    SC_HAS_PROCESS(exp_generic_decimal16_s);

    ~exp_generic_decimal16_s();

    sc_trace_file* mVcdFile;

    exp_generic_decimal16_s_table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0bkb* table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U;
    calcPerceptron_mac_muladd_10ns_10s_13s_19_4_1<1,4,10,10,13,19>* calcPerceptron_mac_muladd_10ns_10s_13s_19_4_1_U1;
    calcPerceptron_mul_mul_20ns_7s_26_4_1<1,4,20,7,26>* calcPerceptron_mul_mul_20ns_7s_26_4_1_U2;
    calcPerceptron_mac_muladd_4ns_5ns_19ns_19_4_1<1,4,4,5,19,19>* calcPerceptron_mac_muladd_4ns_5ns_19ns_19_4_1_U3;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
    sc_signal< sc_logic > table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
    sc_signal< sc_lv<14> > table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
    sc_signal< sc_lv<1> > p_Result_12_fu_153_p3;
    sc_signal< sc_lv<1> > p_Result_12_reg_806;
    sc_signal< sc_lv<1> > p_Result_12_reg_806_pp0_iter1_reg;
    sc_signal< sc_lv<1> > p_Result_12_reg_806_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_12_reg_806_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_12_reg_806_pp0_iter4_reg;
    sc_signal< sc_lv<1> > p_Result_12_reg_806_pp0_iter5_reg;
    sc_signal< sc_lv<1> > p_Result_12_reg_806_pp0_iter6_reg;
    sc_signal< sc_lv<1> > p_Result_12_reg_806_pp0_iter7_reg;
    sc_signal< sc_lv<1> > p_Result_12_reg_806_pp0_iter8_reg;
    sc_signal< sc_lv<1> > p_Result_12_reg_806_pp0_iter9_reg;
    sc_signal< sc_lv<1> > and_ln209_fu_187_p2;
    sc_signal< sc_lv<1> > and_ln209_reg_811;
    sc_signal< sc_lv<1> > and_ln209_reg_811_pp0_iter1_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_811_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_811_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_811_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_811_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_811_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_811_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_811_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_811_pp0_iter9_reg;
    sc_signal< sc_lv<1> > and_ln18_fu_199_p2;
    sc_signal< sc_lv<1> > and_ln18_reg_818;
    sc_signal< sc_lv<1> > and_ln18_reg_818_pp0_iter1_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_818_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_818_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_818_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_818_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_818_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_818_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_818_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_818_pp0_iter9_reg;
    sc_signal< sc_lv<12> > select_ln253_fu_229_p3;
    sc_signal< sc_lv<12> > select_ln253_reg_824;
    sc_signal< sc_lv<12> > select_ln253_reg_824_pp0_iter1_reg;
    sc_signal< sc_lv<12> > select_ln253_reg_824_pp0_iter2_reg;
    sc_signal< sc_lv<12> > select_ln253_reg_824_pp0_iter3_reg;
    sc_signal< sc_lv<12> > select_ln253_reg_824_pp0_iter4_reg;
    sc_signal< sc_lv<12> > select_ln253_reg_824_pp0_iter5_reg;
    sc_signal< sc_lv<12> > select_ln253_reg_824_pp0_iter6_reg;
    sc_signal< sc_lv<12> > select_ln253_reg_824_pp0_iter7_reg;
    sc_signal< sc_lv<12> > select_ln253_reg_824_pp0_iter8_reg;
    sc_signal< sc_lv<12> > select_ln253_reg_824_pp0_iter9_reg;
    sc_signal< sc_lv<15> > m_frac_l_V_fu_237_p3;
    sc_signal< sc_lv<15> > m_frac_l_V_reg_829;
    sc_signal< sc_lv<1> > isNeg_fu_245_p3;
    sc_signal< sc_lv<1> > isNeg_reg_834;
    sc_signal< sc_lv<6> > m_exp_2_fu_263_p3;
    sc_signal< sc_lv<6> > m_exp_2_reg_839;
    sc_signal< sc_lv<32> > sext_ln1311_2_fu_271_p1;
    sc_signal< sc_lv<32> > sext_ln1311_2_reg_844;
    sc_signal< sc_lv<19> > r_V_6_fu_303_p3;
    sc_signal< sc_lv<19> > r_V_6_reg_849;
    sc_signal< sc_lv<19> > r_V_6_reg_849_pp0_iter1_reg;
    sc_signal< sc_lv<19> > r_V_6_reg_849_pp0_iter2_reg;
    sc_signal< sc_lv<19> > r_V_6_reg_849_pp0_iter3_reg;
    sc_signal< sc_lv<19> > r_V_6_reg_849_pp0_iter4_reg;
    sc_signal< sc_lv<19> > r_V_6_reg_849_pp0_iter5_reg;
    sc_signal< sc_lv<16> > m_fix_l_V_reg_854;
    sc_signal< sc_lv<1> > p_Result_13_reg_860;
    sc_signal< sc_lv<1> > p_Result_13_reg_860_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln338_fu_343_p2;
    sc_signal< sc_lv<1> > icmp_ln338_reg_870;
    sc_signal< sc_lv<1> > icmp_ln338_reg_870_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_870_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_870_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_870_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_870_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_870_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_870_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_870_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_870_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_fu_383_p2;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_878;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_878_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_878_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_878_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_878_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_878_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_878_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_878_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_878_pp0_iter9_reg;
    sc_signal< sc_lv<7> > r_exp_V_3_fu_439_p3;
    sc_signal< sc_lv<7> > r_exp_V_3_reg_888;
    sc_signal< sc_lv<7> > r_exp_V_3_reg_888_pp0_iter4_reg;
    sc_signal< sc_lv<7> > r_exp_V_3_reg_888_pp0_iter5_reg;
    sc_signal< sc_lv<7> > r_exp_V_3_reg_888_pp0_iter6_reg;
    sc_signal< sc_lv<7> > r_exp_V_3_reg_888_pp0_iter7_reg;
    sc_signal< sc_lv<7> > r_exp_V_3_reg_888_pp0_iter8_reg;
    sc_signal< sc_lv<7> > r_exp_V_3_reg_888_pp0_iter9_reg;
    sc_signal< sc_lv<4> > m_diff_lo_V_fu_491_p1;
    sc_signal< sc_lv<4> > m_diff_lo_V_reg_899;
    sc_signal< sc_lv<14> > exp_Z1_V_reg_909;
    sc_signal< sc_lv<14> > exp_Z1_V_reg_909_pp0_iter8_reg;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln498_fu_495_p1;
    sc_signal< sc_lv<16> > p_Val2_s_fu_149_p1;
    sc_signal< sc_lv<5> > tmp_V_fu_161_p4;
    sc_signal< sc_lv<10> > tmp_V_1_fu_171_p1;
    sc_signal< sc_lv<1> > icmp_ln833_fu_175_p2;
    sc_signal< sc_lv<1> > icmp_ln837_fu_181_p2;
    sc_signal< sc_lv<1> > icmp_ln833_1_fu_193_p2;
    sc_signal< sc_lv<6> > zext_ln659_fu_205_p1;
    sc_signal< sc_lv<12> > p_Result_s_fu_215_p3;
    sc_signal< sc_lv<12> > e_frac_V_fu_223_p2;
    sc_signal< sc_lv<6> > m_exp_fu_209_p2;
    sc_signal< sc_lv<5> > sub_ln1311_fu_253_p2;
    sc_signal< sc_lv<6> > sext_ln1311_fu_259_p1;
    sc_signal< sc_lv<15> > sext_ln1311_3_fu_275_p1;
    sc_signal< sc_lv<15> > ashr_ln1287_fu_283_p2;
    sc_signal< sc_lv<32> > sext_ln1287_fu_279_p1;
    sc_signal< sc_lv<32> > shl_ln1253_fu_293_p2;
    sc_signal< sc_lv<19> > sext_ln1287_1_fu_289_p1;
    sc_signal< sc_lv<19> > trunc_ln1310_fu_299_p1;
    sc_signal< sc_lv<10> > m_fix_hi_V_fu_321_p4;
    sc_signal< sc_lv<16> > sext_ln1311_2cast_fu_355_p1;
    sc_signal< sc_lv<16> > sext_ln1311_1_fu_349_p1;
    sc_signal< sc_lv<16> > shl_ln1253_1_fu_358_p2;
    sc_signal< sc_lv<16> > ashr_ln1287_1_fu_363_p2;
    sc_signal< sc_lv<16> > select_ln1322_fu_368_p3;
    sc_signal< sc_lv<19> > shl_ln_fu_375_p3;
    sc_signal< sc_lv<19> > sext_ln1285_fu_352_p1;
    sc_signal< sc_lv<13> > rhs_V_fu_389_p3;
    sc_signal< sc_lv<19> > grp_fu_777_p3;
    sc_signal< sc_lv<12> > trunc_ln805_fu_416_p1;
    sc_signal< sc_lv<7> > tmp_1_fu_400_p4;
    sc_signal< sc_lv<1> > icmp_ln805_fu_419_p2;
    sc_signal< sc_lv<7> > add_ln805_fu_425_p2;
    sc_signal< sc_lv<1> > p_Result_7_fu_409_p3;
    sc_signal< sc_lv<7> > select_ln805_fu_431_p3;
    sc_signal< sc_lv<26> > grp_fu_788_p2;
    sc_signal< sc_lv<19> > tmp_4_fu_454_p4;
    sc_signal< sc_lv<20> > rhs_V_1_fu_463_p3;
    sc_signal< sc_lv<21> > lhs_V_fu_451_p1;
    sc_signal< sc_lv<21> > sext_ln682_1_fu_471_p1;
    sc_signal< sc_lv<21> > ret_V_3_fu_475_p2;
    sc_signal< sc_lv<9> > m_diff_hi_V_fu_481_p4;
    sc_signal< sc_lv<5> > exp_Z1_hi_V_fu_500_p4;
    sc_signal< sc_lv<15> > lhs_V_1_fu_517_p1;
    sc_signal< sc_lv<15> > ret_V_4_fu_520_p2;
    sc_signal< sc_lv<1> > xor_ln936_fu_534_p2;
    sc_signal< sc_lv<1> > x_is_pinf_fu_539_p2;
    sc_signal< sc_lv<1> > or_ln214_fu_544_p2;
    sc_signal< sc_lv<16> > select_ln214_fu_549_p3;
    sc_signal< sc_lv<19> > grp_fu_795_p3;
    sc_signal< sc_lv<1> > tmp_9_fu_568_p3;
    sc_signal< sc_lv<7> > r_exp_V_fu_575_p2;
    sc_signal< sc_lv<7> > r_exp_V_2_fu_580_p3;
    sc_signal< sc_lv<3> > tmp_10_fu_587_p4;
    sc_signal< sc_lv<1> > icmp_ln849_fu_597_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_608_p3;
    sc_signal< sc_lv<10> > tmp_3_fu_638_p4;
    sc_signal< sc_lv<10> > tmp_2_fu_629_p4;
    sc_signal< sc_lv<5> > trunc_ln168_fu_655_p1;
    sc_signal< sc_lv<5> > out_exp_V_fu_659_p2;
    sc_signal< sc_lv<10> > tmp_V_2_fu_647_p3;
    sc_signal< sc_lv<16> > p_Result_14_fu_665_p4;
    sc_signal< sc_lv<1> > or_ln214_1_fu_556_p2;
    sc_signal< sc_lv<1> > or_ln338_fu_603_p2;
    sc_signal< sc_lv<1> > xor_ln338_fu_690_p2;
    sc_signal< sc_lv<1> > and_ln338_fu_685_p2;
    sc_signal< sc_lv<1> > and_ln849_fu_695_p2;
    sc_signal< sc_lv<1> > or_ln849_fu_701_p2;
    sc_signal< sc_lv<1> > xor_ln214_fu_679_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_707_p2;
    sc_signal< sc_lv<16> > select_ln339_fu_615_p3;
    sc_signal< sc_lv<16> > bitcast_ln667_fu_675_p1;
    sc_signal< sc_lv<16> > select_ln214_1_fu_560_p3;
    sc_signal< sc_lv<16> > sel_tmp6_fu_713_p3;
    sc_signal< sc_lv<1> > xor_ln338_1_fu_729_p2;
    sc_signal< sc_lv<1> > or_ln849_1_fu_740_p2;
    sc_signal< sc_lv<1> > and_ln338_1_fu_735_p2;
    sc_signal< sc_lv<1> > xor_ln849_fu_745_p2;
    sc_signal< sc_lv<1> > or_ln849_2_fu_751_p2;
    sc_signal< sc_lv<1> > tmp_fu_757_p2;
    sc_signal< sc_lv<1> > icmp_ln853_fu_623_p2;
    sc_signal< sc_lv<1> > sel_tmp16_fu_763_p2;
    sc_signal< sc_lv<16> > select_ln214_2_fu_721_p3;
    sc_signal< sc_lv<10> > grp_fu_777_p0;
    sc_signal< sc_lv<20> > grp_fu_788_p0;
    sc_signal< sc_lv<4> > grp_fu_795_p0;
    sc_signal< sc_lv<5> > grp_fu_795_p1;
    sc_signal< sc_lv<19> > grp_fu_795_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to9;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<9> > grp_fu_795_p00;
    sc_signal< sc_lv<9> > grp_fu_795_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<6> ap_const_lv6_31;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<12> ap_const_lv12_800;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<15> ap_const_lv15_4;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<16> ap_const_lv16_7FFF;
    static const sc_lv<16> ap_const_lv16_7C00;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<7> ap_const_lv7_7F;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<7> ap_const_lv7_72;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<19> ap_const_lv19_171;
    static const sc_lv<26> ap_const_lv26_58B90;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln805_fu_425_p2();
    void thread_and_ln18_fu_199_p2();
    void thread_and_ln209_fu_187_p2();
    void thread_and_ln338_1_fu_735_p2();
    void thread_and_ln338_fu_685_p2();
    void thread_and_ln849_fu_695_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to9();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_ashr_ln1287_1_fu_363_p2();
    void thread_ashr_ln1287_fu_283_p2();
    void thread_bitcast_ln667_fu_675_p1();
    void thread_e_frac_V_fu_223_p2();
    void thread_exp_Z1_hi_V_fu_500_p4();
    void thread_grp_fu_777_p0();
    void thread_grp_fu_788_p0();
    void thread_grp_fu_795_p0();
    void thread_grp_fu_795_p00();
    void thread_grp_fu_795_p1();
    void thread_grp_fu_795_p10();
    void thread_grp_fu_795_p2();
    void thread_icmp_ln338_1_fu_383_p2();
    void thread_icmp_ln338_fu_343_p2();
    void thread_icmp_ln805_fu_419_p2();
    void thread_icmp_ln833_1_fu_193_p2();
    void thread_icmp_ln833_fu_175_p2();
    void thread_icmp_ln837_fu_181_p2();
    void thread_icmp_ln849_fu_597_p2();
    void thread_icmp_ln853_fu_623_p2();
    void thread_isNeg_fu_245_p3();
    void thread_lhs_V_1_fu_517_p1();
    void thread_lhs_V_fu_451_p1();
    void thread_m_diff_hi_V_fu_481_p4();
    void thread_m_diff_lo_V_fu_491_p1();
    void thread_m_exp_2_fu_263_p3();
    void thread_m_exp_fu_209_p2();
    void thread_m_fix_hi_V_fu_321_p4();
    void thread_m_frac_l_V_fu_237_p3();
    void thread_or_ln214_1_fu_556_p2();
    void thread_or_ln214_fu_544_p2();
    void thread_or_ln338_fu_603_p2();
    void thread_or_ln849_1_fu_740_p2();
    void thread_or_ln849_2_fu_751_p2();
    void thread_or_ln849_fu_701_p2();
    void thread_out_exp_V_fu_659_p2();
    void thread_p_Result_12_fu_153_p3();
    void thread_p_Result_14_fu_665_p4();
    void thread_p_Result_7_fu_409_p3();
    void thread_p_Result_s_fu_215_p3();
    void thread_p_Val2_s_fu_149_p1();
    void thread_r_V_6_fu_303_p3();
    void thread_r_exp_V_2_fu_580_p3();
    void thread_r_exp_V_3_fu_439_p3();
    void thread_r_exp_V_fu_575_p2();
    void thread_ret_V_3_fu_475_p2();
    void thread_ret_V_4_fu_520_p2();
    void thread_rhs_V_1_fu_463_p3();
    void thread_rhs_V_fu_389_p3();
    void thread_sel_tmp16_fu_763_p2();
    void thread_sel_tmp5_fu_707_p2();
    void thread_sel_tmp6_fu_713_p3();
    void thread_select_ln1322_fu_368_p3();
    void thread_select_ln214_1_fu_560_p3();
    void thread_select_ln214_2_fu_721_p3();
    void thread_select_ln214_fu_549_p3();
    void thread_select_ln253_fu_229_p3();
    void thread_select_ln339_fu_615_p3();
    void thread_select_ln805_fu_431_p3();
    void thread_sext_ln1285_fu_352_p1();
    void thread_sext_ln1287_1_fu_289_p1();
    void thread_sext_ln1287_fu_279_p1();
    void thread_sext_ln1311_1_fu_349_p1();
    void thread_sext_ln1311_2_fu_271_p1();
    void thread_sext_ln1311_2cast_fu_355_p1();
    void thread_sext_ln1311_3_fu_275_p1();
    void thread_sext_ln1311_fu_259_p1();
    void thread_sext_ln682_1_fu_471_p1();
    void thread_shl_ln1253_1_fu_358_p2();
    void thread_shl_ln1253_fu_293_p2();
    void thread_shl_ln_fu_375_p3();
    void thread_sub_ln1311_fu_253_p2();
    void thread_table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0();
    void thread_table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0();
    void thread_tmp_10_fu_587_p4();
    void thread_tmp_11_fu_608_p3();
    void thread_tmp_1_fu_400_p4();
    void thread_tmp_2_fu_629_p4();
    void thread_tmp_3_fu_638_p4();
    void thread_tmp_4_fu_454_p4();
    void thread_tmp_9_fu_568_p3();
    void thread_tmp_V_1_fu_171_p1();
    void thread_tmp_V_2_fu_647_p3();
    void thread_tmp_V_fu_161_p4();
    void thread_tmp_fu_757_p2();
    void thread_trunc_ln1310_fu_299_p1();
    void thread_trunc_ln168_fu_655_p1();
    void thread_trunc_ln805_fu_416_p1();
    void thread_x_is_pinf_fu_539_p2();
    void thread_xor_ln214_fu_679_p2();
    void thread_xor_ln338_1_fu_729_p2();
    void thread_xor_ln338_fu_690_p2();
    void thread_xor_ln849_fu_745_p2();
    void thread_xor_ln936_fu_534_p2();
    void thread_zext_ln498_fu_495_p1();
    void thread_zext_ln659_fu_205_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
