# AXI4_LiteIP
This is a user defined verilog IP core for FPGA transcation via AXI4_Lite, and the TB attached will simulate the process of write&read of a RAM 
