# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do system_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/My\ Drive/SHA-1\ Final\ Project/clean_up/verilog {G:/My Drive/SHA-1 Final Project/clean_up/verilog/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:24 on Nov 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/My Drive/SHA-1 Final Project/clean_up/verilog" G:/My Drive/SHA-1 Final Project/clean_up/verilog/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 01:19:25 on Nov 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/My\ Drive/SHA-1\ Final\ Project/clean_up/verilog {G:/My Drive/SHA-1 Final Project/clean_up/verilog/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:25 on Nov 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/My Drive/SHA-1 Final Project/clean_up/verilog" G:/My Drive/SHA-1 Final Project/clean_up/verilog/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 01:19:25 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/My\ Drive/SHA-1\ Final\ Project/clean_up/verilog {G:/My Drive/SHA-1 Final Project/clean_up/verilog/system.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:25 on Nov 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/My Drive/SHA-1 Final Project/clean_up/verilog" G:/My Drive/SHA-1 Final Project/clean_up/verilog/system.v 
# -- Compiling module system
# 
# Top level modules:
# 	system
# End time: 01:19:25 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/My\ Drive/SHA-1\ Final\ Project/clean_up/verilog {G:/My Drive/SHA-1 Final Project/clean_up/verilog/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:26 on Nov 13,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/My Drive/SHA-1 Final Project/clean_up/verilog" G:/My Drive/SHA-1 Final Project/clean_up/verilog/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 01:19:26 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {G:/My Drive/SHA-1 Final Project/clean_up/verilog/system_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:19:47 on Nov 13,2020
# vlog -reportprogress 300 -work work G:/My Drive/SHA-1 Final Project/clean_up/verilog/system_tb.v 
# -- Compiling module system_tb
# 
# Top level modules:
# 	system_tb
# End time: 01:19:47 on Nov 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.system_tb
# vsim work.system_tb 
# Start time: 01:19:58 on Nov 13,2020
# Loading work.system_tb
# Loading work.system
# Loading work.datapath
# Loading work.controller
# Loading work.ram
add wave -position end  sim:/system_tb/clk
add wave -position end  sim:/system_tb/done
add wave -position end  sim:/system_tb/result
add wave -position end  sim:/system_tb/uut/SHA1_controller/state
add wave -position end  sim:/system_tb/uut/SHA1_datapath/dout
add wave -position end  sim:/system_tb/uut/SHA1_datapath/temp
add wave -position end  sim:/system_tb/uut/SHA1_datapath/A
add wave -position end  sim:/system_tb/uut/SHA1_datapath/B
add wave -position end  sim:/system_tb/uut/SHA1_datapath/C
add wave -position end  sim:/system_tb/uut/SHA1_datapath/D
add wave -position end  sim:/system_tb/uut/SHA1_datapath/E
run -all
# ** Note: $stop    : G:/My Drive/SHA-1 Final Project/clean_up/verilog/system_tb.v(21)
#    Time: 14760 ns  Iteration: 0  Instance: /system_tb
# Break in Module system_tb at G:/My Drive/SHA-1 Final Project/clean_up/verilog/system_tb.v line 21
# End time: 01:29:45 on Nov 13,2020, Elapsed time: 0:09:47
# Errors: 0, Warnings: 0
