// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
/*
 * IPQ9574 RDP458 board device tree source
 *
 * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved.
 * Copyright (c) 2022-2024 Qualcomm Innovation Center, Inc. All rights reserved.
 */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>
#include "ipq9574-qcn9224-default-memory.dtsi"
#include "ipq9574.dtsi"

/ {
	model = "Qualcomm Technologies, Inc. IPQ9574/RDP458/AP-AL03-C2";
	compatible = "qcom,ipq9574-ap-al03-c2", "qcom,ipq9574-rdp458", "qcom,ipq9574";

	aliases {
		serial0 = &blsp1_uart2;
		serial2 = &blsp1_uart3;
		ethernet0 = "/soc/dp1";
		ethernet1 = "/soc/dp2";
		ethernet2 = "/soc/dp3";
		ethernet3 = "/soc/dp4";
		ethernet4 = "/soc/dp5";
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	soc@0 {
		leds {
			compatible = "gpio-leds";
			pinctrl-0 = <&gpio_leds_default>;
			pinctrl-names = "default";

			led-0 {
				color = <LED_COLOR_ID_GREEN>;
				function = LED_FUNCTION_WLAN;
				gpios = <&tlmm 64 GPIO_ACTIVE_LOW>;
				linux,default-trigger = "phy0tx";
				default-state = "off";
			};
		};

		dp1 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			qcom,id = <1>;
			reg = <0x3a500000 0x4000>;
			qcom,mactype = <1>;
			qcom,link-poll = <1>;
			local-mac-address = [000000000000];
			qcom,phy-mdio-addr = <1>;
			phy-mode = "qusgmii";
		};

		dp2 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			qcom,id = <2>;
			reg = <0x3a504000 0x4000>;
			qcom,mactype = <1>;
			qcom,link-poll = <1>;
			local-mac-address = [000000000000];
			qcom,phy-mdio-addr = <2>;
			phy-mode = "qusgmii";
		};

		dp3 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			qcom,id = <3>;
			reg = <0x3a508000 0x4000>;
			qcom,mactype = <1>;
			qcom,link-poll = <1>;
			local-mac-address = [000000000000];
			qcom,phy-mdio-addr = <3>;
			phy-mode = "qusgmii";
		};

		dp4 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			qcom,id = <4>;
			reg = <0x3a50c000 0x4000>;
			qcom,mactype = <1>;
			qcom,link-poll = <1>;
			local-mac-address = [000000000000];
			qcom,phy-mdio-addr = <4>;
			phy-mode = "qusgmii";
		};

		dp5 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			qcom,id = <6>;
			reg = <0x3a514000 0x4000>;
			qcom,mactype = <1>;
			qcom,link-poll = <1>;
			local-mac-address = [000000000000];
			qcom,phy-mdio-addr = <0>;
			phy-mode = "usxgmii";
		};

		/* EDMA host driver configuration for the board */
		edma@3ab00000 {
			qcom,txdesc-ring-start = <4>;		/* Tx desc ring start ID */
			qcom,txdesc-rings = <28>;		/* Total number of Tx desc rings to be provisioned */
			qcom,txcmpl-ring-start = <4>;		/* Tx complete ring start ID */
			qcom,txcmpl-rings = <28>;		/* Total number of Tx complete rings to be provisioned */
			qcom,rxfill-ring-start = <4>;		/* Rx fill ring start ID */
			qcom,rxfill-rings = <4>;		/* Total number of Rx fill rings to be provisioned */
			qcom,rxdesc-ring-start = <20>;		/* Rx desc ring start ID */
			qcom,rxdesc-rings = <4>;		/* Total number of Rx desc rings to be provisioned */
			qcom,rx-page-mode = <0>;		/* Rx fill ring page mode */
			qcom,tx-map-priority-level = <1>;	/* Tx priority level per port */
			qcom,rx-map-priority-level = <1>;	/* Rx priority level per core */
			qcom,ppeds-num = <3>;			/* Number of PPEDS nodes */
			/* PPE-DS node format: <Rx-fill Tx-cmpl Rx Tx Queue-base Queue-count> */
			qcom,ppeds-map = <1 1 1 1 32 8>,	/* PPEDS Node#0 ring and queue map */
					<2 2 2 2 40 8>,		/* PPEDS Node#1 ring and queue map */
					<3 3 3 3 48 8>;		/* PPEDS Node#2 ring and queue map */
			qcom,txdesc-map = <8 9 10 11>,		/* Port0 per-core Tx ring map */
					<12 13 14 15>,		/* Port1 per-core Tx ring map */
					<16 17 18 19>,		/* Port2 per-core Tx ring map */
					<20 21 22 23>,		/* Port3 per-core Tx ring map */
					<24 25 26 27>,		/* Port4 per-core Tx ring map */
					<28 29 30 31>,		/* Port5 per-core Tx ring map */
					<4 5 6 7>;		/* Used only for packets from VP */
			qcom,txdesc-fc-grp-map = <1 2 3 4 5 6>;	/* Per GMAC flow control group map */
			qcom,rxfill-map = <4 5 6 7>;		/* Per-core Rx fill ring map */
			qcom,rxdesc-map = <20 21 22 23>;	/* Per-core Rx desc ring map */
			qcom,rx-queue-start = <0>;		/* Rx queue start */
			qcom,rx-ring-queue-map = <0 8 16 24>,	/* Priority 0 queues per-core Rx ring map */
					<1 9 17 25>,		/* Priority 1 queues per-core Rx ring map */
					<2 10 18 26>,		/* Priority 2 queues per-core Rx ring map */
					<3 11 19 27>,		/* Priority 3 queues per-core Rx ring map */
					<4 12 20 28>,		/* Priority 4 queues per-core Rx ring map */
					<5 13 21 29>,		/* Priority 5 queues per-core Rx ring map */
					<6 14 22 30>,		/* Priority 6 queues per-core Rx ring map */
					<7 15 23 31>;		/* Priority 7 queues per-core Rx ring map */
			qcom,vp-id = <8>;			/* Virtual port dummy MAC Id */
			qcom,txdesc_point_offload_ring = <0>;		/* Txdesc point offlaod ring */
			qcom,txcmpl_point_offload_ring = <0>;		/* Txcmpl point offlaod ring */
			qcom,rxfill_point_offload_ring = <0>;		/* Rxfill point offlaod ring */
			qcom,rxdesc_point_offload_ring = <0>;		/* Rxdesc point offlaod ring */
			interrupts = <0 367 4>,			/* Tx complete ring id #4 IRQ info */
				   <0 368 4>,			/* Tx complete ring id #5 IRQ info */
				   <0 369 4>,			/* Tx complete ring id #6 IRQ info */
				   <0 370 4>,			/* Tx complete ring id #7 IRQ info */
				   <0 371 4>,			/* Tx complete ring id #8 IRQ info */
				   <0 372 4>,			/* Tx complete ring id #9 IRQ info */
				   <0 373 4>,			/* Tx complete ring id #10 IRQ info */
				   <0 374 4>,			/* Tx complete ring id #11 IRQ info */
				   <0 375 4>,			/* Tx complete ring id #12 IRQ info */
				   <0 376 4>,			/* Tx complete ring id #13 IRQ info */
				   <0 377 4>,			/* Tx complete ring id #14 IRQ info */
				   <0 378 4>,			/* Tx complete ring id #15 IRQ info */
				   <0 379 4>,			/* Tx complete ring id #16 IRQ info */
				   <0 380 4>,			/* Tx complete ring id #17 IRQ info */
				   <0 381 4>,			/* Tx complete ring id #18 IRQ info */
				   <0 382 4>,			/* Tx complete ring id #19 IRQ info */
				   <0 383 4>,			/* Tx complete ring id #20 IRQ info */
				   <0 384 4>,			/* Tx complete ring id #21 IRQ info */
				   <0 509 4>,			/* Tx complete ring id #22 IRQ info */
				   <0 508 4>,			/* Tx complete ring id #23 IRQ info */
				   <0 507 4>,			/* Tx complete ring id #24 IRQ info */
				   <0 506 4>,			/* Tx complete ring id #25 IRQ info */
				   <0 505 4>,			/* Tx complete ring id #26 IRQ info */
				   <0 504 4>,			/* Tx complete ring id #27 IRQ info */
				   <0 503 4>,			/* Tx complete ring id #28 IRQ info */
				   <0 502 4>,			/* Tx complete ring id #29 IRQ info */
				   <0 501 4>,			/* Tx complete ring id #30 IRQ info */
				   <0 500 4>,			/* Tx complete ring id #31 IRQ info */
				   <0 351 4>,			/* Rx desc ring id #20 IRQ info */
				   <0 352 4>,			/* Rx desc ring id #21 IRQ info */
				   <0 353 4>,			/* Rx desc ring id #22 IRQ info */
				   <0 354 4>,			/* Rx desc ring id #23 IRQ info */
				   <0 499 4>,			/* Misc error IRQ info */
				   <0 359 4>,			/* RxFill ring id #4 IRQ info */
				   <0 360 4>,			/* RxFill ring id #5 IRQ info */
				   <0 361 4>,			/* RxFill ring id #6 IRQ info */
				   <0 362 4>,			/* RxFill ring id #7 IRQ info */
				   <0 364 4>,			/* PPEDS Node #1(TxComp ring id #1) TxComplete IRQ info */
				   <0 332 4>,			/* PPEDS Node #1(Rx Desc ring id #1) Rx Desc IRQ info */
				   <0 356 4>,			/* PPEDS Node #1(RxFill Desc ring id #1) Rx Fill IRQ info */
				   <0 365 4>,			/* PPEDS Node #2(TxComp ring id #2) TxComplete IRQ info */
				   <0 333 4>,			/* PPEDS Node #2(Rx Desc ring id #2) Rx Desc IRQ info */
				   <0 357 4>,			/* PPEDS Node #2(RxFill Desc ring id #2) Rx Fill IRQ info */
				   <0 366 4>,			/* PPEDS Node #3(TxComp ring id #3) TxComplete IRQ info */
				   <0 334 4>,			/* PPEDS Node #3(Rx Desc ring id #3) Rx Desc IRQ info */
				   <0 358 4>;			/* PPEDS Node #3(RxFill Desc ring id #3) Rx Fill IRQ info */

		};

		qfprom@a4000 {
			apc_fuse: apc_fuse@342 {
				reg = <0x342 0x2>;
				bits = <2 6>;
			};

			mx_fuse: mx_fuse@33c {
				reg = <0x33c 0x2>;
				bits = <5 5>;
			};

			cx_fuse: cx_fuse@339 {
				reg = <0x339 0x2>;
				bits = <7 5>;
			};

			cpr_rev: cpr_rev@359 {
				reg = <0x359 0x1>;
				bits = <0 3>;
			};
		};

		apc_rail: apc-gpio-regulator {
			compatible = "regulator-gpio";
			regulator-name = "vdd-apc";
			regulator-type = "voltage";
			regulator-boot-on;
			regulator-always-on;
			regulator-min-microvolt = <850000>;
			regulator-max-microvolt = <925000>;
			regulator-ramp-delay = <250>; /* 20ms */
			gpios = <&tlmm 57 GPIO_ACTIVE_HIGH>;
			gpios-states = <0x1>;
			states = <850000 0>, <925000 1>;
		};

		cx_rail: cx-gpio-regulator {
			compatible = "regulator-gpio";
			regulator-name = "vdd-cx";
			regulator-type = "voltage";
			regulator-boot-on;
			regulator-always-on;
			regulator-min-microvolt = <800000>;
			regulator-max-microvolt = <863000>;
			regulator-ramp-delay = <250>; /* 20ms */
			gpios = <&tlmm 47 GPIO_ACTIVE_HIGH>;
			gpios-states = <0x1>;
			states = <800000 0>, <863000 1>;
		};

		mx_rail: mx-gpio-regulator {
			compatible = "regulator-gpio";
			regulator-name = "vdd-mx";
			regulator-type = "voltage";
			regulator-boot-on;
			regulator-always-on;
			regulator-min-microvolt = <850000>;
			regulator-max-microvolt = <925000>;
			regulator-ramp-delay = <250>; /* 20ms */
			gpios = <&tlmm 45 GPIO_ACTIVE_HIGH>;
			gpios-states = <0x1>;
			states = <850000 0>, <925000 1>;
		};

		qcom,gpio-regulator {
			compatible = "qcom,ipq9574-gpio-regulator";
			reg = <0xa4000 0x1000>;
			reg-names = "fuse_base";
			apc-supply = <&apc_rail>;
			cx-supply = <&cx_rail>;
			mx-supply = <&mx_rail>;
			nvmem-cells = <&apc_fuse>, <&cx_fuse>, <&mx_fuse>, <&cpr_rev>;
			nvmem-cell-names = "apc", "cx", "mx", "cpr";
			/* AL01 RDP's scaled voltage can only support upto CPU Freq
			 * 1.8 GHz. But SKUs like IPQ9574/IPQ9570 supports 2.2GHz of
			 * CPU freq. So, if we do scaling on AL01 + IPQ9574/IPQ9570,
			 * then voltage becomes insufficient when CPU operates at 2.2GHz.
			 * Below quirk disables the voltage scaling if AL01 has
			 * IPQ9574/IPQ9570
			 */
			skip-voltage-scaling-turboL1-sku-quirk;
		};

		dummy_reg_cpu: dummy-regulator@1 {
			compatible = "regulator-fixed";
			regulator-name = "dummy-reg-cpu";
			regulator-min-microvolt = <1075000>;
			regulator-max-microvolt = <1075000>;
			regulator-always-on;
			regulator-boot-on;
		};
	};

	rpm-glink {
		status = "disabled";
	};
};

&pcie0_x1 {
	pinctrl-0 = <&pci0_pin>;
	pinctrl-names = "default";
	perst-gpio = <&tlmm 23 GPIO_ACTIVE_LOW>;
	status = "okay";

	pcie0_rp {
		reg = <0 0 0 0 0>;

		wifi@0 {
			reg = <0 0 0 0 0>;
			boot-args = <0x2 0x4 0x34 0x3 0x0 0x0     /* MX Rail, GPIO52, Drive strength 0x3 */
					0x4 0x4 0x18 0x3 0x0 0x0  /* RFA1p2 Rail, GPIO24, Drive strength 0x3 */
					0x0 0x4 0x0 0x0 0x0 0x0>; /* End of arguments */
		};
	};
};

&pcie0_phy {
	status = "okay";
};

&pcie2_x2 {
	pinctrl-0 = <&pci2_pin>;
	pinctrl-names = "default";
	perst-gpio = <&tlmm 29 GPIO_ACTIVE_LOW>;
	status = "okay";

	pcie2_rp {
		reg = <0 0 0 0 0>;

		wifi@2 {
			reg = <0 0 0 0 0>;
			boot-args = <0x2 0x4 0x34 0x3 0x0 0x0     /* MX Rail, GPIO52, Drive strength 0x3 */
					0x4 0x4 0x18 0x3 0x0 0x0  /* RFA1p2 Rail, GPIO24, Drive strength 0x3 */
					0x0 0x4 0x0 0x0 0x0 0x0>; /* End of arguments */
		};
	};
};

&pcie2_phy {
	status = "okay";
};

&qusb_phy_0 {
	status = "okay";
};

&blsp1_spi0 { /* BLSP1 QUP0 */
	pinctrl-0 = <&spi_0_pins>;
	pinctrl-names = "default";
	cs-select = <0>;
	status = "okay";

	flash@0 {
		compatible = "n25q128a11", "micron,n25q128a11", "jedec,spi-nor";
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		spi-max-frequency = <50000000>;
	};
};

&blsp1_i2c3 {
	pinctrl-0 = <&i2c_3_pins>;
	pinctrl-names = "default";
	status = "okay";

	bmp390@77 {
		compatible = "bosch,bmp390";
		reg = <0x77>;
	};
};

&blsp1_uart2 {
	pinctrl-0 = <&uart2_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&blsp1_uart3 {
	pinctrl-0 = <&gps_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&qpic_bam {
	status = "okay";
};

&qpic_nand {
	pinctrl-0 = <&qspi_nand_pins>;
	pinctrl-names = "default";
	status = "okay";

	nand@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		nand-ecc-strength = <4>;
		nand-ecc-step-size = <512>;
		nand-bus-width = <8>;
	};
};

&sleep_clk {
	clock-frequency = <32000>;
};

&ssphy_0 {
	status = "okay";
};

&tlmm {
	pci0_pin: pci0-default-state {
		pins = "gpio23";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-up;
		output-low;
	};

	pci2_pin: pci2-default-state {
		pins = "gpio29";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-down;
		output-low;
	};

	i2c_3_pins: i2c-3-pins {
		pins = "gpio15", "gpio16";
		function = "blsp3_i2c";
		drive-strength = <8>;
		bias-disable;
	};

	gpio_leds_default: gpio-leds-default-state {
		pins = "gpio64";
		function = "gpio";
		drive-strength = <8>;
		bias-pull-up;
	};

	spi_0_pins: spi-0-pins {
		pins = "gpio11", "gpio12", "gpio13", "gpio14";
		function = "blsp0_spi";
		drive-strength = <8>;
		bias-disable;
	};

	qspi_nand_pins: qspi_nand_pins {
		qspi_clock {
			pins = "gpio5";
			function = "qspi_clk";
			drive-strength = <8>;
			bias-disable;
		};

		qspi_cs {
			pins = "gpio4";
			function = "qspi_cs";
			drive-strength = <8>;
			bias-disable;
		};

		qspi_data {
			pins = "gpio0", "gpio1", "gpio2", "gpio3";
			function = "qspi_data";
			drive-strength = <8>;
			bias-disable;
		};
	};
};

&usb3 {
	status = "okay";
};

&xo {
	clock-frequency = <24000000>;
};

&cpu_opp_table {
	opp-936000000 {
		opp-microvolt = <1075000>;
	};

	opp-1104000000 {
		opp-microvolt = <1075000>;
	};

	opp-1200000000 {
		opp-microvolt = <1075000>;
	};

	opp-1416000000 {
		opp-microvolt = <1075000>;
	};

	opp-1488000000 {
		opp-microvolt = <1075000>;
	};

	opp-1800000000 {
		opp-microvolt = <1075000>;
	};

	opp-2208000000 {
		opp-microvolt = <1075000>;
	};
};

&CPU0 {
	cpu-supply = <&dummy_reg_cpu>;
};

&CPU1 {
	cpu-supply = <&dummy_reg_cpu>;
};

&CPU2 {
	cpu-supply = <&dummy_reg_cpu>;
};

&CPU3 {
	cpu-supply = <&dummy_reg_cpu>;
};

&license_manager {
	status = "okay";
};

&mdio {
	status = "ok";
	pinctrl-0 = <&mdio_pins>;
	pinctrl-names = "default";
	/*gpio60 for manhattan reset*/
	phy-reset-gpio = <&tlmm 60 GPIO_ACTIVE_LOW>;
	phyaddr_fixup = <0xC90F018>;
	uniphyaddr_fixup = <0xC90F014>;
	mdio_clk_fixup; /* MDIO clock sequence fix up flag */

	phy0: ethernet-phy@0 {
		      reg = <1>;
		      fixup;
	      };
	phy1: ethernet-phy@1 {
		      reg = <2>;
		      fixup;
	      };
	phy2: ethernet-phy@2 {
		      reg = <3>;
		      fixup;
	      };
	phy3: ethernet-phy@3 {
		      reg = <4>;
		      fixup;
	      };
	phy4: ethernet-phy@4 {
		      compatible ="ethernet-phy-ieee802.3-c45";
		      reg = <0>;
	      };
};

&ess_switch {
	switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
	switch_lan_bmp = <0x1e>; /* lan port bitmap */
	switch_wan_bmp = <0x40>; /* wan port bitmap */
	switch_mac_mode = <0x15>; /* mac mode for uniphy instance0*/
	switch_mac_mode1 = <0xff>; /* mac mode for uniphy instance1*/
	switch_mac_mode2 = <0xd>; /* mac mode for uniphy instance2*/
	bm_tick_mode = <0>; /* bm tick mode */
	tm_tick_mode = <1>; /* tm tick mode */
	cmnblk_clk = "internal_96MHz"; /* cmnblk clk*/
	qcom,port_phyinfo {
		port@0 {
			port_id = <1>;
			phy_address = <1>;
		};
		port@1 {
			port_id = <2>;
			phy_address = <2>;
		};
		port@2 {
			port_id = <3>;
			phy_address = <3>;
		};
		port@3 {
			port_id = <4>;
			phy_address = <4>;
		};
		port@4 {
			port_id = <6>;
			phy_address = <0>;
			ethernet-phy-ieee802.3-c45;
		};
	};

	led_source@0 {
		source = <0>;
		mode = "normal";
		speed = "all";
		blink_en = "enable";
		active = "high";
	};
	led_source@3 {
		source = <3>;
		mode = "normal";
		speed = "all";
		blink_en = "enable";
		active = "high";
	};
	led_source@6 {
		source = <6>;
		mode = "normal";
		speed = "all";
		blink_en = "enable";
		active = "high";
	};
	led_source@9 {
		source = <9>;
		mode = "normal";
		speed = "all";
		blink_en = "enable";
		active = "high";
	};
};
