(* use_dsp48="no" *) (* use_dsp="no" *) module top #(parameter param46 = (8'hac)) (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h38):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire3;
  input wire [(4'ha):(1'h0)] wire2;
  input wire signed [(3'h5):(1'h0)] wire1;
  input wire signed [(4'hb):(1'h0)] wire0;
  wire signed [(2'h2):(1'h0)] wire45;
  wire [(2'h3):(1'h0)] wire43;
  wire signed [(2'h2):(1'h0)] wire42;
  wire signed [(4'hb):(1'h0)] wire40;
  wire signed [(4'h9):(1'h0)] wire39;
  wire signed [(4'ha):(1'h0)] wire38;
  wire [(4'h8):(1'h0)] wire37;
  wire [(3'h7):(1'h0)] wire36;
  wire [(2'h3):(1'h0)] wire34;
  assign y = {wire45,
                 wire43,
                 wire42,
                 wire40,
                 wire39,
                 wire38,
                 wire37,
                 wire36,
                 wire34,
                 (1'h0)};
  module4 #() modinst35 (.wire6(wire2), .wire8(wire3), .wire7(wire0), .clk(clk), .y(wire34), .wire5(wire1));
  assign wire36 = $unsigned((wire2 ?
                      wire34[(2'h2):(1'h0)] : (-wire34[(1'h0):(1'h0)])));
  assign wire37 = wire2;
  assign wire38 = $unsigned(($unsigned({wire2}) ?
                      $unsigned({wire34}) : (^wire37[(1'h1):(1'h1)])));
  assign wire39 = $signed((^~$signed($signed(wire36))));
  module9 #() modinst41 (.wire11(wire37), .wire10(wire3), .y(wire40), .wire13(wire0), .wire12(wire2), .clk(clk));
  assign wire42 = (~^(~|$unsigned(wire0)));
  module4 #() modinst44 (.wire6(wire40), .wire8(wire2), .wire5(wire36), .y(wire43), .wire7(wire38), .clk(clk));
  assign wire45 = wire2[(3'h6):(3'h5)];
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module4
#(parameter param33 = (((8'h9c) ? ((|(8'h9c)) ? ((8'haf) ? (8'ha6) : (8'ha4)) : ((8'ha0) ? (8'hab) : (8'ha9))) : (((8'ha7) + (8'had)) ? {(8'h9e)} : ((8'hae) || (8'haa)))) >>> {(((8'ha8) ? (8'h9d) : (8'ha6)) ? {(8'ha0)} : ((8'haa) ? (8'ha3) : (8'ha3)))}))
(y, clk, wire8, wire7, wire6, wire5);
  output wire [(32'h1b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire8;
  input wire signed [(4'ha):(1'h0)] wire7;
  input wire [(2'h3):(1'h0)] wire6;
  input wire signed [(3'h5):(1'h0)] wire5;
  wire [(2'h3):(1'h0)] wire32;
  wire [(2'h3):(1'h0)] wire31;
  wire signed [(3'h6):(1'h0)] wire30;
  wire signed [(3'h5):(1'h0)] wire29;
  wire signed [(4'h9):(1'h0)] wire27;
  assign y = {wire32, wire31, wire30, wire29, wire27, (1'h0)};
  module9 #() modinst28 (wire27, clk, wire6, wire7, wire8, wire5);
  assign wire29 = ((wire8[(3'h4):(1'h1)] ?
                          $unsigned((wire5 < wire5)) : (+$unsigned(wire27))) ?
                      wire8 : wire8[(2'h3):(2'h3)]);
  assign wire30 = $unsigned((wire29 ?
                      $signed((wire27 ?
                          wire27 : wire6)) : (((8'hab) >> wire5) ^~ $signed(wire8))));
  assign wire31 = (wire29 ?
                      ($unsigned($unsigned(wire8)) ?
                          $unsigned({wire7}) : $signed(wire30)) : wire7);
  assign wire32 = ($unsigned((8'h9f)) >= (~&wire29));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module9  (y, clk, wire13, wire12, wire11, wire10);
  output wire [(32'h63):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire13;
  input wire [(4'ha):(1'h0)] wire12;
  input wire [(4'h8):(1'h0)] wire11;
  input wire signed [(3'h5):(1'h0)] wire10;
  wire signed [(4'h9):(1'h0)] wire26;
  wire [(2'h2):(1'h0)] wire25;
  wire signed [(4'hb):(1'h0)] wire24;
  wire [(3'h4):(1'h0)] wire23;
  wire [(3'h5):(1'h0)] wire19;
  wire [(4'ha):(1'h0)] wire18;
  wire signed [(4'h8):(1'h0)] wire17;
  wire signed [(4'h8):(1'h0)] wire16;
  wire signed [(4'h9):(1'h0)] wire15;
  wire [(4'hb):(1'h0)] wire14;
  reg signed [(3'h6):(1'h0)] reg22 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg21 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg20 = (1'h0);
  assign y = {wire26,
                 wire25,
                 wire24,
                 wire23,
                 wire19,
                 wire18,
                 wire17,
                 wire16,
                 wire15,
                 wire14,
                 reg22,
                 reg21,
                 reg20,
                 (1'h0)};
  assign wire14 = wire12[(1'h0):(1'h0)];
  assign wire15 = (~|(wire14 ?
                      (((8'hb0) ^~ wire12) ?
                          $unsigned(wire11) : wire13) : $signed($signed(wire12))));
  assign wire16 = (8'ha6);
  assign wire17 = (wire11 ? wire13[(1'h1):(1'h0)] : wire10);
  assign wire18 = {{($unsigned(wire16) ?
                              $unsigned(wire10) : (wire10 ? wire13 : wire10))}};
  assign wire19 = wire17[(2'h3):(1'h1)];
  always
    @(posedge clk) begin
      reg20 <= {(8'h9e)};
      reg21 <= wire18;
      reg22 <= wire12;
    end
  assign wire23 = $signed(wire12);
  assign wire24 = wire16;
  assign wire25 = ((({wire14} ?
                          $unsigned(wire17) : (wire13 ?
                              wire10 : wire19)) != {(wire11 ^~ wire24)}) ?
                      wire14[(4'hb):(4'h8)] : $unsigned($signed($unsigned(wire14))));
  assign wire26 = {wire14[(3'h5):(1'h0)]};
endmodule