// Seed: 4153168708
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  module_2();
endmodule
module module_1 #(
    parameter id_1 = 32'd83,
    parameter id_2 = 32'd86
) ();
  generate
    defparam id_1.id_2 = 1;
    genvar id_3;
  endgenerate
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
module module_2 ();
  logic [7:0] id_1;
  assign id_1[1'b0==1] = 1'b0;
endmodule
