
IFSC_Freeway.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d28  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e0  08004e38  08004e38  00014e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005418  08005418  00020228  2**0
                  CONTENTS
  4 .ARM          00000000  08005418  08005418  00020228  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005418  08005418  00020228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005418  08005418  00015418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800541c  0800541c  0001541c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000228  20000000  08005420  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000039d0  20000228  08005648  00020228  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003bf8  08005648  00023bf8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020251  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011677  00000000  00000000  00020294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032ff  00000000  00000000  0003190b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001160  00000000  00000000  00034c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d52  00000000  00000000  00035d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a319  00000000  00000000  00036ac2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014709  00000000  00000000  00050ddb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00095cbf  00000000  00000000  000654e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004930  00000000  00000000  000fb1a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000ffad4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000228 	.word	0x20000228
 800012c:	00000000 	.word	0x00000000
 8000130:	08004e20 	.word	0x08004e20

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000022c 	.word	0x2000022c
 800014c:	08004e20 	.word	0x08004e20

08000150 <cmd_LCD>:
//----------------------------------------------------------------------------------------------
/*	There are two memory banks in the LCD, data/RAM and commands. This
	function sets the DC pin high or low depending, and then sends the data byte */
//----------------------------------------------------------------------------------------------
void cmd_LCD(uint32_t data) 
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b084      	sub	sp, #16
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
	uint32_t i=8;
 8000158:	2308      	movs	r3, #8
 800015a:	60fb      	str	r3, [r7, #12]
	
	CLR_DC();					// comando para o LCD
 800015c:	2200      	movs	r2, #0
 800015e:	2120      	movs	r1, #32
 8000160:	481d      	ldr	r0, [pc, #116]	; (80001d8 <cmd_LCD+0x88>)
 8000162:	f002 fcaa 	bl	8002aba <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 8000166:	2200      	movs	r2, #0
 8000168:	2140      	movs	r1, #64	; 0x40
 800016a:	481b      	ldr	r0, [pc, #108]	; (80001d8 <cmd_LCD+0x88>)
 800016c:	f002 fca5 	bl	8002aba <HAL_GPIO_WritePin>
	do								// MSB primeiro
	{	i--;
 8000170:	68fb      	ldr	r3, [r7, #12]
 8000172:	3b01      	subs	r3, #1
 8000174:	60fb      	str	r3, [r7, #12]
		if(tst_bit(data,i))
 8000176:	2201      	movs	r2, #1
 8000178:	68fb      	ldr	r3, [r7, #12]
 800017a:	fa02 f303 	lsl.w	r3, r2, r3
 800017e:	461a      	mov	r2, r3
 8000180:	687b      	ldr	r3, [r7, #4]
 8000182:	4013      	ands	r3, r2
 8000184:	2b00      	cmp	r3, #0
 8000186:	d005      	beq.n	8000194 <cmd_LCD+0x44>
			SET_DIN();
 8000188:	2201      	movs	r2, #1
 800018a:	2110      	movs	r1, #16
 800018c:	4812      	ldr	r0, [pc, #72]	; (80001d8 <cmd_LCD+0x88>)
 800018e:	f002 fc94 	bl	8002aba <HAL_GPIO_WritePin>
 8000192:	e004      	b.n	800019e <cmd_LCD+0x4e>
		else
			CLR_DIN();
 8000194:	2200      	movs	r2, #0
 8000196:	2110      	movs	r1, #16
 8000198:	480f      	ldr	r0, [pc, #60]	; (80001d8 <cmd_LCD+0x88>)
 800019a:	f002 fc8e 	bl	8002aba <HAL_GPIO_WritePin>
		PULSO_CLK();
 800019e:	2001      	movs	r0, #1
 80001a0:	f000 fc32 	bl	8000a08 <atraso_us>
 80001a4:	2201      	movs	r2, #1
 80001a6:	2108      	movs	r1, #8
 80001a8:	480b      	ldr	r0, [pc, #44]	; (80001d8 <cmd_LCD+0x88>)
 80001aa:	f002 fc86 	bl	8002aba <HAL_GPIO_WritePin>
 80001ae:	2001      	movs	r0, #1
 80001b0:	f000 fc2a 	bl	8000a08 <atraso_us>
 80001b4:	2200      	movs	r2, #0
 80001b6:	2108      	movs	r1, #8
 80001b8:	4807      	ldr	r0, [pc, #28]	; (80001d8 <cmd_LCD+0x88>)
 80001ba:	f002 fc7e 	bl	8002aba <HAL_GPIO_WritePin>
		
	}while(i!=0);
 80001be:	68fb      	ldr	r3, [r7, #12]
 80001c0:	2b00      	cmp	r3, #0
 80001c2:	d1d5      	bne.n	8000170 <cmd_LCD+0x20>
	
	SET_CE();
 80001c4:	2201      	movs	r2, #1
 80001c6:	2140      	movs	r1, #64	; 0x40
 80001c8:	4803      	ldr	r0, [pc, #12]	; (80001d8 <cmd_LCD+0x88>)
 80001ca:	f002 fc76 	bl	8002aba <HAL_GPIO_WritePin>
}
 80001ce:	bf00      	nop
 80001d0:	3710      	adds	r7, #16
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}
 80001d6:	bf00      	nop
 80001d8:	40010800 	.word	0x40010800

080001dc <data_LCD>:
//----------------------------------------------------------------------------------------------
void data_LCD(uint32_t data)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	b084      	sub	sp, #16
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
	uint32_t i=8;
 80001e4:	2308      	movs	r3, #8
 80001e6:	60fb      	str	r3, [r7, #12]
	
	SET_DC();					// dado para o LCD
 80001e8:	2201      	movs	r2, #1
 80001ea:	2120      	movs	r1, #32
 80001ec:	481d      	ldr	r0, [pc, #116]	; (8000264 <data_LCD+0x88>)
 80001ee:	f002 fc64 	bl	8002aba <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 80001f2:	2200      	movs	r2, #0
 80001f4:	2140      	movs	r1, #64	; 0x40
 80001f6:	481b      	ldr	r0, [pc, #108]	; (8000264 <data_LCD+0x88>)
 80001f8:	f002 fc5f 	bl	8002aba <HAL_GPIO_WritePin>
	do								// MSB primeiro
	{	i--;
 80001fc:	68fb      	ldr	r3, [r7, #12]
 80001fe:	3b01      	subs	r3, #1
 8000200:	60fb      	str	r3, [r7, #12]
		if(tst_bit(data,i))
 8000202:	2201      	movs	r2, #1
 8000204:	68fb      	ldr	r3, [r7, #12]
 8000206:	fa02 f303 	lsl.w	r3, r2, r3
 800020a:	461a      	mov	r2, r3
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	4013      	ands	r3, r2
 8000210:	2b00      	cmp	r3, #0
 8000212:	d005      	beq.n	8000220 <data_LCD+0x44>
			SET_DIN();
 8000214:	2201      	movs	r2, #1
 8000216:	2110      	movs	r1, #16
 8000218:	4812      	ldr	r0, [pc, #72]	; (8000264 <data_LCD+0x88>)
 800021a:	f002 fc4e 	bl	8002aba <HAL_GPIO_WritePin>
 800021e:	e004      	b.n	800022a <data_LCD+0x4e>
		else
			CLR_DIN();
 8000220:	2200      	movs	r2, #0
 8000222:	2110      	movs	r1, #16
 8000224:	480f      	ldr	r0, [pc, #60]	; (8000264 <data_LCD+0x88>)
 8000226:	f002 fc48 	bl	8002aba <HAL_GPIO_WritePin>
		PULSO_CLK();
 800022a:	2001      	movs	r0, #1
 800022c:	f000 fbec 	bl	8000a08 <atraso_us>
 8000230:	2201      	movs	r2, #1
 8000232:	2108      	movs	r1, #8
 8000234:	480b      	ldr	r0, [pc, #44]	; (8000264 <data_LCD+0x88>)
 8000236:	f002 fc40 	bl	8002aba <HAL_GPIO_WritePin>
 800023a:	2001      	movs	r0, #1
 800023c:	f000 fbe4 	bl	8000a08 <atraso_us>
 8000240:	2200      	movs	r2, #0
 8000242:	2108      	movs	r1, #8
 8000244:	4807      	ldr	r0, [pc, #28]	; (8000264 <data_LCD+0x88>)
 8000246:	f002 fc38 	bl	8002aba <HAL_GPIO_WritePin>
		
	}while(i!=0);
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	2b00      	cmp	r3, #0
 800024e:	d1d5      	bne.n	80001fc <data_LCD+0x20>
	
	SET_CE();
 8000250:	2201      	movs	r2, #1
 8000252:	2140      	movs	r1, #64	; 0x40
 8000254:	4803      	ldr	r0, [pc, #12]	; (8000264 <data_LCD+0x88>)
 8000256:	f002 fc30 	bl	8002aba <HAL_GPIO_WritePin>
}
 800025a:	bf00      	nop
 800025c:	3710      	adds	r7, #16
 800025e:	46bd      	mov	sp, r7
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	40010800 	.word	0x40010800

08000268 <inic_LCD>:
//----------------------------------------------------------------------------------------------- 
void inic_LCD() 
{	
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
	// Reset the LCD to a known state
	CLR_RST();
 800026c:	2200      	movs	r2, #0
 800026e:	2180      	movs	r1, #128	; 0x80
 8000270:	480f      	ldr	r0, [pc, #60]	; (80002b0 <inic_LCD+0x48>)
 8000272:	f002 fc22 	bl	8002aba <HAL_GPIO_WritePin>
	atraso_us(10);
 8000276:	200a      	movs	r0, #10
 8000278:	f000 fbc6 	bl	8000a08 <atraso_us>
	SET_RST();
 800027c:	2201      	movs	r2, #1
 800027e:	2180      	movs	r1, #128	; 0x80
 8000280:	480b      	ldr	r0, [pc, #44]	; (80002b0 <inic_LCD+0x48>)
 8000282:	f002 fc1a 	bl	8002aba <HAL_GPIO_WritePin>

	cmd_LCD(0x21);			//Tell LCD that extended commands follow
 8000286:	2021      	movs	r0, #33	; 0x21
 8000288:	f7ff ff62 	bl	8000150 <cmd_LCD>
	cmd_LCD(0xB0);			//Set LCD Vop (Contrast): Try 0xB1(good @ 3.3V) or 0xBF if your display is too dark
 800028c:	20b0      	movs	r0, #176	; 0xb0
 800028e:	f7ff ff5f 	bl	8000150 <cmd_LCD>
	cmd_LCD(0x04);			//Set Temp coefficent
 8000292:	2004      	movs	r0, #4
 8000294:	f7ff ff5c 	bl	8000150 <cmd_LCD>
	cmd_LCD(0x14);			//LCD bias mode 1:48: Try 0x13 or 0x14
 8000298:	2014      	movs	r0, #20
 800029a:	f7ff ff59 	bl	8000150 <cmd_LCD>

	cmd_LCD(0x20);			//We must send 0x20 before modifying the display control mode
 800029e:	2020      	movs	r0, #32
 80002a0:	f7ff ff56 	bl	8000150 <cmd_LCD>
	cmd_LCD(0x0C);			//Set display control, normal mode. 0x0D for inverse
 80002a4:	200c      	movs	r0, #12
 80002a6:	f7ff ff53 	bl	8000150 <cmd_LCD>
}
 80002aa:	bf00      	nop
 80002ac:	bd80      	pop	{r7, pc}
 80002ae:	bf00      	nop
 80002b0:	40010800 	.word	0x40010800

080002b4 <goto_XY>:
//----------------------------------------------------------------------------------------------- 
void goto_XY(uint32_t x, uint32_t y)  // 0<=x<=83  0<=y<=5
{
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
 80002bc:	6039      	str	r1, [r7, #0]
	if(y>5)	y=5;
 80002be:	683b      	ldr	r3, [r7, #0]
 80002c0:	2b05      	cmp	r3, #5
 80002c2:	d901      	bls.n	80002c8 <goto_XY+0x14>
 80002c4:	2305      	movs	r3, #5
 80002c6:	603b      	str	r3, [r7, #0]
	if(x>84)	x=83;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	2b54      	cmp	r3, #84	; 0x54
 80002cc:	d901      	bls.n	80002d2 <goto_XY+0x1e>
 80002ce:	2353      	movs	r3, #83	; 0x53
 80002d0:	607b      	str	r3, [r7, #4]
  
	indice_fb =  x + (84*y);		// indice para ser empregado no fb
 80002d2:	683b      	ldr	r3, [r7, #0]
 80002d4:	2254      	movs	r2, #84	; 0x54
 80002d6:	fb03 f202 	mul.w	r2, r3, r2
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	4413      	add	r3, r2
 80002de:	4a03      	ldr	r2, [pc, #12]	; (80002ec <goto_XY+0x38>)
 80002e0:	6013      	str	r3, [r2, #0]
}
 80002e2:	bf00      	nop
 80002e4:	370c      	adds	r7, #12
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bc80      	pop	{r7}
 80002ea:	4770      	bx	lr
 80002ec:	2000043c 	.word	0x2000043c

080002f0 <escreve2fb>:
//----------------------------------------------------------------------------------------------- 
void escreve2fb(unsigned char imagem[])				// altera o frame buffer, uso para c�pia de figura
{
 80002f0:	b480      	push	{r7}
 80002f2:	b085      	sub	sp, #20
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
	uint32_t i;
	
	for(i=0; i<504; i++)
 80002f8:	2300      	movs	r3, #0
 80002fa:	60fb      	str	r3, [r7, #12]
 80002fc:	e00b      	b.n	8000316 <escreve2fb+0x26>
		fb[i]= imagem[i];
 80002fe:	687a      	ldr	r2, [r7, #4]
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	4413      	add	r3, r2
 8000304:	7819      	ldrb	r1, [r3, #0]
 8000306:	4a09      	ldr	r2, [pc, #36]	; (800032c <escreve2fb+0x3c>)
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	4413      	add	r3, r2
 800030c:	460a      	mov	r2, r1
 800030e:	701a      	strb	r2, [r3, #0]
	for(i=0; i<504; i++)
 8000310:	68fb      	ldr	r3, [r7, #12]
 8000312:	3301      	adds	r3, #1
 8000314:	60fb      	str	r3, [r7, #12]
 8000316:	68fb      	ldr	r3, [r7, #12]
 8000318:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 800031c:	d3ef      	bcc.n	80002fe <escreve2fb+0xe>
}
 800031e:	bf00      	nop
 8000320:	bf00      	nop
 8000322:	3714      	adds	r7, #20
 8000324:	46bd      	mov	sp, r7
 8000326:	bc80      	pop	{r7}
 8000328:	4770      	bx	lr
 800032a:	bf00      	nop
 800032c:	20000244 	.word	0x20000244

08000330 <imprime_LCD>:
//----------------------------------------------------------------------------------------------- 
void imprime_LCD()		// desenha em todo o LCD
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0
	uint32_t i;
	
	for (i=0 ; i < 504 ; i++)
 8000336:	2300      	movs	r3, #0
 8000338:	607b      	str	r3, [r7, #4]
 800033a:	e009      	b.n	8000350 <imprime_LCD+0x20>
		data_LCD(fb[i]);
 800033c:	4a09      	ldr	r2, [pc, #36]	; (8000364 <imprime_LCD+0x34>)
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	4413      	add	r3, r2
 8000342:	781b      	ldrb	r3, [r3, #0]
 8000344:	4618      	mov	r0, r3
 8000346:	f7ff ff49 	bl	80001dc <data_LCD>
	for (i=0 ; i < 504 ; i++)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	3301      	adds	r3, #1
 800034e:	607b      	str	r3, [r7, #4]
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8000356:	d3f1      	bcc.n	800033c <imprime_LCD+0xc>
}
 8000358:	bf00      	nop
 800035a:	bf00      	nop
 800035c:	3708      	adds	r7, #8
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	20000244 	.word	0x20000244

08000368 <caractere_LCD>:
/* This function takes in a character, looks it up in the font table/array and writes it to the screen
 * each character is 8 bits tall and 5 bits wide. We pad one blank column of pixels on each side of 
 * the character for readability.																	
 * Os caracteres s� podem ser escritos na linha correspondente ao banco	(0-5)							*/
void caractere_LCD(char character) 
{
 8000368:	b480      	push	{r7}
 800036a:	b085      	sub	sp, #20
 800036c:	af00      	add	r7, sp, #0
 800036e:	4603      	mov	r3, r0
 8000370:	71fb      	strb	r3, [r7, #7]
	uint32_t i;
	
	fb[indice_fb] = 0x00;		//Blank vertical line padding
 8000372:	4b18      	ldr	r3, [pc, #96]	; (80003d4 <caractere_LCD+0x6c>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	4a18      	ldr	r2, [pc, #96]	; (80003d8 <caractere_LCD+0x70>)
 8000378:	2100      	movs	r1, #0
 800037a:	54d1      	strb	r1, [r2, r3]
	indice_fb++;
 800037c:	4b15      	ldr	r3, [pc, #84]	; (80003d4 <caractere_LCD+0x6c>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	3301      	adds	r3, #1
 8000382:	4a14      	ldr	r2, [pc, #80]	; (80003d4 <caractere_LCD+0x6c>)
 8000384:	6013      	str	r3, [r2, #0]

	for( i= 0 ; i < 5 ; i++)
 8000386:	2300      	movs	r3, #0
 8000388:	60fb      	str	r3, [r7, #12]
 800038a:	e016      	b.n	80003ba <caractere_LCD+0x52>
	{
		fb[indice_fb] = ASCII[character - 0x20][i];//0x20 is the ASCII character for Space (' '). The font table starts with this character
 800038c:	79fb      	ldrb	r3, [r7, #7]
 800038e:	f1a3 0220 	sub.w	r2, r3, #32
 8000392:	4b10      	ldr	r3, [pc, #64]	; (80003d4 <caractere_LCD+0x6c>)
 8000394:	6819      	ldr	r1, [r3, #0]
 8000396:	4811      	ldr	r0, [pc, #68]	; (80003dc <caractere_LCD+0x74>)
 8000398:	4613      	mov	r3, r2
 800039a:	009b      	lsls	r3, r3, #2
 800039c:	4413      	add	r3, r2
 800039e:	18c2      	adds	r2, r0, r3
 80003a0:	68fb      	ldr	r3, [r7, #12]
 80003a2:	4413      	add	r3, r2
 80003a4:	781a      	ldrb	r2, [r3, #0]
 80003a6:	4b0c      	ldr	r3, [pc, #48]	; (80003d8 <caractere_LCD+0x70>)
 80003a8:	545a      	strb	r2, [r3, r1]
		indice_fb++;
 80003aa:	4b0a      	ldr	r3, [pc, #40]	; (80003d4 <caractere_LCD+0x6c>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	3301      	adds	r3, #1
 80003b0:	4a08      	ldr	r2, [pc, #32]	; (80003d4 <caractere_LCD+0x6c>)
 80003b2:	6013      	str	r3, [r2, #0]
	for( i= 0 ; i < 5 ; i++)
 80003b4:	68fb      	ldr	r3, [r7, #12]
 80003b6:	3301      	adds	r3, #1
 80003b8:	60fb      	str	r3, [r7, #12]
 80003ba:	68fb      	ldr	r3, [r7, #12]
 80003bc:	2b04      	cmp	r3, #4
 80003be:	d9e5      	bls.n	800038c <caractere_LCD+0x24>
	}
	
	fb[indice_fb] = 0x00; //Blank vertical line padding
 80003c0:	4b04      	ldr	r3, [pc, #16]	; (80003d4 <caractere_LCD+0x6c>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	4a04      	ldr	r2, [pc, #16]	; (80003d8 <caractere_LCD+0x70>)
 80003c6:	2100      	movs	r1, #0
 80003c8:	54d1      	strb	r1, [r2, r3]
}
 80003ca:	bf00      	nop
 80003cc:	3714      	adds	r7, #20
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bc80      	pop	{r7}
 80003d2:	4770      	bx	lr
 80003d4:	2000043c 	.word	0x2000043c
 80003d8:	20000244 	.word	0x20000244
 80003dc:	08004f44 	.word	0x08004f44

080003e0 <string_LCD>:
//----------------------------------------------------------------------------------------------- 
void string_LCD(char *msg)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b082      	sub	sp, #8
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
	while(*msg)
 80003e8:	e006      	b.n	80003f8 <string_LCD+0x18>
		caractere_LCD(*msg++);
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	1c5a      	adds	r2, r3, #1
 80003ee:	607a      	str	r2, [r7, #4]
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	4618      	mov	r0, r3
 80003f4:	f7ff ffb8 	bl	8000368 <caractere_LCD>
	while(*msg)
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d1f4      	bne.n	80003ea <string_LCD+0xa>
}
 8000400:	bf00      	nop
 8000402:	bf00      	nop
 8000404:	3708      	adds	r7, #8
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}
	...

0800040c <limpa_LCD>:

}
//----------------------------------------------------------------------------------------------- 
//Clears the LCD by writing zeros to the entire screen
void limpa_LCD() 
{
 800040c:	b480      	push	{r7}
 800040e:	b083      	sub	sp, #12
 8000410:	af00      	add	r7, sp, #0
	uint32_t i;
	
	for ( i= 0 ; i < 504 ; i++)
 8000412:	2300      	movs	r3, #0
 8000414:	607b      	str	r3, [r7, #4]
 8000416:	e007      	b.n	8000428 <limpa_LCD+0x1c>
		fb[i] = 0x00;
 8000418:	4a08      	ldr	r2, [pc, #32]	; (800043c <limpa_LCD+0x30>)
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	4413      	add	r3, r2
 800041e:	2200      	movs	r2, #0
 8000420:	701a      	strb	r2, [r3, #0]
	for ( i= 0 ; i < 504 ; i++)
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	3301      	adds	r3, #1
 8000426:	607b      	str	r3, [r7, #4]
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 800042e:	d3f3      	bcc.n	8000418 <limpa_LCD+0xc>
}
 8000430:	bf00      	nop
 8000432:	bf00      	nop
 8000434:	370c      	adds	r7, #12
 8000436:	46bd      	mov	sp, r7
 8000438:	bc80      	pop	{r7}
 800043a:	4770      	bx	lr
 800043c:	20000244 	.word	0x20000244

08000440 <desenha_pixel>:
// Desenha pixel 
//----------------------------------------------------------------------------------------------- 
void desenha_pixel(uint32_t x,				/* ponto horizontal para o pixel: 0 -> 83 (esq -> dir)	*/
				   uint32_t y,				/* ponto vertical para o pixel: 0 -> 47 (cima -> baixo)	*/
				   uint32_t propr)			/* 0 =  apaga pixel, 1 = liga pixel				*/
{
 8000440:	b480      	push	{r7}
 8000442:	b087      	sub	sp, #28
 8000444:	af00      	add	r7, sp, #0
 8000446:	60f8      	str	r0, [r7, #12]
 8000448:	60b9      	str	r1, [r7, #8]
 800044a:	607a      	str	r2, [r7, #4]
	uint32_t i;
	
	if(x>83)	x=83;
 800044c:	68fb      	ldr	r3, [r7, #12]
 800044e:	2b53      	cmp	r3, #83	; 0x53
 8000450:	d901      	bls.n	8000456 <desenha_pixel+0x16>
 8000452:	2353      	movs	r3, #83	; 0x53
 8000454:	60fb      	str	r3, [r7, #12]
	if(y>47)	y=47;
 8000456:	68bb      	ldr	r3, [r7, #8]
 8000458:	2b2f      	cmp	r3, #47	; 0x2f
 800045a:	d901      	bls.n	8000460 <desenha_pixel+0x20>
 800045c:	232f      	movs	r3, #47	; 0x2f
 800045e:	60bb      	str	r3, [r7, #8]
	
	i = x + (84*(y/8));		/* determina��o do indice do byte a ser alterado [0 - 503]	*/
 8000460:	68bb      	ldr	r3, [r7, #8]
 8000462:	08db      	lsrs	r3, r3, #3
 8000464:	2254      	movs	r2, #84	; 0x54
 8000466:	fb02 f303 	mul.w	r3, r2, r3
 800046a:	68fa      	ldr	r2, [r7, #12]
 800046c:	4413      	add	r3, r2
 800046e:	617b      	str	r3, [r7, #20]
	
	if(propr==0)
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	2b00      	cmp	r3, #0
 8000474:	d116      	bne.n	80004a4 <desenha_pixel+0x64>
		clr_bit(fb[i],y%8);
 8000476:	4a18      	ldr	r2, [pc, #96]	; (80004d8 <desenha_pixel+0x98>)
 8000478:	697b      	ldr	r3, [r7, #20]
 800047a:	4413      	add	r3, r2
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	b25a      	sxtb	r2, r3
 8000480:	68bb      	ldr	r3, [r7, #8]
 8000482:	f003 0307 	and.w	r3, r3, #7
 8000486:	2101      	movs	r1, #1
 8000488:	fa01 f303 	lsl.w	r3, r1, r3
 800048c:	b25b      	sxtb	r3, r3
 800048e:	43db      	mvns	r3, r3
 8000490:	b25b      	sxtb	r3, r3
 8000492:	4013      	ands	r3, r2
 8000494:	b25b      	sxtb	r3, r3
 8000496:	b2d9      	uxtb	r1, r3
 8000498:	4a0f      	ldr	r2, [pc, #60]	; (80004d8 <desenha_pixel+0x98>)
 800049a:	697b      	ldr	r3, [r7, #20]
 800049c:	4413      	add	r3, r2
 800049e:	460a      	mov	r2, r1
 80004a0:	701a      	strb	r2, [r3, #0]
	else
		set_bit(fb[i],y%8);
	
}
 80004a2:	e013      	b.n	80004cc <desenha_pixel+0x8c>
		set_bit(fb[i],y%8);
 80004a4:	4a0c      	ldr	r2, [pc, #48]	; (80004d8 <desenha_pixel+0x98>)
 80004a6:	697b      	ldr	r3, [r7, #20]
 80004a8:	4413      	add	r3, r2
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	b25a      	sxtb	r2, r3
 80004ae:	68bb      	ldr	r3, [r7, #8]
 80004b0:	f003 0307 	and.w	r3, r3, #7
 80004b4:	2101      	movs	r1, #1
 80004b6:	fa01 f303 	lsl.w	r3, r1, r3
 80004ba:	b25b      	sxtb	r3, r3
 80004bc:	4313      	orrs	r3, r2
 80004be:	b25b      	sxtb	r3, r3
 80004c0:	b2d9      	uxtb	r1, r3
 80004c2:	4a05      	ldr	r2, [pc, #20]	; (80004d8 <desenha_pixel+0x98>)
 80004c4:	697b      	ldr	r3, [r7, #20]
 80004c6:	4413      	add	r3, r2
 80004c8:	460a      	mov	r2, r1
 80004ca:	701a      	strb	r2, [r3, #0]
}
 80004cc:	bf00      	nop
 80004ce:	371c      	adds	r7, #28
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bc80      	pop	{r7}
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop
 80004d8:	20000244 	.word	0x20000244

080004dc <desenha_fig>:
											// Caso se deseje alterar a largura e altura da figura
											//    p.x2  e  p.y2 devem ser diferentes de zero, determinando as novas medidas
											// Caso se deseje imprimir a partir de um ponto no meio da figura (se n�o empregados devem ser zero)
											//    p.x3 e p.y3 determinam esse ponto
				const struct figura_t *f)	// ponteiro para a figura definido pelo tipo figura_t
{
 80004dc:	b590      	push	{r4, r7, lr}
 80004de:	b08b      	sub	sp, #44	; 0x2c
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
 80004e4:	6039      	str	r1, [r7, #0]
	uint32_t x, y, larg, alt, i, j, ajx, ajy;
	
	x = p->x1;
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	627b      	str	r3, [r7, #36]	; 0x24
	y = p->y1;
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	685b      	ldr	r3, [r3, #4]
 80004f0:	623b      	str	r3, [r7, #32]
	
	// corrige limites para P1
	if(x > 83)  x = 83;
 80004f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004f4:	2b53      	cmp	r3, #83	; 0x53
 80004f6:	d901      	bls.n	80004fc <desenha_fig+0x20>
 80004f8:	2353      	movs	r3, #83	; 0x53
 80004fa:	627b      	str	r3, [r7, #36]	; 0x24
	if(y > 47)  y = 47;
 80004fc:	6a3b      	ldr	r3, [r7, #32]
 80004fe:	2b2f      	cmp	r3, #47	; 0x2f
 8000500:	d901      	bls.n	8000506 <desenha_fig+0x2a>
 8000502:	232f      	movs	r3, #47	; 0x2f
 8000504:	623b      	str	r3, [r7, #32]
	
	larg = f->largura;
 8000506:	683b      	ldr	r3, [r7, #0]
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	61fb      	str	r3, [r7, #28]
	alt = f->altura;
 800050c:	683b      	ldr	r3, [r7, #0]
 800050e:	785b      	ldrb	r3, [r3, #1]
 8000510:	61bb      	str	r3, [r7, #24]
	
	// caso se deseje outra dimensao de impressao da figura que n�o a definida por padrao
	if((p->x2!=0) && (p->y2!=0)) 
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	689b      	ldr	r3, [r3, #8]
 8000516:	2b00      	cmp	r3, #0
 8000518:	d00a      	beq.n	8000530 <desenha_fig+0x54>
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	68db      	ldr	r3, [r3, #12]
 800051e:	2b00      	cmp	r3, #0
 8000520:	d006      	beq.n	8000530 <desenha_fig+0x54>
	{
		larg = p->x2;
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	689b      	ldr	r3, [r3, #8]
 8000526:	61fb      	str	r3, [r7, #28]
		alt = p->y2;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	68db      	ldr	r3, [r3, #12]
 800052c:	61bb      	str	r3, [r7, #24]
 800052e:	e00d      	b.n	800054c <desenha_fig+0x70>
	}
	else if((p->x3!=0) && (p->y3!=0)) // correcao se valor maior que o permitido
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	691b      	ldr	r3, [r3, #16]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d009      	beq.n	800054c <desenha_fig+0x70>
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	695b      	ldr	r3, [r3, #20]
 800053c:	2b00      	cmp	r3, #0
 800053e:	d005      	beq.n	800054c <desenha_fig+0x70>
	{
		larg = p->x3;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	691b      	ldr	r3, [r3, #16]
 8000544:	61fb      	str	r3, [r7, #28]
		alt = p->y3;
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	695b      	ldr	r3, [r3, #20]
 800054a:	61bb      	str	r3, [r7, #24]
	}
	// eventual correcao para a altura e largura
	if(larg > f->largura)
 800054c:	683b      	ldr	r3, [r7, #0]
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	461a      	mov	r2, r3
 8000552:	69fb      	ldr	r3, [r7, #28]
 8000554:	4293      	cmp	r3, r2
 8000556:	d902      	bls.n	800055e <desenha_fig+0x82>
		larg = f->largura;
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	61fb      	str	r3, [r7, #28]
	if(alt > f->altura)
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	785b      	ldrb	r3, [r3, #1]
 8000562:	461a      	mov	r2, r3
 8000564:	69bb      	ldr	r3, [r7, #24]
 8000566:	4293      	cmp	r3, r2
 8000568:	d902      	bls.n	8000570 <desenha_fig+0x94>
		alt = f->altura;		
 800056a:	683b      	ldr	r3, [r7, #0]
 800056c:	785b      	ldrb	r3, [r3, #1]
 800056e:	61bb      	str	r3, [r7, #24]
		
	//corrigir dimensoes da figura para dentro da �rea de impressao
	if((x+larg)>84)
 8000570:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000572:	69fb      	ldr	r3, [r7, #28]
 8000574:	4413      	add	r3, r2
 8000576:	2b54      	cmp	r3, #84	; 0x54
 8000578:	d903      	bls.n	8000582 <desenha_fig+0xa6>
		larg = 84 - x;
 800057a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800057c:	f1c3 0354 	rsb	r3, r3, #84	; 0x54
 8000580:	61fb      	str	r3, [r7, #28]
	if((y+alt)>48)
 8000582:	6a3a      	ldr	r2, [r7, #32]
 8000584:	69bb      	ldr	r3, [r7, #24]
 8000586:	4413      	add	r3, r2
 8000588:	2b30      	cmp	r3, #48	; 0x30
 800058a:	d903      	bls.n	8000594 <desenha_fig+0xb8>
		alt = 48 - y;
 800058c:	6a3b      	ldr	r3, [r7, #32]
 800058e:	f1c3 0330 	rsb	r3, r3, #48	; 0x30
 8000592:	61bb      	str	r3, [r7, #24]
	
	//------------------------------------------------------------------------------------------
	if((p->x3!=0) && (p->y3!=0))
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	691b      	ldr	r3, [r3, #16]
 8000598:	2b00      	cmp	r3, #0
 800059a:	d047      	beq.n	800062c <desenha_fig+0x150>
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	695b      	ldr	r3, [r3, #20]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d043      	beq.n	800062c <desenha_fig+0x150>
	{
		ajx = f->largura - larg;
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	461a      	mov	r2, r3
 80005aa:	69fb      	ldr	r3, [r7, #28]
 80005ac:	1ad3      	subs	r3, r2, r3
 80005ae:	60fb      	str	r3, [r7, #12]
		ajy = f->altura - alt;
 80005b0:	683b      	ldr	r3, [r7, #0]
 80005b2:	785b      	ldrb	r3, [r3, #1]
 80005b4:	461a      	mov	r2, r3
 80005b6:	69bb      	ldr	r3, [r7, #24]
 80005b8:	1ad3      	subs	r3, r2, r3
 80005ba:	60bb      	str	r3, [r7, #8]
		
		for(j=0; j<alt; j++)
 80005bc:	2300      	movs	r3, #0
 80005be:	613b      	str	r3, [r7, #16]
 80005c0:	e02f      	b.n	8000622 <desenha_fig+0x146>
		{
			for(i=0; i<larg; i++) // canto inferior direito
 80005c2:	2300      	movs	r3, #0
 80005c4:	617b      	str	r3, [r7, #20]
 80005c6:	e025      	b.n	8000614 <desenha_fig+0x138>
			{
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ajx + (((j+ajy)/8)*f->largura)], (j+ajy)%8));
 80005c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005ca:	697b      	ldr	r3, [r7, #20]
 80005cc:	18d0      	adds	r0, r2, r3
 80005ce:	6a3a      	ldr	r2, [r7, #32]
 80005d0:	693b      	ldr	r3, [r7, #16]
 80005d2:	18d4      	adds	r4, r2, r3
 80005d4:	697a      	ldr	r2, [r7, #20]
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	441a      	add	r2, r3
 80005da:	6939      	ldr	r1, [r7, #16]
 80005dc:	68bb      	ldr	r3, [r7, #8]
 80005de:	440b      	add	r3, r1
 80005e0:	08db      	lsrs	r3, r3, #3
 80005e2:	6839      	ldr	r1, [r7, #0]
 80005e4:	7809      	ldrb	r1, [r1, #0]
 80005e6:	fb01 f303 	mul.w	r3, r1, r3
 80005ea:	4413      	add	r3, r2
 80005ec:	683a      	ldr	r2, [r7, #0]
 80005ee:	4413      	add	r3, r2
 80005f0:	789b      	ldrb	r3, [r3, #2]
 80005f2:	4619      	mov	r1, r3
 80005f4:	693a      	ldr	r2, [r7, #16]
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	4413      	add	r3, r2
 80005fa:	f003 0307 	and.w	r3, r3, #7
 80005fe:	2201      	movs	r2, #1
 8000600:	fa02 f303 	lsl.w	r3, r2, r3
 8000604:	400b      	ands	r3, r1
 8000606:	461a      	mov	r2, r3
 8000608:	4621      	mov	r1, r4
 800060a:	f7ff ff19 	bl	8000440 <desenha_pixel>
			for(i=0; i<larg; i++) // canto inferior direito
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	3301      	adds	r3, #1
 8000612:	617b      	str	r3, [r7, #20]
 8000614:	697a      	ldr	r2, [r7, #20]
 8000616:	69fb      	ldr	r3, [r7, #28]
 8000618:	429a      	cmp	r2, r3
 800061a:	d3d5      	bcc.n	80005c8 <desenha_fig+0xec>
		for(j=0; j<alt; j++)
 800061c:	693b      	ldr	r3, [r7, #16]
 800061e:	3301      	adds	r3, #1
 8000620:	613b      	str	r3, [r7, #16]
 8000622:	693a      	ldr	r2, [r7, #16]
 8000624:	69bb      	ldr	r3, [r7, #24]
 8000626:	429a      	cmp	r2, r3
 8000628:	d3cb      	bcc.n	80005c2 <desenha_fig+0xe6>
	if((p->x3!=0) && (p->y3!=0))
 800062a:	e030      	b.n	800068e <desenha_fig+0x1b2>
			}
		}
	}
	else// impressao de figura normal ou menor (com p.x2!=0 e p.y2!=0)
	{
		for(j=0; j<alt; j++)
 800062c:	2300      	movs	r3, #0
 800062e:	613b      	str	r3, [r7, #16]
 8000630:	e028      	b.n	8000684 <desenha_fig+0x1a8>
		{
			for(i=0; i<larg; i++)
 8000632:	2300      	movs	r3, #0
 8000634:	617b      	str	r3, [r7, #20]
 8000636:	e01e      	b.n	8000676 <desenha_fig+0x19a>
			{
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ((j/8)*f->largura)], j%8));
 8000638:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	18d0      	adds	r0, r2, r3
 800063e:	6a3a      	ldr	r2, [r7, #32]
 8000640:	693b      	ldr	r3, [r7, #16]
 8000642:	18d1      	adds	r1, r2, r3
 8000644:	693b      	ldr	r3, [r7, #16]
 8000646:	08db      	lsrs	r3, r3, #3
 8000648:	683a      	ldr	r2, [r7, #0]
 800064a:	7812      	ldrb	r2, [r2, #0]
 800064c:	fb03 f202 	mul.w	r2, r3, r2
 8000650:	697b      	ldr	r3, [r7, #20]
 8000652:	4413      	add	r3, r2
 8000654:	683a      	ldr	r2, [r7, #0]
 8000656:	4413      	add	r3, r2
 8000658:	789b      	ldrb	r3, [r3, #2]
 800065a:	461c      	mov	r4, r3
 800065c:	693b      	ldr	r3, [r7, #16]
 800065e:	f003 0307 	and.w	r3, r3, #7
 8000662:	2201      	movs	r2, #1
 8000664:	fa02 f303 	lsl.w	r3, r2, r3
 8000668:	4023      	ands	r3, r4
 800066a:	461a      	mov	r2, r3
 800066c:	f7ff fee8 	bl	8000440 <desenha_pixel>
			for(i=0; i<larg; i++)
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	3301      	adds	r3, #1
 8000674:	617b      	str	r3, [r7, #20]
 8000676:	697a      	ldr	r2, [r7, #20]
 8000678:	69fb      	ldr	r3, [r7, #28]
 800067a:	429a      	cmp	r2, r3
 800067c:	d3dc      	bcc.n	8000638 <desenha_fig+0x15c>
		for(j=0; j<alt; j++)
 800067e:	693b      	ldr	r3, [r7, #16]
 8000680:	3301      	adds	r3, #1
 8000682:	613b      	str	r3, [r7, #16]
 8000684:	693a      	ldr	r2, [r7, #16]
 8000686:	69bb      	ldr	r3, [r7, #24]
 8000688:	429a      	cmp	r2, r3
 800068a:	d3d2      	bcc.n	8000632 <desenha_fig+0x156>
			}
		}
	}
	//------------------------------------------------------------------------------------------	
}
 800068c:	bf00      	nop
 800068e:	bf00      	nop
 8000690:	372c      	adds	r7, #44	; 0x2c
 8000692:	46bd      	mov	sp, r7
 8000694:	bd90      	pop	{r4, r7, pc}

08000696 <apaga_fig>:
											// Caso se deseje alterar a largura e altura da figura
											//    p.x2  e  p.y2 devem ser diferentes de zero, determinando as novas medidas
											// Caso se deseje imprimir a partir de um ponto no meio da figura (se n�o empregados devem ser zero)
											//    p.x3 e p.y3 determinam esse ponto
				const struct figura_t *f)	// ponteiro para a figura definido pelo tipo figura_t
{
 8000696:	b590      	push	{r4, r7, lr}
 8000698:	b08b      	sub	sp, #44	; 0x2c
 800069a:	af00      	add	r7, sp, #0
 800069c:	6078      	str	r0, [r7, #4]
 800069e:	6039      	str	r1, [r7, #0]
	uint32_t x, y, larg, alt, i, j, ajx, ajy;

	x = p->x1;
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	627b      	str	r3, [r7, #36]	; 0x24
	y = p->y1;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	685b      	ldr	r3, [r3, #4]
 80006aa:	623b      	str	r3, [r7, #32]

	// corrige limites para P1
	if(x > 83)  x = 83;
 80006ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006ae:	2b53      	cmp	r3, #83	; 0x53
 80006b0:	d901      	bls.n	80006b6 <apaga_fig+0x20>
 80006b2:	2353      	movs	r3, #83	; 0x53
 80006b4:	627b      	str	r3, [r7, #36]	; 0x24
	if(y > 47)  y = 47;
 80006b6:	6a3b      	ldr	r3, [r7, #32]
 80006b8:	2b2f      	cmp	r3, #47	; 0x2f
 80006ba:	d901      	bls.n	80006c0 <apaga_fig+0x2a>
 80006bc:	232f      	movs	r3, #47	; 0x2f
 80006be:	623b      	str	r3, [r7, #32]

	larg = f->largura;
 80006c0:	683b      	ldr	r3, [r7, #0]
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	61fb      	str	r3, [r7, #28]
	alt = f->altura;
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	785b      	ldrb	r3, [r3, #1]
 80006ca:	61bb      	str	r3, [r7, #24]

	// caso se deseje outra dimensao de impressao da figura que n�o a definida por padrao
	if((p->x2!=0) && (p->y2!=0))
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	689b      	ldr	r3, [r3, #8]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d00a      	beq.n	80006ea <apaga_fig+0x54>
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	68db      	ldr	r3, [r3, #12]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d006      	beq.n	80006ea <apaga_fig+0x54>
	{
		larg = p->x2;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	689b      	ldr	r3, [r3, #8]
 80006e0:	61fb      	str	r3, [r7, #28]
		alt = p->y2;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	68db      	ldr	r3, [r3, #12]
 80006e6:	61bb      	str	r3, [r7, #24]
 80006e8:	e00d      	b.n	8000706 <apaga_fig+0x70>
	}
	else if((p->x3!=0) && (p->y3!=0)) // correcao se valor maior que o permitido
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	691b      	ldr	r3, [r3, #16]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d009      	beq.n	8000706 <apaga_fig+0x70>
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	695b      	ldr	r3, [r3, #20]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d005      	beq.n	8000706 <apaga_fig+0x70>
	{
		larg = p->x3;
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	691b      	ldr	r3, [r3, #16]
 80006fe:	61fb      	str	r3, [r7, #28]
		alt = p->y3;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	695b      	ldr	r3, [r3, #20]
 8000704:	61bb      	str	r3, [r7, #24]
	}
	// eventual correcao para a altura e largura
	if(larg > f->largura)
 8000706:	683b      	ldr	r3, [r7, #0]
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	461a      	mov	r2, r3
 800070c:	69fb      	ldr	r3, [r7, #28]
 800070e:	4293      	cmp	r3, r2
 8000710:	d902      	bls.n	8000718 <apaga_fig+0x82>
		larg = f->largura;
 8000712:	683b      	ldr	r3, [r7, #0]
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	61fb      	str	r3, [r7, #28]
	if(alt > f->altura)
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	785b      	ldrb	r3, [r3, #1]
 800071c:	461a      	mov	r2, r3
 800071e:	69bb      	ldr	r3, [r7, #24]
 8000720:	4293      	cmp	r3, r2
 8000722:	d902      	bls.n	800072a <apaga_fig+0x94>
		alt = f->altura;
 8000724:	683b      	ldr	r3, [r7, #0]
 8000726:	785b      	ldrb	r3, [r3, #1]
 8000728:	61bb      	str	r3, [r7, #24]

	//corrigir dimensoes da figura para dentro da �rea de impressao
	if((x+larg)>84)
 800072a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800072c:	69fb      	ldr	r3, [r7, #28]
 800072e:	4413      	add	r3, r2
 8000730:	2b54      	cmp	r3, #84	; 0x54
 8000732:	d903      	bls.n	800073c <apaga_fig+0xa6>
		larg = 84 - x;
 8000734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000736:	f1c3 0354 	rsb	r3, r3, #84	; 0x54
 800073a:	61fb      	str	r3, [r7, #28]
	if((y+alt)>48)
 800073c:	6a3a      	ldr	r2, [r7, #32]
 800073e:	69bb      	ldr	r3, [r7, #24]
 8000740:	4413      	add	r3, r2
 8000742:	2b30      	cmp	r3, #48	; 0x30
 8000744:	d903      	bls.n	800074e <apaga_fig+0xb8>
		alt = 48 - y;
 8000746:	6a3b      	ldr	r3, [r7, #32]
 8000748:	f1c3 0330 	rsb	r3, r3, #48	; 0x30
 800074c:	61bb      	str	r3, [r7, #24]

	//------------------------------------------------------------------------------------------
	if((p->x3!=0) && (p->y3!=0))
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	691b      	ldr	r3, [r3, #16]
 8000752:	2b00      	cmp	r3, #0
 8000754:	d047      	beq.n	80007e6 <apaga_fig+0x150>
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	695b      	ldr	r3, [r3, #20]
 800075a:	2b00      	cmp	r3, #0
 800075c:	d043      	beq.n	80007e6 <apaga_fig+0x150>
	{
		ajx = f->largura - larg;
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	461a      	mov	r2, r3
 8000764:	69fb      	ldr	r3, [r7, #28]
 8000766:	1ad3      	subs	r3, r2, r3
 8000768:	60fb      	str	r3, [r7, #12]
		ajy = f->altura - alt;
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	785b      	ldrb	r3, [r3, #1]
 800076e:	461a      	mov	r2, r3
 8000770:	69bb      	ldr	r3, [r7, #24]
 8000772:	1ad3      	subs	r3, r2, r3
 8000774:	60bb      	str	r3, [r7, #8]

		for(j=0; j<alt; j++)
 8000776:	2300      	movs	r3, #0
 8000778:	613b      	str	r3, [r7, #16]
 800077a:	e02f      	b.n	80007dc <apaga_fig+0x146>
		{
			for(i=0; i<larg; i++) // canto inferior direito
 800077c:	2300      	movs	r3, #0
 800077e:	617b      	str	r3, [r7, #20]
 8000780:	e025      	b.n	80007ce <apaga_fig+0x138>
			{
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ajx + (((j+ajy)/8)*f->largura)], (j+ajy)%8));
 8000782:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000784:	697b      	ldr	r3, [r7, #20]
 8000786:	18d0      	adds	r0, r2, r3
 8000788:	6a3a      	ldr	r2, [r7, #32]
 800078a:	693b      	ldr	r3, [r7, #16]
 800078c:	18d4      	adds	r4, r2, r3
 800078e:	697a      	ldr	r2, [r7, #20]
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	441a      	add	r2, r3
 8000794:	6939      	ldr	r1, [r7, #16]
 8000796:	68bb      	ldr	r3, [r7, #8]
 8000798:	440b      	add	r3, r1
 800079a:	08db      	lsrs	r3, r3, #3
 800079c:	6839      	ldr	r1, [r7, #0]
 800079e:	7809      	ldrb	r1, [r1, #0]
 80007a0:	fb01 f303 	mul.w	r3, r1, r3
 80007a4:	4413      	add	r3, r2
 80007a6:	683a      	ldr	r2, [r7, #0]
 80007a8:	4413      	add	r3, r2
 80007aa:	789b      	ldrb	r3, [r3, #2]
 80007ac:	4619      	mov	r1, r3
 80007ae:	693a      	ldr	r2, [r7, #16]
 80007b0:	68bb      	ldr	r3, [r7, #8]
 80007b2:	4413      	add	r3, r2
 80007b4:	f003 0307 	and.w	r3, r3, #7
 80007b8:	2201      	movs	r2, #1
 80007ba:	fa02 f303 	lsl.w	r3, r2, r3
 80007be:	400b      	ands	r3, r1
 80007c0:	461a      	mov	r2, r3
 80007c2:	4621      	mov	r1, r4
 80007c4:	f7ff fe3c 	bl	8000440 <desenha_pixel>
			for(i=0; i<larg; i++) // canto inferior direito
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	3301      	adds	r3, #1
 80007cc:	617b      	str	r3, [r7, #20]
 80007ce:	697a      	ldr	r2, [r7, #20]
 80007d0:	69fb      	ldr	r3, [r7, #28]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d3d5      	bcc.n	8000782 <apaga_fig+0xec>
		for(j=0; j<alt; j++)
 80007d6:	693b      	ldr	r3, [r7, #16]
 80007d8:	3301      	adds	r3, #1
 80007da:	613b      	str	r3, [r7, #16]
 80007dc:	693a      	ldr	r2, [r7, #16]
 80007de:	69bb      	ldr	r3, [r7, #24]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	d3cb      	bcc.n	800077c <apaga_fig+0xe6>
	if((p->x3!=0) && (p->y3!=0))
 80007e4:	e030      	b.n	8000848 <apaga_fig+0x1b2>
			}
		}
	}
	else// impressao de figura normal ou menor (com p.x2!=0 e p.y2!=0)
	{
		for(j=0; j<alt; j++)
 80007e6:	2300      	movs	r3, #0
 80007e8:	613b      	str	r3, [r7, #16]
 80007ea:	e028      	b.n	800083e <apaga_fig+0x1a8>
		{
			for(i=0; i<larg; i++)
 80007ec:	2300      	movs	r3, #0
 80007ee:	617b      	str	r3, [r7, #20]
 80007f0:	e01e      	b.n	8000830 <apaga_fig+0x19a>
			{
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ((j/8)*f->largura)], j%8));
 80007f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	18d0      	adds	r0, r2, r3
 80007f8:	6a3a      	ldr	r2, [r7, #32]
 80007fa:	693b      	ldr	r3, [r7, #16]
 80007fc:	18d1      	adds	r1, r2, r3
 80007fe:	693b      	ldr	r3, [r7, #16]
 8000800:	08db      	lsrs	r3, r3, #3
 8000802:	683a      	ldr	r2, [r7, #0]
 8000804:	7812      	ldrb	r2, [r2, #0]
 8000806:	fb03 f202 	mul.w	r2, r3, r2
 800080a:	697b      	ldr	r3, [r7, #20]
 800080c:	4413      	add	r3, r2
 800080e:	683a      	ldr	r2, [r7, #0]
 8000810:	4413      	add	r3, r2
 8000812:	789b      	ldrb	r3, [r3, #2]
 8000814:	461c      	mov	r4, r3
 8000816:	693b      	ldr	r3, [r7, #16]
 8000818:	f003 0307 	and.w	r3, r3, #7
 800081c:	2201      	movs	r2, #1
 800081e:	fa02 f303 	lsl.w	r3, r2, r3
 8000822:	4023      	ands	r3, r4
 8000824:	461a      	mov	r2, r3
 8000826:	f7ff fe0b 	bl	8000440 <desenha_pixel>
			for(i=0; i<larg; i++)
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	3301      	adds	r3, #1
 800082e:	617b      	str	r3, [r7, #20]
 8000830:	697a      	ldr	r2, [r7, #20]
 8000832:	69fb      	ldr	r3, [r7, #28]
 8000834:	429a      	cmp	r2, r3
 8000836:	d3dc      	bcc.n	80007f2 <apaga_fig+0x15c>
		for(j=0; j<alt; j++)
 8000838:	693b      	ldr	r3, [r7, #16]
 800083a:	3301      	adds	r3, #1
 800083c:	613b      	str	r3, [r7, #16]
 800083e:	693a      	ldr	r2, [r7, #16]
 8000840:	69bb      	ldr	r3, [r7, #24]
 8000842:	429a      	cmp	r2, r3
 8000844:	d3d2      	bcc.n	80007ec <apaga_fig+0x156>
			}
		}
	}
	//------------------------------------------------------------------------------------------
}
 8000846:	bf00      	nop
 8000848:	bf00      	nop
 800084a:	372c      	adds	r7, #44	; 0x2c
 800084c:	46bd      	mov	sp, r7
 800084e:	bd90      	pop	{r4, r7, pc}

08000850 <escreve_Nr_Peq>:
//----------------------------------------------------------------------------------------------
void escreve_Nr_Peq(uint32_t x, uint32_t y, int32_t valor, uint32_t quant2Print) // quant2Print = 0, imprime todos os digitos
{
 8000850:	b590      	push	{r4, r7, lr}
 8000852:	b08d      	sub	sp, #52	; 0x34
 8000854:	af00      	add	r7, sp, #0
 8000856:	60f8      	str	r0, [r7, #12]
 8000858:	60b9      	str	r1, [r7, #8]
 800085a:	607a      	str	r2, [r7, #4]
 800085c:	603b      	str	r3, [r7, #0]
	uint32_t n=0, i, j, px=0, neg=0;
 800085e:	2300      	movs	r3, #0
 8000860:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000862:	2300      	movs	r3, #0
 8000864:	623b      	str	r3, [r7, #32]
 8000866:	2300      	movs	r3, #0
 8000868:	61fb      	str	r3, [r7, #28]
	unsigned char digitos[11];	// m�ximo de 10 digitos com um digito de sinal

	for(i=0; i<11; i++)
 800086a:	2300      	movs	r3, #0
 800086c:	62bb      	str	r3, [r7, #40]	; 0x28
 800086e:	e008      	b.n	8000882 <escreve_Nr_Peq+0x32>
		digitos[i] = ' ';
 8000870:	f107 0210 	add.w	r2, r7, #16
 8000874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000876:	4413      	add	r3, r2
 8000878:	2220      	movs	r2, #32
 800087a:	701a      	strb	r2, [r3, #0]
	for(i=0; i<11; i++)
 800087c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800087e:	3301      	adds	r3, #1
 8000880:	62bb      	str	r3, [r7, #40]	; 0x28
 8000882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000884:	2b0a      	cmp	r3, #10
 8000886:	d9f3      	bls.n	8000870 <escreve_Nr_Peq+0x20>
		
	if(valor<0)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	2b00      	cmp	r3, #0
 800088c:	da04      	bge.n	8000898 <escreve_Nr_Peq+0x48>
	{
		neg=1;
 800088e:	2301      	movs	r3, #1
 8000890:	61fb      	str	r3, [r7, #28]
		valor = valor*-1;
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	425b      	negs	r3, r3
 8000896:	607b      	str	r3, [r7, #4]
	}

	do
	{
		digitos[n] = valor%10;	//pega o resto da divisao por 10
 8000898:	687a      	ldr	r2, [r7, #4]
 800089a:	4b52      	ldr	r3, [pc, #328]	; (80009e4 <escreve_Nr_Peq+0x194>)
 800089c:	fb83 1302 	smull	r1, r3, r3, r2
 80008a0:	1099      	asrs	r1, r3, #2
 80008a2:	17d3      	asrs	r3, r2, #31
 80008a4:	1ac9      	subs	r1, r1, r3
 80008a6:	460b      	mov	r3, r1
 80008a8:	009b      	lsls	r3, r3, #2
 80008aa:	440b      	add	r3, r1
 80008ac:	005b      	lsls	r3, r3, #1
 80008ae:	1ad1      	subs	r1, r2, r3
 80008b0:	b2c9      	uxtb	r1, r1
 80008b2:	f107 0210 	add.w	r2, r7, #16
 80008b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008b8:	4413      	add	r3, r2
 80008ba:	460a      	mov	r2, r1
 80008bc:	701a      	strb	r2, [r3, #0]
		valor /=10;						//pega o inteiro da divis�o por 10
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	4a48      	ldr	r2, [pc, #288]	; (80009e4 <escreve_Nr_Peq+0x194>)
 80008c2:	fb82 1203 	smull	r1, r2, r2, r3
 80008c6:	1092      	asrs	r2, r2, #2
 80008c8:	17db      	asrs	r3, r3, #31
 80008ca:	1ad3      	subs	r3, r2, r3
 80008cc:	607b      	str	r3, [r7, #4]
		n++;
 80008ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008d0:	3301      	adds	r3, #1
 80008d2:	62fb      	str	r3, [r7, #44]	; 0x2c
		
	}while (valor!=0);
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d1de      	bne.n	8000898 <escreve_Nr_Peq+0x48>
	
	if(neg!=0)
 80008da:	69fb      	ldr	r3, [r7, #28]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d008      	beq.n	80008f2 <escreve_Nr_Peq+0xa2>
	{
		digitos[n] = '-';	// sinal de menos
 80008e0:	f107 0210 	add.w	r2, r7, #16
 80008e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008e6:	4413      	add	r3, r2
 80008e8:	222d      	movs	r2, #45	; 0x2d
 80008ea:	701a      	strb	r2, [r3, #0]
		n++;
 80008ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008ee:	3301      	adds	r3, #1
 80008f0:	62fb      	str	r3, [r7, #44]	; 0x2c
		
	}
	
	if(quant2Print != 0)
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <escreve_Nr_Peq+0xac>
		n = quant2Print;
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	
	do
	{
		for(i=0; i<4; i++)		// largura
 80008fc:	2300      	movs	r3, #0
 80008fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8000900:	e05e      	b.n	80009c0 <escreve_Nr_Peq+0x170>
		{
			for(j=0; j<5; j++)	// altura
 8000902:	2300      	movs	r3, #0
 8000904:	627b      	str	r3, [r7, #36]	; 0x24
 8000906:	e055      	b.n	80009b4 <escreve_Nr_Peq+0x164>
			{
				if(digitos[n-1] == '-')
 8000908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800090a:	3b01      	subs	r3, #1
 800090c:	3330      	adds	r3, #48	; 0x30
 800090e:	443b      	add	r3, r7
 8000910:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8000914:	2b2d      	cmp	r3, #45	; 0x2d
 8000916:	d116      	bne.n	8000946 <escreve_Nr_Peq+0xf6>
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
 8000918:	68fa      	ldr	r2, [r7, #12]
 800091a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800091c:	441a      	add	r2, r3
 800091e:	6a3b      	ldr	r3, [r7, #32]
 8000920:	009b      	lsls	r3, r3, #2
 8000922:	18d0      	adds	r0, r2, r3
 8000924:	68ba      	ldr	r2, [r7, #8]
 8000926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000928:	18d1      	adds	r1, r2, r3
 800092a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800092c:	3328      	adds	r3, #40	; 0x28
 800092e:	4a2e      	ldr	r2, [pc, #184]	; (80009e8 <escreve_Nr_Peq+0x198>)
 8000930:	5cd3      	ldrb	r3, [r2, r3]
 8000932:	461c      	mov	r4, r3
 8000934:	2201      	movs	r2, #1
 8000936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000938:	fa02 f303 	lsl.w	r3, r2, r3
 800093c:	4023      	ands	r3, r4
 800093e:	461a      	mov	r2, r3
 8000940:	f7ff fd7e 	bl	8000440 <desenha_pixel>
 8000944:	e033      	b.n	80009ae <escreve_Nr_Peq+0x15e>
				else if(digitos[n-1] != ' ')
 8000946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000948:	3b01      	subs	r3, #1
 800094a:	3330      	adds	r3, #48	; 0x30
 800094c:	443b      	add	r3, r7
 800094e:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8000952:	2b20      	cmp	r3, #32
 8000954:	d01e      	beq.n	8000994 <escreve_Nr_Peq+0x144>
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + (4*digitos[n-1])], j));
 8000956:	68fa      	ldr	r2, [r7, #12]
 8000958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800095a:	441a      	add	r2, r3
 800095c:	6a3b      	ldr	r3, [r7, #32]
 800095e:	009b      	lsls	r3, r3, #2
 8000960:	18d0      	adds	r0, r2, r3
 8000962:	68ba      	ldr	r2, [r7, #8]
 8000964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000966:	18d1      	adds	r1, r2, r3
 8000968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800096a:	3b01      	subs	r3, #1
 800096c:	3330      	adds	r3, #48	; 0x30
 800096e:	443b      	add	r3, r7
 8000970:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8000974:	009b      	lsls	r3, r3, #2
 8000976:	461a      	mov	r2, r3
 8000978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800097a:	4413      	add	r3, r2
 800097c:	4a1a      	ldr	r2, [pc, #104]	; (80009e8 <escreve_Nr_Peq+0x198>)
 800097e:	5cd3      	ldrb	r3, [r2, r3]
 8000980:	461c      	mov	r4, r3
 8000982:	2201      	movs	r2, #1
 8000984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000986:	fa02 f303 	lsl.w	r3, r2, r3
 800098a:	4023      	ands	r3, r4
 800098c:	461a      	mov	r2, r3
 800098e:	f7ff fd57 	bl	8000440 <desenha_pixel>
 8000992:	e00c      	b.n	80009ae <escreve_Nr_Peq+0x15e>
				else
					desenha_pixel((x+i) + (4*px) , y + j,  0);
 8000994:	68fa      	ldr	r2, [r7, #12]
 8000996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000998:	441a      	add	r2, r3
 800099a:	6a3b      	ldr	r3, [r7, #32]
 800099c:	009b      	lsls	r3, r3, #2
 800099e:	18d0      	adds	r0, r2, r3
 80009a0:	68ba      	ldr	r2, [r7, #8]
 80009a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a4:	4413      	add	r3, r2
 80009a6:	2200      	movs	r2, #0
 80009a8:	4619      	mov	r1, r3
 80009aa:	f7ff fd49 	bl	8000440 <desenha_pixel>
			for(j=0; j<5; j++)	// altura
 80009ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b0:	3301      	adds	r3, #1
 80009b2:	627b      	str	r3, [r7, #36]	; 0x24
 80009b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b6:	2b04      	cmp	r3, #4
 80009b8:	d9a6      	bls.n	8000908 <escreve_Nr_Peq+0xb8>
		for(i=0; i<4; i++)		// largura
 80009ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009bc:	3301      	adds	r3, #1
 80009be:	62bb      	str	r3, [r7, #40]	; 0x28
 80009c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009c2:	2b03      	cmp	r3, #3
 80009c4:	d99d      	bls.n	8000902 <escreve_Nr_Peq+0xb2>
			}
		} 
		px++;
 80009c6:	6a3b      	ldr	r3, [r7, #32]
 80009c8:	3301      	adds	r3, #1
 80009ca:	623b      	str	r3, [r7, #32]
		n--;
 80009cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009ce:	3b01      	subs	r3, #1
 80009d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	} while (n!=0);
 80009d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d191      	bne.n	80008fc <escreve_Nr_Peq+0xac>
}
 80009d8:	bf00      	nop
 80009da:	bf00      	nop
 80009dc:	3734      	adds	r7, #52	; 0x34
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd90      	pop	{r4, r7, pc}
 80009e2:	bf00      	nop
 80009e4:	66666667 	.word	0x66666667
 80009e8:	08005124 	.word	0x08005124

080009ec <init_LFSR>:
//--------------------------------------------------------------------------------
/*
 * Fun��o que passa o valor "semente" para a variavel utilizada na fun��o prng_LFSR()
 */
void init_LFSR(uint32_t valor)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
	lfsr = valor;
 80009f4:	4a03      	ldr	r2, [pc, #12]	; (8000a04 <init_LFSR+0x18>)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	6013      	str	r3, [r2, #0]
}
 80009fa:	bf00      	nop
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bc80      	pop	{r7}
 8000a02:	4770      	bx	lr
 8000a04:	20000440 	.word	0x20000440

08000a08 <atraso_us>:

#include "atraso.h"

//-----------------------------------------------------------------------------------------
void atraso_us(uint32_t valor)									//argumento passado pelo registrador r0
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
	asm volatile (  "movw r1, #:lower16:const_us	\n\t"
 8000a10:	f240 010c 	movw	r1, #12
 8000a14:	f2c0 0100 	movt	r1, #0
 8000a18:	fb00 f001 	mul.w	r0, r0, r1

08000a1c <r_us>:
 8000a1c:	3801      	subs	r0, #1
 8000a1e:	d1fd      	bne.n	8000a1c <r_us>
					"movt r1, #:upper16:const_us	\n\t"		//r1 = fcpu/3000000 (const_us)
					"mul  r0, r0, r1				\n\t"	    //r0 = valor*(fcpu/3000000), clculo do nmero de repeties do lao
	
					"r_us:	   subs r0, r0, #1		\n\t"
					"bne  r_us						\n\t");		//2 ciclos gastos quando tomado, 1 contrrio
}
 8000a20:	bf00      	nop
 8000a22:	370c      	adds	r7, #12
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bc80      	pop	{r7}
 8000a28:	4770      	bx	lr
	...

08000a2c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	60f8      	str	r0, [r7, #12]
 8000a34:	60b9      	str	r1, [r7, #8]
 8000a36:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	4a06      	ldr	r2, [pc, #24]	; (8000a54 <vApplicationGetIdleTaskMemory+0x28>)
 8000a3c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000a3e:	68bb      	ldr	r3, [r7, #8]
 8000a40:	4a05      	ldr	r2, [pc, #20]	; (8000a58 <vApplicationGetIdleTaskMemory+0x2c>)
 8000a42:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	2280      	movs	r2, #128	; 0x80
 8000a48:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000a4a:	bf00      	nop
 8000a4c:	3714      	adds	r7, #20
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bc80      	pop	{r7}
 8000a52:	4770      	bx	lr
 8000a54:	20000444 	.word	0x20000444
 8000a58:	200004f4 	.word	0x200004f4

08000a5c <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a07      	ldr	r2, [pc, #28]	; (8000a88 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d107      	bne.n	8000a7e <HAL_ADC_ConvCpltCallback+0x22>
	{
		valor_ADC[0]=ADC_buffer[0];
 8000a6e:	4b07      	ldr	r3, [pc, #28]	; (8000a8c <HAL_ADC_ConvCpltCallback+0x30>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4a07      	ldr	r2, [pc, #28]	; (8000a90 <HAL_ADC_ConvCpltCallback+0x34>)
 8000a74:	6013      	str	r3, [r2, #0]
		valor_ADC[1]=ADC_buffer[1];
 8000a76:	4b05      	ldr	r3, [pc, #20]	; (8000a8c <HAL_ADC_ConvCpltCallback+0x30>)
 8000a78:	685b      	ldr	r3, [r3, #4]
 8000a7a:	4a05      	ldr	r2, [pc, #20]	; (8000a90 <HAL_ADC_ConvCpltCallback+0x34>)
 8000a7c:	6053      	str	r3, [r2, #4]
	}
}
 8000a7e:	bf00      	nop
 8000a80:	370c      	adds	r7, #12
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bc80      	pop	{r7}
 8000a86:	4770      	bx	lr
 8000a88:	40012400 	.word	0x40012400
 8000a8c:	20000908 	.word	0x20000908
 8000a90:	20000910 	.word	0x20000910

08000a94 <vTask_LCD_Print>:

//---------------------------------------------------------------------------------------------------
// Tarefa para atualizar periodicamente o LCD
void vTask_LCD_Print(void *pvParameters)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
	while(1) imprime_LCD();
 8000a9c:	f7ff fc48 	bl	8000330 <imprime_LCD>
 8000aa0:	e7fc      	b.n	8000a9c <vTask_LCD_Print+0x8>

08000aa2 <vTask_Desloca>:
TaskParameters taskParamsCarro3_1 = {60, 40, -1, &carro3_1p, &carro1f, &apaga_carro1f, 135}; 		// Carro 3 1
TaskParameters taskParamsCarro3_2 = {40, 40, -1, &carro3_2p, &carro1f, &apaga_carro1f, 135}; 		// Carro 3 2

// createDeslocaTask(posicao inicial X, posicao inicial Y, direção: direita 1 esquerda -1, struct de cada objeto (automovel), figura para desenhar, figura para apagar, velocidade do carro)
void vTask_Desloca(void *pvParameters)
{
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b086      	sub	sp, #24
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	6078      	str	r0, [r7, #4]
	TaskParameters* params = (TaskParameters*)pvParameters;	// Recebe os parametros do conjunto da estrutura definida
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	613b      	str	r3, [r7, #16]

	uint32_t x = params->initialX;		// Posição inicial X
 8000aae:	693b      	ldr	r3, [r7, #16]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	617b      	str	r3, [r7, #20]
	uint32_t y = params->initialY;		// Posição inicial Y
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	685b      	ldr	r3, [r3, #4]
 8000ab8:	60fb      	str	r3, [r7, #12]
	int32_t direcao = params->initialDirecao;	// Direção inicial - Direita: 1 - Esquerda: -1
 8000aba:	693b      	ldr	r3, [r7, #16]
 8000abc:	689b      	ldr	r3, [r3, #8]
 8000abe:	60bb      	str	r3, [r7, #8]

	params->objStruct->x2 = 0;
 8000ac0:	693b      	ldr	r3, [r7, #16]
 8000ac2:	68db      	ldr	r3, [r3, #12]
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	609a      	str	r2, [r3, #8]
	params->objStruct->y2 = 0;
 8000ac8:	693b      	ldr	r3, [r7, #16]
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	2200      	movs	r2, #0
 8000ace:	60da      	str	r2, [r3, #12]
	params->objStruct->x3 = 0;
 8000ad0:	693b      	ldr	r3, [r7, #16]
 8000ad2:	68db      	ldr	r3, [r3, #12]
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	611a      	str	r2, [r3, #16]
	params->objStruct->y3 = 0;
 8000ad8:	693b      	ldr	r3, [r7, #16]
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	2200      	movs	r2, #0
 8000ade:	615a      	str	r2, [r3, #20]

	while (1)
	{
		x += direcao;
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	697a      	ldr	r2, [r7, #20]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	617b      	str	r3, [r7, #20]

		// Se a direção for passada para direita ou para a esquerda
		if(params->initialDirecao == -1) {
 8000ae8:	693b      	ldr	r3, [r7, #16]
 8000aea:	689b      	ldr	r3, [r3, #8]
 8000aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000af0:	d105      	bne.n	8000afe <vTask_Desloca+0x5c>
			if (x <= 0)
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d107      	bne.n	8000b08 <vTask_Desloca+0x66>
			{
				x = 80; 				// Reseta a posição para o lado direito
 8000af8:	2350      	movs	r3, #80	; 0x50
 8000afa:	617b      	str	r3, [r7, #20]
 8000afc:	e004      	b.n	8000b08 <vTask_Desloca+0x66>
			}
		} else {
			if (x >= 80)
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	2b4f      	cmp	r3, #79	; 0x4f
 8000b02:	d901      	bls.n	8000b08 <vTask_Desloca+0x66>
			{
				x = 0;					// Reseta a posição para o lado esquerdo
 8000b04:	2300      	movs	r3, #0
 8000b06:	617b      	str	r3, [r7, #20]
			}
		}

		params->objStruct->x1 = x;
 8000b08:	693b      	ldr	r3, [r7, #16]
 8000b0a:	68db      	ldr	r3, [r3, #12]
 8000b0c:	697a      	ldr	r2, [r7, #20]
 8000b0e:	601a      	str	r2, [r3, #0]
		params->objStruct->y1 = y;
 8000b10:	693b      	ldr	r3, [r7, #16]
 8000b12:	68db      	ldr	r3, [r3, #12]
 8000b14:	68fa      	ldr	r2, [r7, #12]
 8000b16:	605a      	str	r2, [r3, #4]

		desenha_fig(params->objStruct, params->figura);
 8000b18:	693b      	ldr	r3, [r7, #16]
 8000b1a:	68da      	ldr	r2, [r3, #12]
 8000b1c:	693b      	ldr	r3, [r7, #16]
 8000b1e:	691b      	ldr	r3, [r3, #16]
 8000b20:	4619      	mov	r1, r3
 8000b22:	4610      	mov	r0, r2
 8000b24:	f7ff fcda 	bl	80004dc <desenha_fig>
		vTaskDelay(params->delay);
 8000b28:	693b      	ldr	r3, [r7, #16]
 8000b2a:	699b      	ldr	r3, [r3, #24]
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f003 f96b 	bl	8003e08 <vTaskDelay>
		apaga_fig(params->objStruct, params->figura_apaga);
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	68da      	ldr	r2, [r3, #12]
 8000b36:	693b      	ldr	r3, [r7, #16]
 8000b38:	695b      	ldr	r3, [r3, #20]
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	4610      	mov	r0, r2
 8000b3e:	f7ff fdaa 	bl	8000696 <apaga_fig>
		x += direcao;
 8000b42:	e7cd      	b.n	8000ae0 <vTask_Desloca+0x3e>

08000b44 <isHit>:
}
//---------------------------------------------------------------------------------------------------
//---------------------------------------------------------------------------------------------------
// Colisão Nova Estrutura
void isHit(uint32_t x, uint32_t y, const struct pontos_t* objStruct, const struct figura_t* objFigura)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b085      	sub	sp, #20
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	60f8      	str	r0, [r7, #12]
 8000b4c:	60b9      	str	r1, [r7, #8]
 8000b4e:	607a      	str	r2, [r7, #4]
 8000b50:	603b      	str	r3, [r7, #0]
    // Verificação de colisão
    if (x < objStruct->x1 + objFigura->largura &&
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	683a      	ldr	r2, [r7, #0]
 8000b58:	7812      	ldrb	r2, [r2, #0]
 8000b5a:	4413      	add	r3, r2
 8000b5c:	68fa      	ldr	r2, [r7, #12]
 8000b5e:	429a      	cmp	r2, r3
 8000b60:	d223      	bcs.n	8000baa <isHit+0x66>
        x + tri1f.largura > objStruct->x1 &&
 8000b62:	2305      	movs	r3, #5
 8000b64:	461a      	mov	r2, r3
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	441a      	add	r2, r3
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
    if (x < objStruct->x1 + objFigura->largura &&
 8000b6e:	429a      	cmp	r2, r3
 8000b70:	d91b      	bls.n	8000baa <isHit+0x66>
        y_principal < objStruct->y1 + objFigura->altura &&
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	683a      	ldr	r2, [r7, #0]
 8000b78:	7852      	ldrb	r2, [r2, #1]
 8000b7a:	441a      	add	r2, r3
 8000b7c:	4b0d      	ldr	r3, [pc, #52]	; (8000bb4 <isHit+0x70>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
        x + tri1f.largura > objStruct->x1 &&
 8000b80:	429a      	cmp	r2, r3
 8000b82:	d912      	bls.n	8000baa <isHit+0x66>
        y_principal + tri1f.altura > objStruct->y1)
 8000b84:	2303      	movs	r3, #3
 8000b86:	461a      	mov	r2, r3
 8000b88:	4b0a      	ldr	r3, [pc, #40]	; (8000bb4 <isHit+0x70>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	441a      	add	r2, r3
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	685b      	ldr	r3, [r3, #4]
        y_principal < objStruct->y1 + objFigura->altura &&
 8000b92:	429a      	cmp	r2, r3
 8000b94:	d909      	bls.n	8000baa <isHit+0x66>
    {
        // Após a colisão ==> reseta o carro principal e diminui a pontuação
        x = 40;
 8000b96:	2328      	movs	r3, #40	; 0x28
 8000b98:	60fb      	str	r3, [r7, #12]
        y_principal = 45;
 8000b9a:	4b06      	ldr	r3, [pc, #24]	; (8000bb4 <isHit+0x70>)
 8000b9c:	222d      	movs	r2, #45	; 0x2d
 8000b9e:	601a      	str	r2, [r3, #0]
        score_carro--;
 8000ba0:	4b05      	ldr	r3, [pc, #20]	; (8000bb8 <isHit+0x74>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	3b01      	subs	r3, #1
 8000ba6:	4a04      	ldr	r2, [pc, #16]	; (8000bb8 <isHit+0x74>)
 8000ba8:	6013      	str	r3, [r2, #0]
    }
}
 8000baa:	bf00      	nop
 8000bac:	3714      	adds	r7, #20
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bc80      	pop	{r7}
 8000bb2:	4770      	bx	lr
 8000bb4:	20000000 	.word	0x20000000
 8000bb8:	20000900 	.word	0x20000900

08000bbc <vTask_Desloca_Principal_Colisao>:
//---------------------------------------------------------------------------------------------------
//---------------------------------------------------------------------------------------------------
void vTask_Desloca_Principal_Colisao(void *pvParameters)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
	static uint32_t x = 45; 	// Posição inicial do carro
	static int32_t dif_eixoX, dif_eixoY;

	principal0p.x2 = 0; principal0p.y2 = 0;
 8000bc4:	4b79      	ldr	r3, [pc, #484]	; (8000dac <vTask_Desloca_Principal_Colisao+0x1f0>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	609a      	str	r2, [r3, #8]
 8000bca:	4b78      	ldr	r3, [pc, #480]	; (8000dac <vTask_Desloca_Principal_Colisao+0x1f0>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	60da      	str	r2, [r3, #12]
	principal0p.x3 = 0; principal0p.y3 = 0;
 8000bd0:	4b76      	ldr	r3, [pc, #472]	; (8000dac <vTask_Desloca_Principal_Colisao+0x1f0>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	611a      	str	r2, [r3, #16]
 8000bd6:	4b75      	ldr	r3, [pc, #468]	; (8000dac <vTask_Desloca_Principal_Colisao+0x1f0>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	615a      	str	r2, [r3, #20]

	while (1)
	{
		dif_eixoX = 2048 - valor_ADC[0];
 8000bdc:	4b74      	ldr	r3, [pc, #464]	; (8000db0 <vTask_Desloca_Principal_Colisao+0x1f4>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8000be4:	461a      	mov	r2, r3
 8000be6:	4b73      	ldr	r3, [pc, #460]	; (8000db4 <vTask_Desloca_Principal_Colisao+0x1f8>)
 8000be8:	601a      	str	r2, [r3, #0]
		dif_eixoY = 2048 - valor_ADC[1];
 8000bea:	4b71      	ldr	r3, [pc, #452]	; (8000db0 <vTask_Desloca_Principal_Colisao+0x1f4>)
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	4b70      	ldr	r3, [pc, #448]	; (8000db8 <vTask_Desloca_Principal_Colisao+0x1fc>)
 8000bf6:	601a      	str	r2, [r3, #0]

		if (dif_eixoX > 200)
 8000bf8:	4b6e      	ldr	r3, [pc, #440]	; (8000db4 <vTask_Desloca_Principal_Colisao+0x1f8>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2bc8      	cmp	r3, #200	; 0xc8
 8000bfe:	dd09      	ble.n	8000c14 <vTask_Desloca_Principal_Colisao+0x58>
		{
			if (x > 0) x -= 5;
 8000c00:	4b6e      	ldr	r3, [pc, #440]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d013      	beq.n	8000c30 <vTask_Desloca_Principal_Colisao+0x74>
 8000c08:	4b6c      	ldr	r3, [pc, #432]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	3b05      	subs	r3, #5
 8000c0e:	4a6b      	ldr	r2, [pc, #428]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000c10:	6013      	str	r3, [r2, #0]
 8000c12:	e00d      	b.n	8000c30 <vTask_Desloca_Principal_Colisao+0x74>
		}
		else if (dif_eixoX < -200)
 8000c14:	4b67      	ldr	r3, [pc, #412]	; (8000db4 <vTask_Desloca_Principal_Colisao+0x1f8>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f113 0fc8 	cmn.w	r3, #200	; 0xc8
 8000c1c:	da08      	bge.n	8000c30 <vTask_Desloca_Principal_Colisao+0x74>
		{
			if (x < 80) x += 5;
 8000c1e:	4b67      	ldr	r3, [pc, #412]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	2b4f      	cmp	r3, #79	; 0x4f
 8000c24:	d804      	bhi.n	8000c30 <vTask_Desloca_Principal_Colisao+0x74>
 8000c26:	4b65      	ldr	r3, [pc, #404]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	3305      	adds	r3, #5
 8000c2c:	4a63      	ldr	r2, [pc, #396]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000c2e:	6013      	str	r3, [r2, #0]
		}

		if (dif_eixoY > 200)
 8000c30:	4b61      	ldr	r3, [pc, #388]	; (8000db8 <vTask_Desloca_Principal_Colisao+0x1fc>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	2bc8      	cmp	r3, #200	; 0xc8
 8000c36:	dd05      	ble.n	8000c44 <vTask_Desloca_Principal_Colisao+0x88>
		{
			// Move o carro para cima (diminua a posição Y) por 5 quadradinhos
					if (y_principal >= 0) y_principal -= 5;
 8000c38:	4b61      	ldr	r3, [pc, #388]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	3b05      	subs	r3, #5
 8000c3e:	4a60      	ldr	r2, [pc, #384]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000c40:	6013      	str	r3, [r2, #0]
 8000c42:	e00d      	b.n	8000c60 <vTask_Desloca_Principal_Colisao+0xa4>
		}
		else if (dif_eixoY < -200)
 8000c44:	4b5c      	ldr	r3, [pc, #368]	; (8000db8 <vTask_Desloca_Principal_Colisao+0x1fc>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f113 0fc8 	cmn.w	r3, #200	; 0xc8
 8000c4c:	da08      	bge.n	8000c60 <vTask_Desloca_Principal_Colisao+0xa4>
		{
			// Move o carro para baixo (aumente a posição Y) por 5 quadradinhos
			if (y_principal <= 45) y_principal += 5;
 8000c4e:	4b5c      	ldr	r3, [pc, #368]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	2b2d      	cmp	r3, #45	; 0x2d
 8000c54:	d804      	bhi.n	8000c60 <vTask_Desloca_Principal_Colisao+0xa4>
 8000c56:	4b5a      	ldr	r3, [pc, #360]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	3305      	adds	r3, #5
 8000c5c:	4a58      	ldr	r2, [pc, #352]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000c5e:	6013      	str	r3, [r2, #0]

		// Limita a posição Y para que o carro não saia da tela
		if (y_principal < 0) y_principal = 0;  	// Se chegar no final reseta a posição

		// Se conseguir passar a tela, aumenta o score
		if (y_principal > 50) {
 8000c60:	4b57      	ldr	r3, [pc, #348]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	2b32      	cmp	r3, #50	; 0x32
 8000c66:	d905      	bls.n	8000c74 <vTask_Desloca_Principal_Colisao+0xb8>
			y_principal = 45;
 8000c68:	4b55      	ldr	r3, [pc, #340]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000c6a:	222d      	movs	r2, #45	; 0x2d
 8000c6c:	601a      	str	r2, [r3, #0]
			carro_reset = 1;					// Reseta a posição do carro
 8000c6e:	4b55      	ldr	r3, [pc, #340]	; (8000dc4 <vTask_Desloca_Principal_Colisao+0x208>)
 8000c70:	2201      	movs	r2, #1
 8000c72:	701a      	strb	r2, [r3, #0]
		}

		// Limita a posição Y da parte de baixo
		if (y_principal > 45) {
 8000c74:	4b52      	ldr	r3, [pc, #328]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2b2d      	cmp	r3, #45	; 0x2d
 8000c7a:	d902      	bls.n	8000c82 <vTask_Desloca_Principal_Colisao+0xc6>
			y_principal = 45;					// Reseta a posição do carro
 8000c7c:	4b50      	ldr	r3, [pc, #320]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000c7e:	222d      	movs	r2, #45	; 0x2d
 8000c80:	601a      	str	r2, [r3, #0]
		}

		//----------------------------------------
		// Lógica das Colisões:
		isHit(x, y_principal, &caminhao1p, &caminhao2f);
 8000c82:	4b4e      	ldr	r3, [pc, #312]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000c84:	6818      	ldr	r0, [r3, #0]
 8000c86:	4b4e      	ldr	r3, [pc, #312]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000c88:	6819      	ldr	r1, [r3, #0]
 8000c8a:	4b4f      	ldr	r3, [pc, #316]	; (8000dc8 <vTask_Desloca_Principal_Colisao+0x20c>)
 8000c8c:	4a4f      	ldr	r2, [pc, #316]	; (8000dcc <vTask_Desloca_Principal_Colisao+0x210>)
 8000c8e:	f7ff ff59 	bl	8000b44 <isHit>
		isHit(x, y_principal, &caminhao0p, &caminhao1f);
 8000c92:	4b4a      	ldr	r3, [pc, #296]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000c94:	6818      	ldr	r0, [r3, #0]
 8000c96:	4b4a      	ldr	r3, [pc, #296]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000c98:	6819      	ldr	r1, [r3, #0]
 8000c9a:	4b4d      	ldr	r3, [pc, #308]	; (8000dd0 <vTask_Desloca_Principal_Colisao+0x214>)
 8000c9c:	4a4d      	ldr	r2, [pc, #308]	; (8000dd4 <vTask_Desloca_Principal_Colisao+0x218>)
 8000c9e:	f7ff ff51 	bl	8000b44 <isHit>

		isHit(x, y_principal, &moto0p, &moto1f);
 8000ca2:	4b46      	ldr	r3, [pc, #280]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000ca4:	6818      	ldr	r0, [r3, #0]
 8000ca6:	4b46      	ldr	r3, [pc, #280]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000ca8:	6819      	ldr	r1, [r3, #0]
 8000caa:	4b4b      	ldr	r3, [pc, #300]	; (8000dd8 <vTask_Desloca_Principal_Colisao+0x21c>)
 8000cac:	4a4b      	ldr	r2, [pc, #300]	; (8000ddc <vTask_Desloca_Principal_Colisao+0x220>)
 8000cae:	f7ff ff49 	bl	8000b44 <isHit>
		isHit(x, y_principal, &moto1p, &moto1f);
 8000cb2:	4b42      	ldr	r3, [pc, #264]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000cb4:	6818      	ldr	r0, [r3, #0]
 8000cb6:	4b42      	ldr	r3, [pc, #264]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000cb8:	6819      	ldr	r1, [r3, #0]
 8000cba:	4b47      	ldr	r3, [pc, #284]	; (8000dd8 <vTask_Desloca_Principal_Colisao+0x21c>)
 8000cbc:	4a48      	ldr	r2, [pc, #288]	; (8000de0 <vTask_Desloca_Principal_Colisao+0x224>)
 8000cbe:	f7ff ff41 	bl	8000b44 <isHit>

		isHit(x, y_principal, &sedan0p, &sedan1f);
 8000cc2:	4b3e      	ldr	r3, [pc, #248]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000cc4:	6818      	ldr	r0, [r3, #0]
 8000cc6:	4b3e      	ldr	r3, [pc, #248]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000cc8:	6819      	ldr	r1, [r3, #0]
 8000cca:	4b46      	ldr	r3, [pc, #280]	; (8000de4 <vTask_Desloca_Principal_Colisao+0x228>)
 8000ccc:	4a46      	ldr	r2, [pc, #280]	; (8000de8 <vTask_Desloca_Principal_Colisao+0x22c>)
 8000cce:	f7ff ff39 	bl	8000b44 <isHit>
		isHit(x, y_principal, &sedan0_1p, &sedan1f);
 8000cd2:	4b3a      	ldr	r3, [pc, #232]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000cd4:	6818      	ldr	r0, [r3, #0]
 8000cd6:	4b3a      	ldr	r3, [pc, #232]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000cd8:	6819      	ldr	r1, [r3, #0]
 8000cda:	4b42      	ldr	r3, [pc, #264]	; (8000de4 <vTask_Desloca_Principal_Colisao+0x228>)
 8000cdc:	4a43      	ldr	r2, [pc, #268]	; (8000dec <vTask_Desloca_Principal_Colisao+0x230>)
 8000cde:	f7ff ff31 	bl	8000b44 <isHit>

		isHit(x, y_principal, &carro1p, &carro1f);
 8000ce2:	4b36      	ldr	r3, [pc, #216]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000ce4:	6818      	ldr	r0, [r3, #0]
 8000ce6:	4b36      	ldr	r3, [pc, #216]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000ce8:	6819      	ldr	r1, [r3, #0]
 8000cea:	4b41      	ldr	r3, [pc, #260]	; (8000df0 <vTask_Desloca_Principal_Colisao+0x234>)
 8000cec:	4a41      	ldr	r2, [pc, #260]	; (8000df4 <vTask_Desloca_Principal_Colisao+0x238>)
 8000cee:	f7ff ff29 	bl	8000b44 <isHit>
		isHit(x, y_principal, &carro1_1p, &carro1f);
 8000cf2:	4b32      	ldr	r3, [pc, #200]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000cf4:	6818      	ldr	r0, [r3, #0]
 8000cf6:	4b32      	ldr	r3, [pc, #200]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000cf8:	6819      	ldr	r1, [r3, #0]
 8000cfa:	4b3d      	ldr	r3, [pc, #244]	; (8000df0 <vTask_Desloca_Principal_Colisao+0x234>)
 8000cfc:	4a3e      	ldr	r2, [pc, #248]	; (8000df8 <vTask_Desloca_Principal_Colisao+0x23c>)
 8000cfe:	f7ff ff21 	bl	8000b44 <isHit>

		isHit(x, y_principal, &corrida0p, &corrida1f);
 8000d02:	4b2e      	ldr	r3, [pc, #184]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000d04:	6818      	ldr	r0, [r3, #0]
 8000d06:	4b2e      	ldr	r3, [pc, #184]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000d08:	6819      	ldr	r1, [r3, #0]
 8000d0a:	4b3c      	ldr	r3, [pc, #240]	; (8000dfc <vTask_Desloca_Principal_Colisao+0x240>)
 8000d0c:	4a3c      	ldr	r2, [pc, #240]	; (8000e00 <vTask_Desloca_Principal_Colisao+0x244>)
 8000d0e:	f7ff ff19 	bl	8000b44 <isHit>
		isHit(x, y_principal, &corrida1p, &corrida1f);
 8000d12:	4b2a      	ldr	r3, [pc, #168]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000d14:	6818      	ldr	r0, [r3, #0]
 8000d16:	4b2a      	ldr	r3, [pc, #168]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000d18:	6819      	ldr	r1, [r3, #0]
 8000d1a:	4b38      	ldr	r3, [pc, #224]	; (8000dfc <vTask_Desloca_Principal_Colisao+0x240>)
 8000d1c:	4a39      	ldr	r2, [pc, #228]	; (8000e04 <vTask_Desloca_Principal_Colisao+0x248>)
 8000d1e:	f7ff ff11 	bl	8000b44 <isHit>
		isHit(x, y_principal, &corrida2p, &corrida1f);
 8000d22:	4b26      	ldr	r3, [pc, #152]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000d24:	6818      	ldr	r0, [r3, #0]
 8000d26:	4b26      	ldr	r3, [pc, #152]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000d28:	6819      	ldr	r1, [r3, #0]
 8000d2a:	4b34      	ldr	r3, [pc, #208]	; (8000dfc <vTask_Desloca_Principal_Colisao+0x240>)
 8000d2c:	4a36      	ldr	r2, [pc, #216]	; (8000e08 <vTask_Desloca_Principal_Colisao+0x24c>)
 8000d2e:	f7ff ff09 	bl	8000b44 <isHit>

		isHit(x, y_principal, &carro3p, &carro1f);
 8000d32:	4b22      	ldr	r3, [pc, #136]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000d34:	6818      	ldr	r0, [r3, #0]
 8000d36:	4b22      	ldr	r3, [pc, #136]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000d38:	6819      	ldr	r1, [r3, #0]
 8000d3a:	4b2d      	ldr	r3, [pc, #180]	; (8000df0 <vTask_Desloca_Principal_Colisao+0x234>)
 8000d3c:	4a33      	ldr	r2, [pc, #204]	; (8000e0c <vTask_Desloca_Principal_Colisao+0x250>)
 8000d3e:	f7ff ff01 	bl	8000b44 <isHit>
		isHit(x, y_principal, &carro3_1p, &carro1f);
 8000d42:	4b1e      	ldr	r3, [pc, #120]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000d44:	6818      	ldr	r0, [r3, #0]
 8000d46:	4b1e      	ldr	r3, [pc, #120]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000d48:	6819      	ldr	r1, [r3, #0]
 8000d4a:	4b29      	ldr	r3, [pc, #164]	; (8000df0 <vTask_Desloca_Principal_Colisao+0x234>)
 8000d4c:	4a30      	ldr	r2, [pc, #192]	; (8000e10 <vTask_Desloca_Principal_Colisao+0x254>)
 8000d4e:	f7ff fef9 	bl	8000b44 <isHit>
		isHit(x, y_principal, &carro3_2p, &carro1f);
 8000d52:	4b1a      	ldr	r3, [pc, #104]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000d54:	6818      	ldr	r0, [r3, #0]
 8000d56:	4b1a      	ldr	r3, [pc, #104]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000d58:	6819      	ldr	r1, [r3, #0]
 8000d5a:	4b25      	ldr	r3, [pc, #148]	; (8000df0 <vTask_Desloca_Principal_Colisao+0x234>)
 8000d5c:	4a2d      	ldr	r2, [pc, #180]	; (8000e14 <vTask_Desloca_Principal_Colisao+0x258>)
 8000d5e:	f7ff fef1 	bl	8000b44 <isHit>

		isHit(x, y_principal, &sedan5_1p, &carro1f);
 8000d62:	4b16      	ldr	r3, [pc, #88]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000d64:	6818      	ldr	r0, [r3, #0]
 8000d66:	4b16      	ldr	r3, [pc, #88]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000d68:	6819      	ldr	r1, [r3, #0]
 8000d6a:	4b21      	ldr	r3, [pc, #132]	; (8000df0 <vTask_Desloca_Principal_Colisao+0x234>)
 8000d6c:	4a2a      	ldr	r2, [pc, #168]	; (8000e18 <vTask_Desloca_Principal_Colisao+0x25c>)
 8000d6e:	f7ff fee9 	bl	8000b44 <isHit>
		isHit(x, y_principal, &sedan5_2p, &carro1f);
 8000d72:	4b12      	ldr	r3, [pc, #72]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000d74:	6818      	ldr	r0, [r3, #0]
 8000d76:	4b12      	ldr	r3, [pc, #72]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000d78:	6819      	ldr	r1, [r3, #0]
 8000d7a:	4b1d      	ldr	r3, [pc, #116]	; (8000df0 <vTask_Desloca_Principal_Colisao+0x234>)
 8000d7c:	4a27      	ldr	r2, [pc, #156]	; (8000e1c <vTask_Desloca_Principal_Colisao+0x260>)
 8000d7e:	f7ff fee1 	bl	8000b44 <isHit>
		//----------------------------------------

		// Parametro inicial
		principal0p.x1 = x;
 8000d82:	4b0e      	ldr	r3, [pc, #56]	; (8000dbc <vTask_Desloca_Principal_Colisao+0x200>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4a09      	ldr	r2, [pc, #36]	; (8000dac <vTask_Desloca_Principal_Colisao+0x1f0>)
 8000d88:	6013      	str	r3, [r2, #0]
		principal0p.y1 = y_principal;
 8000d8a:	4b0d      	ldr	r3, [pc, #52]	; (8000dc0 <vTask_Desloca_Principal_Colisao+0x204>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a07      	ldr	r2, [pc, #28]	; (8000dac <vTask_Desloca_Principal_Colisao+0x1f0>)
 8000d90:	6053      	str	r3, [r2, #4]

		// Desenho da figura principal
		desenha_fig(&principal0p, &tri1f);
 8000d92:	4923      	ldr	r1, [pc, #140]	; (8000e20 <vTask_Desloca_Principal_Colisao+0x264>)
 8000d94:	4805      	ldr	r0, [pc, #20]	; (8000dac <vTask_Desloca_Principal_Colisao+0x1f0>)
 8000d96:	f7ff fba1 	bl	80004dc <desenha_fig>
		vTaskDelay(150);		// Quanto maior delay menor velocidade
 8000d9a:	2096      	movs	r0, #150	; 0x96
 8000d9c:	f003 f834 	bl	8003e08 <vTaskDelay>
		desenha_fig(&principal0p, &apaga_tri1f);
 8000da0:	4920      	ldr	r1, [pc, #128]	; (8000e24 <vTask_Desloca_Principal_Colisao+0x268>)
 8000da2:	4802      	ldr	r0, [pc, #8]	; (8000dac <vTask_Desloca_Principal_Colisao+0x1f0>)
 8000da4:	f7ff fb9a 	bl	80004dc <desenha_fig>
		dif_eixoX = 2048 - valor_ADC[0];
 8000da8:	e718      	b.n	8000bdc <vTask_Desloca_Principal_Colisao+0x20>
 8000daa:	bf00      	nop
 8000dac:	200008e8 	.word	0x200008e8
 8000db0:	20000910 	.word	0x20000910
 8000db4:	20000918 	.word	0x20000918
 8000db8:	2000091c 	.word	0x2000091c
 8000dbc:	200001c4 	.word	0x200001c4
 8000dc0:	20000000 	.word	0x20000000
 8000dc4:	20000904 	.word	0x20000904
 8000dc8:	080053a0 	.word	0x080053a0
 8000dcc:	20000798 	.word	0x20000798
 8000dd0:	08005380 	.word	0x08005380
 8000dd4:	20000828 	.word	0x20000828
 8000dd8:	080053f0 	.word	0x080053f0
 8000ddc:	200007f8 	.word	0x200007f8
 8000de0:	20000810 	.word	0x20000810
 8000de4:	08005368 	.word	0x08005368
 8000de8:	20000840 	.word	0x20000840
 8000dec:	20000858 	.word	0x20000858
 8000df0:	08005358 	.word	0x08005358
 8000df4:	20000870 	.word	0x20000870
 8000df8:	20000888 	.word	0x20000888
 8000dfc:	080053d8 	.word	0x080053d8
 8000e00:	200007b0 	.word	0x200007b0
 8000e04:	200007c8 	.word	0x200007c8
 8000e08:	200007e0 	.word	0x200007e0
 8000e0c:	200008a0 	.word	0x200008a0
 8000e10:	200008b8 	.word	0x200008b8
 8000e14:	200008d0 	.word	0x200008d0
 8000e18:	20000768 	.word	0x20000768
 8000e1c:	20000780 	.word	0x20000780
 8000e20:	08005348 	.word	0x08005348
 8000e24:	08005350 	.word	0x08005350

08000e28 <vTask_Pontuacao>:
	}
}
//---------------------------------------------------------------------------------------------------
void vTask_Pontuacao(void *pvParameters){
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]

	while (1)
	{
		// Testa se a nave subiu até o topo da tela e resetou a posição
		if (carro_reset == 1)
 8000e30:	4b0b      	ldr	r3, [pc, #44]	; (8000e60 <vTask_Pontuacao+0x38>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	2b01      	cmp	r3, #1
 8000e38:	d107      	bne.n	8000e4a <vTask_Pontuacao+0x22>
		{
			score_carro++; // Adicionar pontos toda vez que a nave subir
 8000e3a:	4b0a      	ldr	r3, [pc, #40]	; (8000e64 <vTask_Pontuacao+0x3c>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	4a08      	ldr	r2, [pc, #32]	; (8000e64 <vTask_Pontuacao+0x3c>)
 8000e42:	6013      	str	r3, [r2, #0]
			carro_reset = 0; // Resetar a posição na parte de baixo
 8000e44:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <vTask_Pontuacao+0x38>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	701a      	strb	r2, [r3, #0]
		}

		// Atualiza a exibição da pontuação na tela
		escreve_Nr_Peq(60, 0, score_carro, 6);
 8000e4a:	4b06      	ldr	r3, [pc, #24]	; (8000e64 <vTask_Pontuacao+0x3c>)
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	2306      	movs	r3, #6
 8000e50:	2100      	movs	r1, #0
 8000e52:	203c      	movs	r0, #60	; 0x3c
 8000e54:	f7ff fcfc 	bl	8000850 <escreve_Nr_Peq>
		vTaskDelay(10);
 8000e58:	200a      	movs	r0, #10
 8000e5a:	f002 ffd5 	bl	8003e08 <vTaskDelay>
		if (carro_reset == 1)
 8000e5e:	e7e7      	b.n	8000e30 <vTask_Pontuacao+0x8>
 8000e60:	20000904 	.word	0x20000904
 8000e64:	20000900 	.word	0x20000900

08000e68 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af02      	add	r7, sp, #8
	/* USER CODE BEGIN 1 */
	uint32_t semente_PRNG=1;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	607b      	str	r3, [r7, #4]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000e72:	f000 fc17 	bl	80016a4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000e76:	f000 f967 	bl	8001148 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000e7a:	f000 fa2d 	bl	80012d8 <MX_GPIO_Init>
	MX_DMA_Init();
 8000e7e:	f000 fa0d 	bl	800129c <MX_DMA_Init>
	MX_ADC1_Init();
 8000e82:	f000 f9bd 	bl	8001200 <MX_ADC1_Init>
	/* USER CODE BEGIN 2 */

	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_buffer,2);
 8000e86:	2202      	movs	r2, #2
 8000e88:	4982      	ldr	r1, [pc, #520]	; (8001094 <main+0x22c>)
 8000e8a:	4883      	ldr	r0, [pc, #524]	; (8001098 <main+0x230>)
 8000e8c:	f000 fdee 	bl	8001a6c <HAL_ADC_Start_DMA>
	HAL_ADC_Start_IT(&hadc1);
 8000e90:	4881      	ldr	r0, [pc, #516]	; (8001098 <main+0x230>)
 8000e92:	f000 fd35 	bl	8001900 <HAL_ADC_Start_IT>

	// inicializa LCD 5110
	inic_LCD();
 8000e96:	f7ff f9e7 	bl	8000268 <inic_LCD>
	limpa_LCD();
 8000e9a:	f7ff fab7 	bl	800040c <limpa_LCD>

	// --------------------------------------------------------------------------------------
	// inicializa tela do jogo
	escreve2fb((unsigned char *)tela_inicial);
 8000e9e:	487f      	ldr	r0, [pc, #508]	; (800109c <main+0x234>)
 8000ea0:	f7ff fa26 	bl	80002f0 <escreve2fb>
	imprime_LCD();
 8000ea4:	f7ff fa44 	bl	8000330 <imprime_LCD>

	HAL_Delay(2000);
 8000ea8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000eac:	f000 fc2c 	bl	8001708 <HAL_Delay>
	INVERTE_PIXELS();
 8000eb0:	200d      	movs	r0, #13
 8000eb2:	f7ff f94d 	bl	8000150 <cmd_LCD>
	HAL_Delay(2000);
 8000eb6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000eba:	f000 fc25 	bl	8001708 <HAL_Delay>
	NORMALIZA_PIXELS();
 8000ebe:	200c      	movs	r0, #12
 8000ec0:	f7ff f946 	bl	8000150 <cmd_LCD>
	HAL_Delay(2000);
 8000ec4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000ec8:	f000 fc1e 	bl	8001708 <HAL_Delay>

	limpa_LCD();
 8000ecc:	f7ff fa9e 	bl	800040c <limpa_LCD>

	goto_XY(10, 1);
 8000ed0:	2101      	movs	r1, #1
 8000ed2:	200a      	movs	r0, #10
 8000ed4:	f7ff f9ee 	bl	80002b4 <goto_XY>
	string_LCD("Pressione o");
 8000ed8:	4871      	ldr	r0, [pc, #452]	; (80010a0 <main+0x238>)
 8000eda:	f7ff fa81 	bl	80003e0 <string_LCD>
	goto_XY(25, 3);
 8000ede:	2103      	movs	r1, #3
 8000ee0:	2019      	movs	r0, #25
 8000ee2:	f7ff f9e7 	bl	80002b4 <goto_XY>
	string_LCD("Botao!");
 8000ee6:	486f      	ldr	r0, [pc, #444]	; (80010a4 <main+0x23c>)
 8000ee8:	f7ff fa7a 	bl	80003e0 <string_LCD>
	imprime_LCD();
 8000eec:	f7ff fa20 	bl	8000330 <imprime_LCD>


	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))// quando pressionar a tecla come�a o jogo
 8000ef0:	e002      	b.n	8000ef8 <main+0x90>
	{
		semente_PRNG++;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	607b      	str	r3, [r7, #4]
	while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))// quando pressionar a tecla come�a o jogo
 8000ef8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000efc:	486a      	ldr	r0, [pc, #424]	; (80010a8 <main+0x240>)
 8000efe:	f001 fdc5 	bl	8002a8c <HAL_GPIO_ReadPin>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d1f4      	bne.n	8000ef2 <main+0x8a>
	}
	init_LFSR(semente_PRNG);	// inicializacao para geracao de numeros pseudoaleatorios
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f7ff fd6f 	bl	80009ec <init_LFSR>
	limpa_LCD();
 8000f0e:	f7ff fa7d 	bl	800040c <limpa_LCD>
	// defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);

	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */

	xTaskCreate(vTask_LCD_Print, "LCD_print", 128, NULL, osPriorityNormal,NULL);						// LCD print
 8000f12:	2300      	movs	r3, #0
 8000f14:	9301      	str	r3, [sp, #4]
 8000f16:	2300      	movs	r3, #0
 8000f18:	9300      	str	r3, [sp, #0]
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	2280      	movs	r2, #128	; 0x80
 8000f1e:	4963      	ldr	r1, [pc, #396]	; (80010ac <main+0x244>)
 8000f20:	4863      	ldr	r0, [pc, #396]	; (80010b0 <main+0x248>)
 8000f22:	f002 fe2b 	bl	8003b7c <xTaskCreate>
	xTaskCreate(vTask_Desloca_Principal_Colisao, "Principal", 128, NULL, osPriorityNormal, NULL); 		// Principal
 8000f26:	2300      	movs	r3, #0
 8000f28:	9301      	str	r3, [sp, #4]
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	9300      	str	r3, [sp, #0]
 8000f2e:	2300      	movs	r3, #0
 8000f30:	2280      	movs	r2, #128	; 0x80
 8000f32:	4960      	ldr	r1, [pc, #384]	; (80010b4 <main+0x24c>)
 8000f34:	4860      	ldr	r0, [pc, #384]	; (80010b8 <main+0x250>)
 8000f36:	f002 fe21 	bl	8003b7c <xTaskCreate>
	xTaskCreate(vTask_Pontuacao, "Pontuacao", 128, NULL, osPriorityNormal, NULL); 						// Pontuação
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	9301      	str	r3, [sp, #4]
 8000f3e:	2300      	movs	r3, #0
 8000f40:	9300      	str	r3, [sp, #0]
 8000f42:	2300      	movs	r3, #0
 8000f44:	2280      	movs	r2, #128	; 0x80
 8000f46:	495d      	ldr	r1, [pc, #372]	; (80010bc <main+0x254>)
 8000f48:	485d      	ldr	r0, [pc, #372]	; (80010c0 <main+0x258>)
 8000f4a:	f002 fe17 	bl	8003b7c <xTaskCreate>

	xTaskCreate(vTask_Desloca, "Sedan 5 1", 128, (void*)&taskParamsSedan5_1, osPriorityNormal, NULL);
 8000f4e:	2300      	movs	r3, #0
 8000f50:	9301      	str	r3, [sp, #4]
 8000f52:	2300      	movs	r3, #0
 8000f54:	9300      	str	r3, [sp, #0]
 8000f56:	4b5b      	ldr	r3, [pc, #364]	; (80010c4 <main+0x25c>)
 8000f58:	2280      	movs	r2, #128	; 0x80
 8000f5a:	495b      	ldr	r1, [pc, #364]	; (80010c8 <main+0x260>)
 8000f5c:	485b      	ldr	r0, [pc, #364]	; (80010cc <main+0x264>)
 8000f5e:	f002 fe0d 	bl	8003b7c <xTaskCreate>
	xTaskCreate(vTask_Desloca, "Sedan 5 2", 128, (void*)&taskParamsSedan5_2, osPriorityNormal, NULL);
 8000f62:	2300      	movs	r3, #0
 8000f64:	9301      	str	r3, [sp, #4]
 8000f66:	2300      	movs	r3, #0
 8000f68:	9300      	str	r3, [sp, #0]
 8000f6a:	4b59      	ldr	r3, [pc, #356]	; (80010d0 <main+0x268>)
 8000f6c:	2280      	movs	r2, #128	; 0x80
 8000f6e:	4959      	ldr	r1, [pc, #356]	; (80010d4 <main+0x26c>)
 8000f70:	4856      	ldr	r0, [pc, #344]	; (80010cc <main+0x264>)
 8000f72:	f002 fe03 	bl	8003b7c <xTaskCreate>

	xTaskCreate(vTask_Desloca, "Caminhao 1", 128, (void*)&taskParamsCaminhao1, osPriorityNormal, NULL);
 8000f76:	2300      	movs	r3, #0
 8000f78:	9301      	str	r3, [sp, #4]
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	4b56      	ldr	r3, [pc, #344]	; (80010d8 <main+0x270>)
 8000f80:	2280      	movs	r2, #128	; 0x80
 8000f82:	4956      	ldr	r1, [pc, #344]	; (80010dc <main+0x274>)
 8000f84:	4851      	ldr	r0, [pc, #324]	; (80010cc <main+0x264>)
 8000f86:	f002 fdf9 	bl	8003b7c <xTaskCreate>
	xTaskCreate(vTask_Desloca, "Caminhao", 128, (void*)&taskParamsCaminhao, osPriorityNormal, NULL);
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	9301      	str	r3, [sp, #4]
 8000f8e:	2300      	movs	r3, #0
 8000f90:	9300      	str	r3, [sp, #0]
 8000f92:	4b53      	ldr	r3, [pc, #332]	; (80010e0 <main+0x278>)
 8000f94:	2280      	movs	r2, #128	; 0x80
 8000f96:	4953      	ldr	r1, [pc, #332]	; (80010e4 <main+0x27c>)
 8000f98:	484c      	ldr	r0, [pc, #304]	; (80010cc <main+0x264>)
 8000f9a:	f002 fdef 	bl	8003b7c <xTaskCreate>

	xTaskCreate(vTask_Desloca, "Moto", 128, (void*)&taskParamsMoto, osPriorityNormal, NULL);
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	9301      	str	r3, [sp, #4]
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	4b50      	ldr	r3, [pc, #320]	; (80010e8 <main+0x280>)
 8000fa8:	2280      	movs	r2, #128	; 0x80
 8000faa:	4950      	ldr	r1, [pc, #320]	; (80010ec <main+0x284>)
 8000fac:	4847      	ldr	r0, [pc, #284]	; (80010cc <main+0x264>)
 8000fae:	f002 fde5 	bl	8003b7c <xTaskCreate>
	xTaskCreate(vTask_Desloca, "Moto 1", 128, (void*)&taskParamsMoto1, osPriorityNormal, NULL);
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	9301      	str	r3, [sp, #4]
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	9300      	str	r3, [sp, #0]
 8000fba:	4b4d      	ldr	r3, [pc, #308]	; (80010f0 <main+0x288>)
 8000fbc:	2280      	movs	r2, #128	; 0x80
 8000fbe:	494d      	ldr	r1, [pc, #308]	; (80010f4 <main+0x28c>)
 8000fc0:	4842      	ldr	r0, [pc, #264]	; (80010cc <main+0x264>)
 8000fc2:	f002 fddb 	bl	8003b7c <xTaskCreate>

	xTaskCreate(vTask_Desloca, "Sedan", 128, (void*)&taskParamsSedan, osPriorityNormal, NULL);
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	9301      	str	r3, [sp, #4]
 8000fca:	2300      	movs	r3, #0
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	4b4a      	ldr	r3, [pc, #296]	; (80010f8 <main+0x290>)
 8000fd0:	2280      	movs	r2, #128	; 0x80
 8000fd2:	494a      	ldr	r1, [pc, #296]	; (80010fc <main+0x294>)
 8000fd4:	483d      	ldr	r0, [pc, #244]	; (80010cc <main+0x264>)
 8000fd6:	f002 fdd1 	bl	8003b7c <xTaskCreate>
	xTaskCreate(vTask_Desloca, "Sedan 1", 128, (void*)&taskParamsSedan1, osPriorityNormal, NULL);
 8000fda:	2300      	movs	r3, #0
 8000fdc:	9301      	str	r3, [sp, #4]
 8000fde:	2300      	movs	r3, #0
 8000fe0:	9300      	str	r3, [sp, #0]
 8000fe2:	4b47      	ldr	r3, [pc, #284]	; (8001100 <main+0x298>)
 8000fe4:	2280      	movs	r2, #128	; 0x80
 8000fe6:	4947      	ldr	r1, [pc, #284]	; (8001104 <main+0x29c>)
 8000fe8:	4838      	ldr	r0, [pc, #224]	; (80010cc <main+0x264>)
 8000fea:	f002 fdc7 	bl	8003b7c <xTaskCreate>

	xTaskCreate(vTask_Desloca, "Carro", 128, (void*)&taskParamsCarro, osPriorityNormal, NULL);
 8000fee:	2300      	movs	r3, #0
 8000ff0:	9301      	str	r3, [sp, #4]
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	9300      	str	r3, [sp, #0]
 8000ff6:	4b44      	ldr	r3, [pc, #272]	; (8001108 <main+0x2a0>)
 8000ff8:	2280      	movs	r2, #128	; 0x80
 8000ffa:	4944      	ldr	r1, [pc, #272]	; (800110c <main+0x2a4>)
 8000ffc:	4833      	ldr	r0, [pc, #204]	; (80010cc <main+0x264>)
 8000ffe:	f002 fdbd 	bl	8003b7c <xTaskCreate>
	xTaskCreate(vTask_Desloca, "Carro 1", 128, (void*)&taskParamsCarro1, osPriorityNormal, NULL);
 8001002:	2300      	movs	r3, #0
 8001004:	9301      	str	r3, [sp, #4]
 8001006:	2300      	movs	r3, #0
 8001008:	9300      	str	r3, [sp, #0]
 800100a:	4b41      	ldr	r3, [pc, #260]	; (8001110 <main+0x2a8>)
 800100c:	2280      	movs	r2, #128	; 0x80
 800100e:	4941      	ldr	r1, [pc, #260]	; (8001114 <main+0x2ac>)
 8001010:	482e      	ldr	r0, [pc, #184]	; (80010cc <main+0x264>)
 8001012:	f002 fdb3 	bl	8003b7c <xTaskCreate>
	// Triplas
	xTaskCreate(vTask_Desloca, "Carro de corrida", 128, (void*)&taskParamsCorrida, osPriorityNormal, NULL);
 8001016:	2300      	movs	r3, #0
 8001018:	9301      	str	r3, [sp, #4]
 800101a:	2300      	movs	r3, #0
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	4b3e      	ldr	r3, [pc, #248]	; (8001118 <main+0x2b0>)
 8001020:	2280      	movs	r2, #128	; 0x80
 8001022:	493e      	ldr	r1, [pc, #248]	; (800111c <main+0x2b4>)
 8001024:	4829      	ldr	r0, [pc, #164]	; (80010cc <main+0x264>)
 8001026:	f002 fda9 	bl	8003b7c <xTaskCreate>
	xTaskCreate(vTask_Desloca, "Carro de corrida 1", 128, (void*)&taskParamsCorrida1, osPriorityNormal, NULL);
 800102a:	2300      	movs	r3, #0
 800102c:	9301      	str	r3, [sp, #4]
 800102e:	2300      	movs	r3, #0
 8001030:	9300      	str	r3, [sp, #0]
 8001032:	4b3b      	ldr	r3, [pc, #236]	; (8001120 <main+0x2b8>)
 8001034:	2280      	movs	r2, #128	; 0x80
 8001036:	493b      	ldr	r1, [pc, #236]	; (8001124 <main+0x2bc>)
 8001038:	4824      	ldr	r0, [pc, #144]	; (80010cc <main+0x264>)
 800103a:	f002 fd9f 	bl	8003b7c <xTaskCreate>
	xTaskCreate(vTask_Desloca, "Carro de corrida 2", 128, (void*)&taskParamsCorrida2, osPriorityNormal, NULL);
 800103e:	2300      	movs	r3, #0
 8001040:	9301      	str	r3, [sp, #4]
 8001042:	2300      	movs	r3, #0
 8001044:	9300      	str	r3, [sp, #0]
 8001046:	4b38      	ldr	r3, [pc, #224]	; (8001128 <main+0x2c0>)
 8001048:	2280      	movs	r2, #128	; 0x80
 800104a:	4938      	ldr	r1, [pc, #224]	; (800112c <main+0x2c4>)
 800104c:	481f      	ldr	r0, [pc, #124]	; (80010cc <main+0x264>)
 800104e:	f002 fd95 	bl	8003b7c <xTaskCreate>

	xTaskCreate(vTask_Desloca, "Carro 3", 128, (void*)&taskParamsCarro3, osPriorityNormal, NULL);
 8001052:	2300      	movs	r3, #0
 8001054:	9301      	str	r3, [sp, #4]
 8001056:	2300      	movs	r3, #0
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	4b35      	ldr	r3, [pc, #212]	; (8001130 <main+0x2c8>)
 800105c:	2280      	movs	r2, #128	; 0x80
 800105e:	4935      	ldr	r1, [pc, #212]	; (8001134 <main+0x2cc>)
 8001060:	481a      	ldr	r0, [pc, #104]	; (80010cc <main+0x264>)
 8001062:	f002 fd8b 	bl	8003b7c <xTaskCreate>
	xTaskCreate(vTask_Desloca, "Carro 3_1", 128, (void*)&taskParamsCarro3_1, osPriorityNormal, NULL);
 8001066:	2300      	movs	r3, #0
 8001068:	9301      	str	r3, [sp, #4]
 800106a:	2300      	movs	r3, #0
 800106c:	9300      	str	r3, [sp, #0]
 800106e:	4b32      	ldr	r3, [pc, #200]	; (8001138 <main+0x2d0>)
 8001070:	2280      	movs	r2, #128	; 0x80
 8001072:	4932      	ldr	r1, [pc, #200]	; (800113c <main+0x2d4>)
 8001074:	4815      	ldr	r0, [pc, #84]	; (80010cc <main+0x264>)
 8001076:	f002 fd81 	bl	8003b7c <xTaskCreate>
	xTaskCreate(vTask_Desloca, "Carro 3_2", 128, (void*)&taskParamsCarro3_2, osPriorityNormal, NULL);
 800107a:	2300      	movs	r3, #0
 800107c:	9301      	str	r3, [sp, #4]
 800107e:	2300      	movs	r3, #0
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	4b2f      	ldr	r3, [pc, #188]	; (8001140 <main+0x2d8>)
 8001084:	2280      	movs	r2, #128	; 0x80
 8001086:	492f      	ldr	r1, [pc, #188]	; (8001144 <main+0x2dc>)
 8001088:	4810      	ldr	r0, [pc, #64]	; (80010cc <main+0x264>)
 800108a:	f002 fd77 	bl	8003b7c <xTaskCreate>
	//----

	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 800108e:	f002 fc63 	bl	8003958 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8001092:	e7fe      	b.n	8001092 <main+0x22a>
 8001094:	20000908 	.word	0x20000908
 8001098:	200006f4 	.word	0x200006f4
 800109c:	08005150 	.word	0x08005150
 80010a0:	08004e38 	.word	0x08004e38
 80010a4:	08004e44 	.word	0x08004e44
 80010a8:	40011000 	.word	0x40011000
 80010ac:	08004e4c 	.word	0x08004e4c
 80010b0:	08000a95 	.word	0x08000a95
 80010b4:	08004e58 	.word	0x08004e58
 80010b8:	08000bbd 	.word	0x08000bbd
 80010bc:	08004e64 	.word	0x08004e64
 80010c0:	08000e29 	.word	0x08000e29
 80010c4:	20000004 	.word	0x20000004
 80010c8:	08004e70 	.word	0x08004e70
 80010cc:	08000aa3 	.word	0x08000aa3
 80010d0:	20000020 	.word	0x20000020
 80010d4:	08004e7c 	.word	0x08004e7c
 80010d8:	2000003c 	.word	0x2000003c
 80010dc:	08004e88 	.word	0x08004e88
 80010e0:	200000e4 	.word	0x200000e4
 80010e4:	08004e94 	.word	0x08004e94
 80010e8:	200000ac 	.word	0x200000ac
 80010ec:	08004ea0 	.word	0x08004ea0
 80010f0:	200000c8 	.word	0x200000c8
 80010f4:	08004ea8 	.word	0x08004ea8
 80010f8:	20000100 	.word	0x20000100
 80010fc:	08004eb0 	.word	0x08004eb0
 8001100:	2000011c 	.word	0x2000011c
 8001104:	08004eb8 	.word	0x08004eb8
 8001108:	20000138 	.word	0x20000138
 800110c:	08004ec0 	.word	0x08004ec0
 8001110:	20000154 	.word	0x20000154
 8001114:	08004ec8 	.word	0x08004ec8
 8001118:	20000058 	.word	0x20000058
 800111c:	08004ed0 	.word	0x08004ed0
 8001120:	20000074 	.word	0x20000074
 8001124:	08004ee4 	.word	0x08004ee4
 8001128:	20000090 	.word	0x20000090
 800112c:	08004ef8 	.word	0x08004ef8
 8001130:	20000170 	.word	0x20000170
 8001134:	08004f0c 	.word	0x08004f0c
 8001138:	2000018c 	.word	0x2000018c
 800113c:	08004f14 	.word	0x08004f14
 8001140:	200001a8 	.word	0x200001a8
 8001144:	08004f20 	.word	0x08004f20

08001148 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b094      	sub	sp, #80	; 0x50
 800114c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800114e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001152:	2228      	movs	r2, #40	; 0x28
 8001154:	2100      	movs	r1, #0
 8001156:	4618      	mov	r0, r3
 8001158:	f003 fd8a 	bl	8004c70 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800116c:	1d3b      	adds	r3, r7, #4
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
 8001176:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001178:	2301      	movs	r3, #1
 800117a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800117c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001180:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001182:	2300      	movs	r3, #0
 8001184:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001186:	2301      	movs	r3, #1
 8001188:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800118a:	2302      	movs	r3, #2
 800118c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800118e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001192:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001194:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001198:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800119a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800119e:	4618      	mov	r0, r3
 80011a0:	f001 fca4 	bl	8002aec <HAL_RCC_OscConfig>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <SystemClock_Config+0x66>
	{
		Error_Handler();
 80011aa:	f000 f915 	bl	80013d8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ae:	230f      	movs	r3, #15
 80011b0:	617b      	str	r3, [r7, #20]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011b2:	2302      	movs	r3, #2
 80011b4:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011b6:	2300      	movs	r3, #0
 80011b8:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011be:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011c0:	2300      	movs	r3, #0
 80011c2:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	2102      	movs	r1, #2
 80011ca:	4618      	mov	r0, r3
 80011cc:	f001 ff10 	bl	8002ff0 <HAL_RCC_ClockConfig>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <SystemClock_Config+0x92>
	{
		Error_Handler();
 80011d6:	f000 f8ff 	bl	80013d8 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80011da:	2302      	movs	r3, #2
 80011dc:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80011de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80011e2:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011e4:	1d3b      	adds	r3, r7, #4
 80011e6:	4618      	mov	r0, r3
 80011e8:	f002 f8b6 	bl	8003358 <HAL_RCCEx_PeriphCLKConfig>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <SystemClock_Config+0xae>
	{
		Error_Handler();
 80011f2:	f000 f8f1 	bl	80013d8 <Error_Handler>
	}
}
 80011f6:	bf00      	nop
 80011f8:	3750      	adds	r7, #80	; 0x50
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
	...

08001200 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 8001206:	1d3b      	adds	r3, r7, #4
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Common config
	 */
	hadc1.Instance = ADC1;
 8001210:	4b20      	ldr	r3, [pc, #128]	; (8001294 <MX_ADC1_Init+0x94>)
 8001212:	4a21      	ldr	r2, [pc, #132]	; (8001298 <MX_ADC1_Init+0x98>)
 8001214:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001216:	4b1f      	ldr	r3, [pc, #124]	; (8001294 <MX_ADC1_Init+0x94>)
 8001218:	f44f 7280 	mov.w	r2, #256	; 0x100
 800121c:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = ENABLE;
 800121e:	4b1d      	ldr	r3, [pc, #116]	; (8001294 <MX_ADC1_Init+0x94>)
 8001220:	2201      	movs	r2, #1
 8001222:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001224:	4b1b      	ldr	r3, [pc, #108]	; (8001294 <MX_ADC1_Init+0x94>)
 8001226:	2200      	movs	r2, #0
 8001228:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800122a:	4b1a      	ldr	r3, [pc, #104]	; (8001294 <MX_ADC1_Init+0x94>)
 800122c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001230:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001232:	4b18      	ldr	r3, [pc, #96]	; (8001294 <MX_ADC1_Init+0x94>)
 8001234:	2200      	movs	r2, #0
 8001236:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 2;
 8001238:	4b16      	ldr	r3, [pc, #88]	; (8001294 <MX_ADC1_Init+0x94>)
 800123a:	2202      	movs	r2, #2
 800123c:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800123e:	4815      	ldr	r0, [pc, #84]	; (8001294 <MX_ADC1_Init+0x94>)
 8001240:	f000 fa86 	bl	8001750 <HAL_ADC_Init>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_ADC1_Init+0x4e>
	{
		Error_Handler();
 800124a:	f000 f8c5 	bl	80013d8 <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 800124e:	2301      	movs	r3, #1
 8001250:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001252:	2301      	movs	r3, #1
 8001254:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001256:	2307      	movs	r3, #7
 8001258:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800125a:	1d3b      	adds	r3, r7, #4
 800125c:	4619      	mov	r1, r3
 800125e:	480d      	ldr	r0, [pc, #52]	; (8001294 <MX_ADC1_Init+0x94>)
 8001260:	f000 fdc0 	bl	8001de4 <HAL_ADC_ConfigChannel>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_ADC1_Init+0x6e>
	{
		Error_Handler();
 800126a:	f000 f8b5 	bl	80013d8 <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_2;
 800126e:	2302      	movs	r3, #2
 8001270:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8001272:	2302      	movs	r3, #2
 8001274:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001276:	1d3b      	adds	r3, r7, #4
 8001278:	4619      	mov	r1, r3
 800127a:	4806      	ldr	r0, [pc, #24]	; (8001294 <MX_ADC1_Init+0x94>)
 800127c:	f000 fdb2 	bl	8001de4 <HAL_ADC_ConfigChannel>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <MX_ADC1_Init+0x8a>
	{
		Error_Handler();
 8001286:	f000 f8a7 	bl	80013d8 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 800128a:	bf00      	nop
 800128c:	3710      	adds	r7, #16
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	200006f4 	.word	0x200006f4
 8001298:	40012400 	.word	0x40012400

0800129c <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80012a2:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <MX_DMA_Init+0x38>)
 80012a4:	695b      	ldr	r3, [r3, #20]
 80012a6:	4a0b      	ldr	r2, [pc, #44]	; (80012d4 <MX_DMA_Init+0x38>)
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	6153      	str	r3, [r2, #20]
 80012ae:	4b09      	ldr	r3, [pc, #36]	; (80012d4 <MX_DMA_Init+0x38>)
 80012b0:	695b      	ldr	r3, [r3, #20]
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80012ba:	2200      	movs	r2, #0
 80012bc:	2105      	movs	r1, #5
 80012be:	200b      	movs	r0, #11
 80012c0:	f001 f847 	bl	8002352 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80012c4:	200b      	movs	r0, #11
 80012c6:	f001 f860 	bl	800238a <HAL_NVIC_EnableIRQ>

}
 80012ca:	bf00      	nop
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40021000 	.word	0x40021000

080012d8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b088      	sub	sp, #32
 80012dc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012de:	f107 0310 	add.w	r3, r7, #16
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
 80012e8:	609a      	str	r2, [r3, #8]
 80012ea:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80012ec:	4b2e      	ldr	r3, [pc, #184]	; (80013a8 <MX_GPIO_Init+0xd0>)
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	4a2d      	ldr	r2, [pc, #180]	; (80013a8 <MX_GPIO_Init+0xd0>)
 80012f2:	f043 0310 	orr.w	r3, r3, #16
 80012f6:	6193      	str	r3, [r2, #24]
 80012f8:	4b2b      	ldr	r3, [pc, #172]	; (80013a8 <MX_GPIO_Init+0xd0>)
 80012fa:	699b      	ldr	r3, [r3, #24]
 80012fc:	f003 0310 	and.w	r3, r3, #16
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001304:	4b28      	ldr	r3, [pc, #160]	; (80013a8 <MX_GPIO_Init+0xd0>)
 8001306:	699b      	ldr	r3, [r3, #24]
 8001308:	4a27      	ldr	r2, [pc, #156]	; (80013a8 <MX_GPIO_Init+0xd0>)
 800130a:	f043 0320 	orr.w	r3, r3, #32
 800130e:	6193      	str	r3, [r2, #24]
 8001310:	4b25      	ldr	r3, [pc, #148]	; (80013a8 <MX_GPIO_Init+0xd0>)
 8001312:	699b      	ldr	r3, [r3, #24]
 8001314:	f003 0320 	and.w	r3, r3, #32
 8001318:	60bb      	str	r3, [r7, #8]
 800131a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800131c:	4b22      	ldr	r3, [pc, #136]	; (80013a8 <MX_GPIO_Init+0xd0>)
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	4a21      	ldr	r2, [pc, #132]	; (80013a8 <MX_GPIO_Init+0xd0>)
 8001322:	f043 0304 	orr.w	r3, r3, #4
 8001326:	6193      	str	r3, [r2, #24]
 8001328:	4b1f      	ldr	r3, [pc, #124]	; (80013a8 <MX_GPIO_Init+0xd0>)
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	f003 0304 	and.w	r3, r3, #4
 8001330:	607b      	str	r3, [r7, #4]
 8001332:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001334:	2200      	movs	r2, #0
 8001336:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800133a:	481c      	ldr	r0, [pc, #112]	; (80013ac <MX_GPIO_Init+0xd4>)
 800133c:	f001 fbbd 	bl	8002aba <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001340:	2200      	movs	r2, #0
 8001342:	21f8      	movs	r1, #248	; 0xf8
 8001344:	481a      	ldr	r0, [pc, #104]	; (80013b0 <MX_GPIO_Init+0xd8>)
 8001346:	f001 fbb8 	bl	8002aba <HAL_GPIO_WritePin>
			|GPIO_PIN_7, GPIO_PIN_RESET);

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 800134a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800134e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001350:	2301      	movs	r3, #1
 8001352:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001358:	2302      	movs	r3, #2
 800135a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800135c:	f107 0310 	add.w	r3, r7, #16
 8001360:	4619      	mov	r1, r3
 8001362:	4812      	ldr	r0, [pc, #72]	; (80013ac <MX_GPIO_Init+0xd4>)
 8001364:	f001 fa0e 	bl	8002784 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001368:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800136c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800136e:	2300      	movs	r3, #0
 8001370:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001372:	2301      	movs	r3, #1
 8001374:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001376:	f107 0310 	add.w	r3, r7, #16
 800137a:	4619      	mov	r1, r3
 800137c:	480b      	ldr	r0, [pc, #44]	; (80013ac <MX_GPIO_Init+0xd4>)
 800137e:	f001 fa01 	bl	8002784 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA3 PA4 PA5 PA6
                           PA7 */
	GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001382:	23f8      	movs	r3, #248	; 0xf8
 8001384:	613b      	str	r3, [r7, #16]
			|GPIO_PIN_7;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001386:	2301      	movs	r3, #1
 8001388:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138a:	2300      	movs	r3, #0
 800138c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138e:	2302      	movs	r3, #2
 8001390:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001392:	f107 0310 	add.w	r3, r7, #16
 8001396:	4619      	mov	r1, r3
 8001398:	4805      	ldr	r0, [pc, #20]	; (80013b0 <MX_GPIO_Init+0xd8>)
 800139a:	f001 f9f3 	bl	8002784 <HAL_GPIO_Init>

}
 800139e:	bf00      	nop
 80013a0:	3720      	adds	r7, #32
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40021000 	.word	0x40021000
 80013ac:	40011000 	.word	0x40011000
 80013b0:	40010800 	.word	0x40010800

080013b4 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM4) {
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a04      	ldr	r2, [pc, #16]	; (80013d4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d101      	bne.n	80013ca <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 80013c6:	f000 f983 	bl	80016d0 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40000800 	.word	0x40000800

080013d8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013dc:	b672      	cpsid	i
}
 80013de:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80013e0:	e7fe      	b.n	80013e0 <Error_Handler+0x8>
	...

080013e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013ea:	4b18      	ldr	r3, [pc, #96]	; (800144c <HAL_MspInit+0x68>)
 80013ec:	699b      	ldr	r3, [r3, #24]
 80013ee:	4a17      	ldr	r2, [pc, #92]	; (800144c <HAL_MspInit+0x68>)
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	6193      	str	r3, [r2, #24]
 80013f6:	4b15      	ldr	r3, [pc, #84]	; (800144c <HAL_MspInit+0x68>)
 80013f8:	699b      	ldr	r3, [r3, #24]
 80013fa:	f003 0301 	and.w	r3, r3, #1
 80013fe:	60bb      	str	r3, [r7, #8]
 8001400:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001402:	4b12      	ldr	r3, [pc, #72]	; (800144c <HAL_MspInit+0x68>)
 8001404:	69db      	ldr	r3, [r3, #28]
 8001406:	4a11      	ldr	r2, [pc, #68]	; (800144c <HAL_MspInit+0x68>)
 8001408:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800140c:	61d3      	str	r3, [r2, #28]
 800140e:	4b0f      	ldr	r3, [pc, #60]	; (800144c <HAL_MspInit+0x68>)
 8001410:	69db      	ldr	r3, [r3, #28]
 8001412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001416:	607b      	str	r3, [r7, #4]
 8001418:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800141a:	2200      	movs	r2, #0
 800141c:	210f      	movs	r1, #15
 800141e:	f06f 0001 	mvn.w	r0, #1
 8001422:	f000 ff96 	bl	8002352 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001426:	4b0a      	ldr	r3, [pc, #40]	; (8001450 <HAL_MspInit+0x6c>)
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800143a:	60fb      	str	r3, [r7, #12]
 800143c:	4a04      	ldr	r2, [pc, #16]	; (8001450 <HAL_MspInit+0x6c>)
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001442:	bf00      	nop
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40021000 	.word	0x40021000
 8001450:	40010000 	.word	0x40010000

08001454 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b088      	sub	sp, #32
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145c:	f107 0310 	add.w	r3, r7, #16
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a2c      	ldr	r2, [pc, #176]	; (8001520 <HAL_ADC_MspInit+0xcc>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d151      	bne.n	8001518 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001474:	4b2b      	ldr	r3, [pc, #172]	; (8001524 <HAL_ADC_MspInit+0xd0>)
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	4a2a      	ldr	r2, [pc, #168]	; (8001524 <HAL_ADC_MspInit+0xd0>)
 800147a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800147e:	6193      	str	r3, [r2, #24]
 8001480:	4b28      	ldr	r3, [pc, #160]	; (8001524 <HAL_ADC_MspInit+0xd0>)
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001488:	60fb      	str	r3, [r7, #12]
 800148a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800148c:	4b25      	ldr	r3, [pc, #148]	; (8001524 <HAL_ADC_MspInit+0xd0>)
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	4a24      	ldr	r2, [pc, #144]	; (8001524 <HAL_ADC_MspInit+0xd0>)
 8001492:	f043 0304 	orr.w	r3, r3, #4
 8001496:	6193      	str	r3, [r2, #24]
 8001498:	4b22      	ldr	r3, [pc, #136]	; (8001524 <HAL_ADC_MspInit+0xd0>)
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	f003 0304 	and.w	r3, r3, #4
 80014a0:	60bb      	str	r3, [r7, #8]
 80014a2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80014a4:	2306      	movs	r3, #6
 80014a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014a8:	2303      	movs	r3, #3
 80014aa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ac:	f107 0310 	add.w	r3, r7, #16
 80014b0:	4619      	mov	r1, r3
 80014b2:	481d      	ldr	r0, [pc, #116]	; (8001528 <HAL_ADC_MspInit+0xd4>)
 80014b4:	f001 f966 	bl	8002784 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80014b8:	4b1c      	ldr	r3, [pc, #112]	; (800152c <HAL_ADC_MspInit+0xd8>)
 80014ba:	4a1d      	ldr	r2, [pc, #116]	; (8001530 <HAL_ADC_MspInit+0xdc>)
 80014bc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014be:	4b1b      	ldr	r3, [pc, #108]	; (800152c <HAL_ADC_MspInit+0xd8>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80014c4:	4b19      	ldr	r3, [pc, #100]	; (800152c <HAL_ADC_MspInit+0xd8>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80014ca:	4b18      	ldr	r3, [pc, #96]	; (800152c <HAL_ADC_MspInit+0xd8>)
 80014cc:	2280      	movs	r2, #128	; 0x80
 80014ce:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80014d0:	4b16      	ldr	r3, [pc, #88]	; (800152c <HAL_ADC_MspInit+0xd8>)
 80014d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014d6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80014d8:	4b14      	ldr	r3, [pc, #80]	; (800152c <HAL_ADC_MspInit+0xd8>)
 80014da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014de:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80014e0:	4b12      	ldr	r3, [pc, #72]	; (800152c <HAL_ADC_MspInit+0xd8>)
 80014e2:	2220      	movs	r2, #32
 80014e4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80014e6:	4b11      	ldr	r3, [pc, #68]	; (800152c <HAL_ADC_MspInit+0xd8>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80014ec:	480f      	ldr	r0, [pc, #60]	; (800152c <HAL_ADC_MspInit+0xd8>)
 80014ee:	f000 ff5b 	bl	80023a8 <HAL_DMA_Init>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80014f8:	f7ff ff6e 	bl	80013d8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	4a0b      	ldr	r2, [pc, #44]	; (800152c <HAL_ADC_MspInit+0xd8>)
 8001500:	621a      	str	r2, [r3, #32]
 8001502:	4a0a      	ldr	r2, [pc, #40]	; (800152c <HAL_ADC_MspInit+0xd8>)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8001508:	2200      	movs	r2, #0
 800150a:	2105      	movs	r1, #5
 800150c:	2012      	movs	r0, #18
 800150e:	f000 ff20 	bl	8002352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001512:	2012      	movs	r0, #18
 8001514:	f000 ff39 	bl	800238a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001518:	bf00      	nop
 800151a:	3720      	adds	r7, #32
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40012400 	.word	0x40012400
 8001524:	40021000 	.word	0x40021000
 8001528:	40010800 	.word	0x40010800
 800152c:	20000724 	.word	0x20000724
 8001530:	40020008 	.word	0x40020008

08001534 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08c      	sub	sp, #48	; 0x30
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8001544:	2200      	movs	r2, #0
 8001546:	6879      	ldr	r1, [r7, #4]
 8001548:	201e      	movs	r0, #30
 800154a:	f000 ff02 	bl	8002352 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800154e:	201e      	movs	r0, #30
 8001550:	f000 ff1b 	bl	800238a <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001554:	4b1f      	ldr	r3, [pc, #124]	; (80015d4 <HAL_InitTick+0xa0>)
 8001556:	69db      	ldr	r3, [r3, #28]
 8001558:	4a1e      	ldr	r2, [pc, #120]	; (80015d4 <HAL_InitTick+0xa0>)
 800155a:	f043 0304 	orr.w	r3, r3, #4
 800155e:	61d3      	str	r3, [r2, #28]
 8001560:	4b1c      	ldr	r3, [pc, #112]	; (80015d4 <HAL_InitTick+0xa0>)
 8001562:	69db      	ldr	r3, [r3, #28]
 8001564:	f003 0304 	and.w	r3, r3, #4
 8001568:	60fb      	str	r3, [r7, #12]
 800156a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800156c:	f107 0210 	add.w	r2, r7, #16
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	4611      	mov	r1, r2
 8001576:	4618      	mov	r0, r3
 8001578:	f001 fea0 	bl	80032bc <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800157c:	f001 fe8a 	bl	8003294 <HAL_RCC_GetPCLK1Freq>
 8001580:	4603      	mov	r3, r0
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001588:	4a13      	ldr	r2, [pc, #76]	; (80015d8 <HAL_InitTick+0xa4>)
 800158a:	fba2 2303 	umull	r2, r3, r2, r3
 800158e:	0c9b      	lsrs	r3, r3, #18
 8001590:	3b01      	subs	r3, #1
 8001592:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001594:	4b11      	ldr	r3, [pc, #68]	; (80015dc <HAL_InitTick+0xa8>)
 8001596:	4a12      	ldr	r2, [pc, #72]	; (80015e0 <HAL_InitTick+0xac>)
 8001598:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800159a:	4b10      	ldr	r3, [pc, #64]	; (80015dc <HAL_InitTick+0xa8>)
 800159c:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015a0:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80015a2:	4a0e      	ldr	r2, [pc, #56]	; (80015dc <HAL_InitTick+0xa8>)
 80015a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015a6:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80015a8:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <HAL_InitTick+0xa8>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ae:	4b0b      	ldr	r3, [pc, #44]	; (80015dc <HAL_InitTick+0xa8>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80015b4:	4809      	ldr	r0, [pc, #36]	; (80015dc <HAL_InitTick+0xa8>)
 80015b6:	f001 ff85 	bl	80034c4 <HAL_TIM_Base_Init>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d104      	bne.n	80015ca <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 80015c0:	4806      	ldr	r0, [pc, #24]	; (80015dc <HAL_InitTick+0xa8>)
 80015c2:	f001 ffd7 	bl	8003574 <HAL_TIM_Base_Start_IT>
 80015c6:	4603      	mov	r3, r0
 80015c8:	e000      	b.n	80015cc <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3730      	adds	r7, #48	; 0x30
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40021000 	.word	0x40021000
 80015d8:	431bde83 	.word	0x431bde83
 80015dc:	20000920 	.word	0x20000920
 80015e0:	40000800 	.word	0x40000800

080015e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015e8:	e7fe      	b.n	80015e8 <NMI_Handler+0x4>

080015ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015ea:	b480      	push	{r7}
 80015ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ee:	e7fe      	b.n	80015ee <HardFault_Handler+0x4>

080015f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f4:	e7fe      	b.n	80015f4 <MemManage_Handler+0x4>

080015f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f6:	b480      	push	{r7}
 80015f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015fa:	e7fe      	b.n	80015fa <BusFault_Handler+0x4>

080015fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001600:	e7fe      	b.n	8001600 <UsageFault_Handler+0x4>

08001602 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001606:	bf00      	nop
 8001608:	46bd      	mov	sp, r7
 800160a:	bc80      	pop	{r7}
 800160c:	4770      	bx	lr
	...

08001610 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001614:	4802      	ldr	r0, [pc, #8]	; (8001620 <DMA1_Channel1_IRQHandler+0x10>)
 8001616:	f000 ff81 	bl	800251c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000724 	.word	0x20000724

08001624 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001628:	4802      	ldr	r0, [pc, #8]	; (8001634 <ADC1_2_IRQHandler+0x10>)
 800162a:	f000 fafd 	bl	8001c28 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	200006f4 	.word	0x200006f4

08001638 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800163c:	4802      	ldr	r0, [pc, #8]	; (8001648 <TIM4_IRQHandler+0x10>)
 800163e:	f001 ffeb 	bl	8003618 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	20000920 	.word	0x20000920

0800164c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001650:	bf00      	nop
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr

08001658 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001658:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800165a:	e003      	b.n	8001664 <LoopCopyDataInit>

0800165c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800165c:	4b0b      	ldr	r3, [pc, #44]	; (800168c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800165e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001660:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001662:	3104      	adds	r1, #4

08001664 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001664:	480a      	ldr	r0, [pc, #40]	; (8001690 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001666:	4b0b      	ldr	r3, [pc, #44]	; (8001694 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001668:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800166a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800166c:	d3f6      	bcc.n	800165c <CopyDataInit>
  ldr r2, =_sbss
 800166e:	4a0a      	ldr	r2, [pc, #40]	; (8001698 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001670:	e002      	b.n	8001678 <LoopFillZerobss>

08001672 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001672:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001674:	f842 3b04 	str.w	r3, [r2], #4

08001678 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001678:	4b08      	ldr	r3, [pc, #32]	; (800169c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800167a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800167c:	d3f9      	bcc.n	8001672 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800167e:	f7ff ffe5 	bl	800164c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001682:	f003 fb53 	bl	8004d2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001686:	f7ff fbef 	bl	8000e68 <main>
  bx lr
 800168a:	4770      	bx	lr
  ldr r3, =_sidata
 800168c:	08005420 	.word	0x08005420
  ldr r0, =_sdata
 8001690:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001694:	20000228 	.word	0x20000228
  ldr r2, =_sbss
 8001698:	20000228 	.word	0x20000228
  ldr r3, = _ebss
 800169c:	20003bf8 	.word	0x20003bf8

080016a0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016a0:	e7fe      	b.n	80016a0 <CAN1_RX1_IRQHandler>
	...

080016a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016a8:	4b08      	ldr	r3, [pc, #32]	; (80016cc <HAL_Init+0x28>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a07      	ldr	r2, [pc, #28]	; (80016cc <HAL_Init+0x28>)
 80016ae:	f043 0310 	orr.w	r3, r3, #16
 80016b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016b4:	2003      	movs	r0, #3
 80016b6:	f000 fe41 	bl	800233c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016ba:	2000      	movs	r0, #0
 80016bc:	f7ff ff3a 	bl	8001534 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016c0:	f7ff fe90 	bl	80013e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40022000 	.word	0x40022000

080016d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016d4:	4b05      	ldr	r3, [pc, #20]	; (80016ec <HAL_IncTick+0x1c>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	461a      	mov	r2, r3
 80016da:	4b05      	ldr	r3, [pc, #20]	; (80016f0 <HAL_IncTick+0x20>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4413      	add	r3, r2
 80016e0:	4a03      	ldr	r2, [pc, #12]	; (80016f0 <HAL_IncTick+0x20>)
 80016e2:	6013      	str	r3, [r2, #0]
}
 80016e4:	bf00      	nop
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr
 80016ec:	200001d0 	.word	0x200001d0
 80016f0:	20000968 	.word	0x20000968

080016f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  return uwTick;
 80016f8:	4b02      	ldr	r3, [pc, #8]	; (8001704 <HAL_GetTick+0x10>)
 80016fa:	681b      	ldr	r3, [r3, #0]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr
 8001704:	20000968 	.word	0x20000968

08001708 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001710:	f7ff fff0 	bl	80016f4 <HAL_GetTick>
 8001714:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001720:	d005      	beq.n	800172e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001722:	4b0a      	ldr	r3, [pc, #40]	; (800174c <HAL_Delay+0x44>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	461a      	mov	r2, r3
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	4413      	add	r3, r2
 800172c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800172e:	bf00      	nop
 8001730:	f7ff ffe0 	bl	80016f4 <HAL_GetTick>
 8001734:	4602      	mov	r2, r0
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	68fa      	ldr	r2, [r7, #12]
 800173c:	429a      	cmp	r2, r3
 800173e:	d8f7      	bhi.n	8001730 <HAL_Delay+0x28>
  {
  }
}
 8001740:	bf00      	nop
 8001742:	bf00      	nop
 8001744:	3710      	adds	r7, #16
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	200001d0 	.word	0x200001d0

08001750 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b086      	sub	sp, #24
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001758:	2300      	movs	r3, #0
 800175a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800175c:	2300      	movs	r3, #0
 800175e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001760:	2300      	movs	r3, #0
 8001762:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001764:	2300      	movs	r3, #0
 8001766:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d101      	bne.n	8001772 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e0be      	b.n	80018f0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800177c:	2b00      	cmp	r3, #0
 800177e:	d109      	bne.n	8001794 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2200      	movs	r2, #0
 8001784:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2200      	movs	r2, #0
 800178a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f7ff fe60 	bl	8001454 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001794:	6878      	ldr	r0, [r7, #4]
 8001796:	f000 fc77 	bl	8002088 <ADC_ConversionStop_Disable>
 800179a:	4603      	mov	r3, r0
 800179c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a2:	f003 0310 	and.w	r3, r3, #16
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	f040 8099 	bne.w	80018de <HAL_ADC_Init+0x18e>
 80017ac:	7dfb      	ldrb	r3, [r7, #23]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	f040 8095 	bne.w	80018de <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017b8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80017bc:	f023 0302 	bic.w	r3, r3, #2
 80017c0:	f043 0202 	orr.w	r2, r3, #2
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80017d0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	7b1b      	ldrb	r3, [r3, #12]
 80017d6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80017d8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80017da:	68ba      	ldr	r2, [r7, #8]
 80017dc:	4313      	orrs	r3, r2
 80017de:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017e8:	d003      	beq.n	80017f2 <HAL_ADC_Init+0xa2>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d102      	bne.n	80017f8 <HAL_ADC_Init+0xa8>
 80017f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017f6:	e000      	b.n	80017fa <HAL_ADC_Init+0xaa>
 80017f8:	2300      	movs	r3, #0
 80017fa:	693a      	ldr	r2, [r7, #16]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	7d1b      	ldrb	r3, [r3, #20]
 8001804:	2b01      	cmp	r3, #1
 8001806:	d119      	bne.n	800183c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	7b1b      	ldrb	r3, [r3, #12]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d109      	bne.n	8001824 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	3b01      	subs	r3, #1
 8001816:	035a      	lsls	r2, r3, #13
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	4313      	orrs	r3, r2
 800181c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001820:	613b      	str	r3, [r7, #16]
 8001822:	e00b      	b.n	800183c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001828:	f043 0220 	orr.w	r2, r3, #32
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001834:	f043 0201 	orr.w	r2, r3, #1
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	693a      	ldr	r2, [r7, #16]
 800184c:	430a      	orrs	r2, r1
 800184e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	689a      	ldr	r2, [r3, #8]
 8001856:	4b28      	ldr	r3, [pc, #160]	; (80018f8 <HAL_ADC_Init+0x1a8>)
 8001858:	4013      	ands	r3, r2
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	6812      	ldr	r2, [r2, #0]
 800185e:	68b9      	ldr	r1, [r7, #8]
 8001860:	430b      	orrs	r3, r1
 8001862:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800186c:	d003      	beq.n	8001876 <HAL_ADC_Init+0x126>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	2b01      	cmp	r3, #1
 8001874:	d104      	bne.n	8001880 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	691b      	ldr	r3, [r3, #16]
 800187a:	3b01      	subs	r3, #1
 800187c:	051b      	lsls	r3, r3, #20
 800187e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001886:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	68fa      	ldr	r2, [r7, #12]
 8001890:	430a      	orrs	r2, r1
 8001892:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	689a      	ldr	r2, [r3, #8]
 800189a:	4b18      	ldr	r3, [pc, #96]	; (80018fc <HAL_ADC_Init+0x1ac>)
 800189c:	4013      	ands	r3, r2
 800189e:	68ba      	ldr	r2, [r7, #8]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d10b      	bne.n	80018bc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2200      	movs	r2, #0
 80018a8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ae:	f023 0303 	bic.w	r3, r3, #3
 80018b2:	f043 0201 	orr.w	r2, r3, #1
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80018ba:	e018      	b.n	80018ee <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c0:	f023 0312 	bic.w	r3, r3, #18
 80018c4:	f043 0210 	orr.w	r2, r3, #16
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d0:	f043 0201 	orr.w	r2, r3, #1
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80018dc:	e007      	b.n	80018ee <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018e2:	f043 0210 	orr.w	r2, r3, #16
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80018ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3718      	adds	r7, #24
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	ffe1f7fd 	.word	0xffe1f7fd
 80018fc:	ff1f0efe 	.word	0xff1f0efe

08001900 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001908:	2300      	movs	r3, #0
 800190a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001912:	2b01      	cmp	r3, #1
 8001914:	d101      	bne.n	800191a <HAL_ADC_Start_IT+0x1a>
 8001916:	2302      	movs	r3, #2
 8001918:	e0a0      	b.n	8001a5c <HAL_ADC_Start_IT+0x15c>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2201      	movs	r2, #1
 800191e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f000 fb56 	bl	8001fd4 <ADC_Enable>
 8001928:	4603      	mov	r3, r0
 800192a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800192c:	7bfb      	ldrb	r3, [r7, #15]
 800192e:	2b00      	cmp	r3, #0
 8001930:	f040 808f 	bne.w	8001a52 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001938:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800193c:	f023 0301 	bic.w	r3, r3, #1
 8001940:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a45      	ldr	r2, [pc, #276]	; (8001a64 <HAL_ADC_Start_IT+0x164>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d105      	bne.n	800195e <HAL_ADC_Start_IT+0x5e>
 8001952:	4b45      	ldr	r3, [pc, #276]	; (8001a68 <HAL_ADC_Start_IT+0x168>)
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800195a:	2b00      	cmp	r3, #0
 800195c:	d115      	bne.n	800198a <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001962:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001974:	2b00      	cmp	r3, #0
 8001976:	d026      	beq.n	80019c6 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800197c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001980:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001988:	e01d      	b.n	80019c6 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800198e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a33      	ldr	r2, [pc, #204]	; (8001a68 <HAL_ADC_Start_IT+0x168>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d004      	beq.n	80019aa <HAL_ADC_Start_IT+0xaa>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a2f      	ldr	r2, [pc, #188]	; (8001a64 <HAL_ADC_Start_IT+0x164>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d10d      	bne.n	80019c6 <HAL_ADC_Start_IT+0xc6>
 80019aa:	4b2f      	ldr	r3, [pc, #188]	; (8001a68 <HAL_ADC_Start_IT+0x168>)
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d007      	beq.n	80019c6 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80019be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d006      	beq.n	80019e0 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019d6:	f023 0206 	bic.w	r2, r3, #6
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	62da      	str	r2, [r3, #44]	; 0x2c
 80019de:	e002      	b.n	80019e6 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2200      	movs	r2, #0
 80019e4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2200      	movs	r2, #0
 80019ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f06f 0202 	mvn.w	r2, #2
 80019f6:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	685a      	ldr	r2, [r3, #4]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f042 0220 	orr.w	r2, r2, #32
 8001a06:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001a12:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001a16:	d113      	bne.n	8001a40 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001a1c:	4a11      	ldr	r2, [pc, #68]	; (8001a64 <HAL_ADC_Start_IT+0x164>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d105      	bne.n	8001a2e <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001a22:	4b11      	ldr	r3, [pc, #68]	; (8001a68 <HAL_ADC_Start_IT+0x168>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d108      	bne.n	8001a40 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	689a      	ldr	r2, [r3, #8]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001a3c:	609a      	str	r2, [r3, #8]
 8001a3e:	e00c      	b.n	8001a5a <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	689a      	ldr	r2, [r3, #8]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	e003      	b.n	8001a5a <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2200      	movs	r2, #0
 8001a56:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3710      	adds	r7, #16
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40012800 	.word	0x40012800
 8001a68:	40012400 	.word	0x40012400

08001a6c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b086      	sub	sp, #24
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	60f8      	str	r0, [r7, #12]
 8001a74:	60b9      	str	r1, [r7, #8]
 8001a76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a64      	ldr	r2, [pc, #400]	; (8001c14 <HAL_ADC_Start_DMA+0x1a8>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d004      	beq.n	8001a90 <HAL_ADC_Start_DMA+0x24>
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a63      	ldr	r2, [pc, #396]	; (8001c18 <HAL_ADC_Start_DMA+0x1ac>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d106      	bne.n	8001a9e <HAL_ADC_Start_DMA+0x32>
 8001a90:	4b60      	ldr	r3, [pc, #384]	; (8001c14 <HAL_ADC_Start_DMA+0x1a8>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	f040 80b3 	bne.w	8001c04 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d101      	bne.n	8001aac <HAL_ADC_Start_DMA+0x40>
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	e0ae      	b.n	8001c0a <HAL_ADC_Start_DMA+0x19e>
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	2201      	movs	r2, #1
 8001ab0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001ab4:	68f8      	ldr	r0, [r7, #12]
 8001ab6:	f000 fa8d 	bl	8001fd4 <ADC_Enable>
 8001aba:	4603      	mov	r3, r0
 8001abc:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001abe:	7dfb      	ldrb	r3, [r7, #23]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	f040 809a 	bne.w	8001bfa <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aca:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001ace:	f023 0301 	bic.w	r3, r3, #1
 8001ad2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a4e      	ldr	r2, [pc, #312]	; (8001c18 <HAL_ADC_Start_DMA+0x1ac>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d105      	bne.n	8001af0 <HAL_ADC_Start_DMA+0x84>
 8001ae4:	4b4b      	ldr	r3, [pc, #300]	; (8001c14 <HAL_ADC_Start_DMA+0x1a8>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d115      	bne.n	8001b1c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d026      	beq.n	8001b58 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b0e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b12:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b1a:	e01d      	b.n	8001b58 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b20:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a39      	ldr	r2, [pc, #228]	; (8001c14 <HAL_ADC_Start_DMA+0x1a8>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d004      	beq.n	8001b3c <HAL_ADC_Start_DMA+0xd0>
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a38      	ldr	r2, [pc, #224]	; (8001c18 <HAL_ADC_Start_DMA+0x1ac>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d10d      	bne.n	8001b58 <HAL_ADC_Start_DMA+0xec>
 8001b3c:	4b35      	ldr	r3, [pc, #212]	; (8001c14 <HAL_ADC_Start_DMA+0x1a8>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d007      	beq.n	8001b58 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b4c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b50:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d006      	beq.n	8001b72 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b68:	f023 0206 	bic.w	r2, r3, #6
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b70:	e002      	b.n	8001b78 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2200      	movs	r2, #0
 8001b76:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6a1b      	ldr	r3, [r3, #32]
 8001b84:	4a25      	ldr	r2, [pc, #148]	; (8001c1c <HAL_ADC_Start_DMA+0x1b0>)
 8001b86:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	6a1b      	ldr	r3, [r3, #32]
 8001b8c:	4a24      	ldr	r2, [pc, #144]	; (8001c20 <HAL_ADC_Start_DMA+0x1b4>)
 8001b8e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	6a1b      	ldr	r3, [r3, #32]
 8001b94:	4a23      	ldr	r2, [pc, #140]	; (8001c24 <HAL_ADC_Start_DMA+0x1b8>)
 8001b96:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f06f 0202 	mvn.w	r2, #2
 8001ba0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	689a      	ldr	r2, [r3, #8]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001bb0:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6a18      	ldr	r0, [r3, #32]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	334c      	adds	r3, #76	; 0x4c
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	68ba      	ldr	r2, [r7, #8]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f000 fc4b 	bl	800245c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001bd0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001bd4:	d108      	bne.n	8001be8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	689a      	ldr	r2, [r3, #8]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001be4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001be6:	e00f      	b.n	8001c08 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	689a      	ldr	r2, [r3, #8]
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001bf6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001bf8:	e006      	b.n	8001c08 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8001c02:	e001      	b.n	8001c08 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c08:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3718      	adds	r7, #24
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	40012400 	.word	0x40012400
 8001c18:	40012800 	.word	0x40012800
 8001c1c:	0800210b 	.word	0x0800210b
 8001c20:	08002187 	.word	0x08002187
 8001c24:	080021a3 	.word	0x080021a3

08001c28 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f003 0320 	and.w	r3, r3, #32
 8001c3a:	2b20      	cmp	r3, #32
 8001c3c:	d140      	bne.n	8001cc0 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0302 	and.w	r3, r3, #2
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d139      	bne.n	8001cc0 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c50:	f003 0310 	and.w	r3, r3, #16
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d105      	bne.n	8001c64 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c5c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001c6e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001c72:	d11d      	bne.n	8001cb0 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d119      	bne.n	8001cb0 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	685a      	ldr	r2, [r3, #4]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f022 0220 	bic.w	r2, r2, #32
 8001c8a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c90:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d105      	bne.n	8001cb0 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ca8:	f043 0201 	orr.w	r2, r3, #1
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f7fe fed3 	bl	8000a5c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f06f 0212 	mvn.w	r2, #18
 8001cbe:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cca:	2b80      	cmp	r3, #128	; 0x80
 8001ccc:	d14f      	bne.n	8001d6e <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0304 	and.w	r3, r3, #4
 8001cd8:	2b04      	cmp	r3, #4
 8001cda:	d148      	bne.n	8001d6e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce0:	f003 0310 	and.w	r3, r3, #16
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d105      	bne.n	8001cf4 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cec:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8001cfe:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8001d02:	d012      	beq.n	8001d2a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d125      	bne.n	8001d5e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001d1c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001d20:	d11d      	bne.n	8001d5e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d119      	bne.n	8001d5e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	685a      	ldr	r2, [r3, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d38:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d3e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d105      	bne.n	8001d5e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d56:	f043 0201 	orr.w	r2, r3, #1
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f000 fa39 	bl	80021d6 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f06f 020c 	mvn.w	r2, #12
 8001d6c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d78:	2b40      	cmp	r3, #64	; 0x40
 8001d7a:	d114      	bne.n	8001da6 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d10d      	bne.n	8001da6 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d8e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f000 f812 	bl	8001dc0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f06f 0201 	mvn.w	r2, #1
 8001da4:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001da6:	bf00      	nop
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}

08001dae <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001dae:	b480      	push	{r7}
 8001db0:	b083      	sub	sp, #12
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001db6:	bf00      	nop
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bc80      	pop	{r7}
 8001dbe:	4770      	bx	lr

08001dc0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001dc8:	bf00      	nop
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bc80      	pop	{r7}
 8001dd0:	4770      	bx	lr

08001dd2 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	b083      	sub	sp, #12
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001dda:	bf00      	nop
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001de4:	b480      	push	{r7}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dee:	2300      	movs	r3, #0
 8001df0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001df2:	2300      	movs	r3, #0
 8001df4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d101      	bne.n	8001e04 <HAL_ADC_ConfigChannel+0x20>
 8001e00:	2302      	movs	r3, #2
 8001e02:	e0dc      	b.n	8001fbe <HAL_ADC_ConfigChannel+0x1da>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2201      	movs	r2, #1
 8001e08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	2b06      	cmp	r3, #6
 8001e12:	d81c      	bhi.n	8001e4e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685a      	ldr	r2, [r3, #4]
 8001e1e:	4613      	mov	r3, r2
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	4413      	add	r3, r2
 8001e24:	3b05      	subs	r3, #5
 8001e26:	221f      	movs	r2, #31
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	4019      	ands	r1, r3
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	6818      	ldr	r0, [r3, #0]
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685a      	ldr	r2, [r3, #4]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	4413      	add	r3, r2
 8001e3e:	3b05      	subs	r3, #5
 8001e40:	fa00 f203 	lsl.w	r2, r0, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	430a      	orrs	r2, r1
 8001e4a:	635a      	str	r2, [r3, #52]	; 0x34
 8001e4c:	e03c      	b.n	8001ec8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	2b0c      	cmp	r3, #12
 8001e54:	d81c      	bhi.n	8001e90 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685a      	ldr	r2, [r3, #4]
 8001e60:	4613      	mov	r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4413      	add	r3, r2
 8001e66:	3b23      	subs	r3, #35	; 0x23
 8001e68:	221f      	movs	r2, #31
 8001e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	4019      	ands	r1, r3
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	6818      	ldr	r0, [r3, #0]
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685a      	ldr	r2, [r3, #4]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	3b23      	subs	r3, #35	; 0x23
 8001e82:	fa00 f203 	lsl.w	r2, r0, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	430a      	orrs	r2, r1
 8001e8c:	631a      	str	r2, [r3, #48]	; 0x30
 8001e8e:	e01b      	b.n	8001ec8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685a      	ldr	r2, [r3, #4]
 8001e9a:	4613      	mov	r3, r2
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	4413      	add	r3, r2
 8001ea0:	3b41      	subs	r3, #65	; 0x41
 8001ea2:	221f      	movs	r2, #31
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	4019      	ands	r1, r3
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	6818      	ldr	r0, [r3, #0]
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	685a      	ldr	r2, [r3, #4]
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	4413      	add	r3, r2
 8001eba:	3b41      	subs	r3, #65	; 0x41
 8001ebc:	fa00 f203 	lsl.w	r2, r0, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2b09      	cmp	r3, #9
 8001ece:	d91c      	bls.n	8001f0a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	68d9      	ldr	r1, [r3, #12]
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	4613      	mov	r3, r2
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	4413      	add	r3, r2
 8001ee0:	3b1e      	subs	r3, #30
 8001ee2:	2207      	movs	r2, #7
 8001ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee8:	43db      	mvns	r3, r3
 8001eea:	4019      	ands	r1, r3
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	6898      	ldr	r0, [r3, #8]
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	4413      	add	r3, r2
 8001efa:	3b1e      	subs	r3, #30
 8001efc:	fa00 f203 	lsl.w	r2, r0, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	430a      	orrs	r2, r1
 8001f06:	60da      	str	r2, [r3, #12]
 8001f08:	e019      	b.n	8001f3e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	6919      	ldr	r1, [r3, #16]
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	4613      	mov	r3, r2
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	4413      	add	r3, r2
 8001f1a:	2207      	movs	r2, #7
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	43db      	mvns	r3, r3
 8001f22:	4019      	ands	r1, r3
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	6898      	ldr	r0, [r3, #8]
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	4413      	add	r3, r2
 8001f32:	fa00 f203 	lsl.w	r2, r0, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	2b10      	cmp	r3, #16
 8001f44:	d003      	beq.n	8001f4e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001f4a:	2b11      	cmp	r3, #17
 8001f4c:	d132      	bne.n	8001fb4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a1d      	ldr	r2, [pc, #116]	; (8001fc8 <HAL_ADC_ConfigChannel+0x1e4>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d125      	bne.n	8001fa4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d126      	bne.n	8001fb4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	689a      	ldr	r2, [r3, #8]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001f74:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2b10      	cmp	r3, #16
 8001f7c:	d11a      	bne.n	8001fb4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f7e:	4b13      	ldr	r3, [pc, #76]	; (8001fcc <HAL_ADC_ConfigChannel+0x1e8>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a13      	ldr	r2, [pc, #76]	; (8001fd0 <HAL_ADC_ConfigChannel+0x1ec>)
 8001f84:	fba2 2303 	umull	r2, r3, r2, r3
 8001f88:	0c9a      	lsrs	r2, r3, #18
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	4413      	add	r3, r2
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f94:	e002      	b.n	8001f9c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	3b01      	subs	r3, #1
 8001f9a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d1f9      	bne.n	8001f96 <HAL_ADC_ConfigChannel+0x1b2>
 8001fa2:	e007      	b.n	8001fb4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa8:	f043 0220 	orr.w	r2, r3, #32
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3714      	adds	r7, #20
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bc80      	pop	{r7}
 8001fc6:	4770      	bx	lr
 8001fc8:	40012400 	.word	0x40012400
 8001fcc:	200001c8 	.word	0x200001c8
 8001fd0:	431bde83 	.word	0x431bde83

08001fd4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f003 0301 	and.w	r3, r3, #1
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d040      	beq.n	8002074 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	689a      	ldr	r2, [r3, #8]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f042 0201 	orr.w	r2, r2, #1
 8002000:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002002:	4b1f      	ldr	r3, [pc, #124]	; (8002080 <ADC_Enable+0xac>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a1f      	ldr	r2, [pc, #124]	; (8002084 <ADC_Enable+0xb0>)
 8002008:	fba2 2303 	umull	r2, r3, r2, r3
 800200c:	0c9b      	lsrs	r3, r3, #18
 800200e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002010:	e002      	b.n	8002018 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	3b01      	subs	r3, #1
 8002016:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1f9      	bne.n	8002012 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800201e:	f7ff fb69 	bl	80016f4 <HAL_GetTick>
 8002022:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002024:	e01f      	b.n	8002066 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002026:	f7ff fb65 	bl	80016f4 <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	2b02      	cmp	r3, #2
 8002032:	d918      	bls.n	8002066 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	2b01      	cmp	r3, #1
 8002040:	d011      	beq.n	8002066 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002046:	f043 0210 	orr.w	r2, r3, #16
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002052:	f043 0201 	orr.w	r2, r3, #1
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e007      	b.n	8002076 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f003 0301 	and.w	r3, r3, #1
 8002070:	2b01      	cmp	r3, #1
 8002072:	d1d8      	bne.n	8002026 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002074:	2300      	movs	r3, #0
}
 8002076:	4618      	mov	r0, r3
 8002078:	3710      	adds	r7, #16
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	200001c8 	.word	0x200001c8
 8002084:	431bde83 	.word	0x431bde83

08002088 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002090:	2300      	movs	r3, #0
 8002092:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	f003 0301 	and.w	r3, r3, #1
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d12e      	bne.n	8002100 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	689a      	ldr	r2, [r3, #8]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f022 0201 	bic.w	r2, r2, #1
 80020b0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80020b2:	f7ff fb1f 	bl	80016f4 <HAL_GetTick>
 80020b6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80020b8:	e01b      	b.n	80020f2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80020ba:	f7ff fb1b 	bl	80016f4 <HAL_GetTick>
 80020be:	4602      	mov	r2, r0
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d914      	bls.n	80020f2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d10d      	bne.n	80020f2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020da:	f043 0210 	orr.w	r2, r3, #16
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e6:	f043 0201 	orr.w	r2, r3, #1
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e007      	b.n	8002102 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	f003 0301 	and.w	r3, r3, #1
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d0dc      	beq.n	80020ba <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b084      	sub	sp, #16
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002116:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800211c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002120:	2b00      	cmp	r3, #0
 8002122:	d127      	bne.n	8002174 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002128:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800213a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800213e:	d115      	bne.n	800216c <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002144:	2b00      	cmp	r3, #0
 8002146:	d111      	bne.n	800216c <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800214c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002158:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d105      	bne.n	800216c <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002164:	f043 0201 	orr.w	r2, r3, #1
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800216c:	68f8      	ldr	r0, [r7, #12]
 800216e:	f7fe fc75 	bl	8000a5c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002172:	e004      	b.n	800217e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	6a1b      	ldr	r3, [r3, #32]
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	4798      	blx	r3
}
 800217e:	bf00      	nop
 8002180:	3710      	adds	r7, #16
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002186:	b580      	push	{r7, lr}
 8002188:	b084      	sub	sp, #16
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002192:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002194:	68f8      	ldr	r0, [r7, #12]
 8002196:	f7ff fe0a 	bl	8001dae <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800219a:	bf00      	nop
 800219c:	3710      	adds	r7, #16
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}

080021a2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80021a2:	b580      	push	{r7, lr}
 80021a4:	b084      	sub	sp, #16
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ae:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021b4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c0:	f043 0204 	orr.w	r2, r3, #4
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80021c8:	68f8      	ldr	r0, [r7, #12]
 80021ca:	f7ff fe02 	bl	8001dd2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80021ce:	bf00      	nop
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b083      	sub	sp, #12
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80021de:	bf00      	nop
 80021e0:	370c      	adds	r7, #12
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bc80      	pop	{r7}
 80021e6:	4770      	bx	lr

080021e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f003 0307 	and.w	r3, r3, #7
 80021f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021f8:	4b0c      	ldr	r3, [pc, #48]	; (800222c <__NVIC_SetPriorityGrouping+0x44>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021fe:	68ba      	ldr	r2, [r7, #8]
 8002200:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002204:	4013      	ands	r3, r2
 8002206:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002210:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002214:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002218:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800221a:	4a04      	ldr	r2, [pc, #16]	; (800222c <__NVIC_SetPriorityGrouping+0x44>)
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	60d3      	str	r3, [r2, #12]
}
 8002220:	bf00      	nop
 8002222:	3714      	adds	r7, #20
 8002224:	46bd      	mov	sp, r7
 8002226:	bc80      	pop	{r7}
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop
 800222c:	e000ed00 	.word	0xe000ed00

08002230 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002234:	4b04      	ldr	r3, [pc, #16]	; (8002248 <__NVIC_GetPriorityGrouping+0x18>)
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	0a1b      	lsrs	r3, r3, #8
 800223a:	f003 0307 	and.w	r3, r3, #7
}
 800223e:	4618      	mov	r0, r3
 8002240:	46bd      	mov	sp, r7
 8002242:	bc80      	pop	{r7}
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	e000ed00 	.word	0xe000ed00

0800224c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	4603      	mov	r3, r0
 8002254:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800225a:	2b00      	cmp	r3, #0
 800225c:	db0b      	blt.n	8002276 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800225e:	79fb      	ldrb	r3, [r7, #7]
 8002260:	f003 021f 	and.w	r2, r3, #31
 8002264:	4906      	ldr	r1, [pc, #24]	; (8002280 <__NVIC_EnableIRQ+0x34>)
 8002266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226a:	095b      	lsrs	r3, r3, #5
 800226c:	2001      	movs	r0, #1
 800226e:	fa00 f202 	lsl.w	r2, r0, r2
 8002272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr
 8002280:	e000e100 	.word	0xe000e100

08002284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	4603      	mov	r3, r0
 800228c:	6039      	str	r1, [r7, #0]
 800228e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002294:	2b00      	cmp	r3, #0
 8002296:	db0a      	blt.n	80022ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	b2da      	uxtb	r2, r3
 800229c:	490c      	ldr	r1, [pc, #48]	; (80022d0 <__NVIC_SetPriority+0x4c>)
 800229e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a2:	0112      	lsls	r2, r2, #4
 80022a4:	b2d2      	uxtb	r2, r2
 80022a6:	440b      	add	r3, r1
 80022a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022ac:	e00a      	b.n	80022c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	b2da      	uxtb	r2, r3
 80022b2:	4908      	ldr	r1, [pc, #32]	; (80022d4 <__NVIC_SetPriority+0x50>)
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	f003 030f 	and.w	r3, r3, #15
 80022ba:	3b04      	subs	r3, #4
 80022bc:	0112      	lsls	r2, r2, #4
 80022be:	b2d2      	uxtb	r2, r2
 80022c0:	440b      	add	r3, r1
 80022c2:	761a      	strb	r2, [r3, #24]
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bc80      	pop	{r7}
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	e000e100 	.word	0xe000e100
 80022d4:	e000ed00 	.word	0xe000ed00

080022d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022d8:	b480      	push	{r7}
 80022da:	b089      	sub	sp, #36	; 0x24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f003 0307 	and.w	r3, r3, #7
 80022ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	f1c3 0307 	rsb	r3, r3, #7
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	bf28      	it	cs
 80022f6:	2304      	movcs	r3, #4
 80022f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	3304      	adds	r3, #4
 80022fe:	2b06      	cmp	r3, #6
 8002300:	d902      	bls.n	8002308 <NVIC_EncodePriority+0x30>
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	3b03      	subs	r3, #3
 8002306:	e000      	b.n	800230a <NVIC_EncodePriority+0x32>
 8002308:	2300      	movs	r3, #0
 800230a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800230c:	f04f 32ff 	mov.w	r2, #4294967295
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	43da      	mvns	r2, r3
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	401a      	ands	r2, r3
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002320:	f04f 31ff 	mov.w	r1, #4294967295
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	fa01 f303 	lsl.w	r3, r1, r3
 800232a:	43d9      	mvns	r1, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002330:	4313      	orrs	r3, r2
         );
}
 8002332:	4618      	mov	r0, r3
 8002334:	3724      	adds	r7, #36	; 0x24
 8002336:	46bd      	mov	sp, r7
 8002338:	bc80      	pop	{r7}
 800233a:	4770      	bx	lr

0800233c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f7ff ff4f 	bl	80021e8 <__NVIC_SetPriorityGrouping>
}
 800234a:	bf00      	nop
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}

08002352 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002352:	b580      	push	{r7, lr}
 8002354:	b086      	sub	sp, #24
 8002356:	af00      	add	r7, sp, #0
 8002358:	4603      	mov	r3, r0
 800235a:	60b9      	str	r1, [r7, #8]
 800235c:	607a      	str	r2, [r7, #4]
 800235e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002360:	2300      	movs	r3, #0
 8002362:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002364:	f7ff ff64 	bl	8002230 <__NVIC_GetPriorityGrouping>
 8002368:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	68b9      	ldr	r1, [r7, #8]
 800236e:	6978      	ldr	r0, [r7, #20]
 8002370:	f7ff ffb2 	bl	80022d8 <NVIC_EncodePriority>
 8002374:	4602      	mov	r2, r0
 8002376:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800237a:	4611      	mov	r1, r2
 800237c:	4618      	mov	r0, r3
 800237e:	f7ff ff81 	bl	8002284 <__NVIC_SetPriority>
}
 8002382:	bf00      	nop
 8002384:	3718      	adds	r7, #24
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}

0800238a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800238a:	b580      	push	{r7, lr}
 800238c:	b082      	sub	sp, #8
 800238e:	af00      	add	r7, sp, #0
 8002390:	4603      	mov	r3, r0
 8002392:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002398:	4618      	mov	r0, r3
 800239a:	f7ff ff57 	bl	800224c <__NVIC_EnableIRQ>
}
 800239e:	bf00      	nop
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
	...

080023a8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80023b0:	2300      	movs	r3, #0
 80023b2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d101      	bne.n	80023be <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e043      	b.n	8002446 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	461a      	mov	r2, r3
 80023c4:	4b22      	ldr	r3, [pc, #136]	; (8002450 <HAL_DMA_Init+0xa8>)
 80023c6:	4413      	add	r3, r2
 80023c8:	4a22      	ldr	r2, [pc, #136]	; (8002454 <HAL_DMA_Init+0xac>)
 80023ca:	fba2 2303 	umull	r2, r3, r2, r3
 80023ce:	091b      	lsrs	r3, r3, #4
 80023d0:	009a      	lsls	r2, r3, #2
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a1f      	ldr	r2, [pc, #124]	; (8002458 <HAL_DMA_Init+0xb0>)
 80023da:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2202      	movs	r2, #2
 80023e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80023f2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80023f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002400:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	68db      	ldr	r3, [r3, #12]
 8002406:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800240c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	695b      	ldr	r3, [r3, #20]
 8002412:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002418:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	4313      	orrs	r3, r2
 8002424:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	68fa      	ldr	r2, [r7, #12]
 800242c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2200      	movs	r2, #0
 8002432:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2201      	movs	r2, #1
 8002438:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002444:	2300      	movs	r3, #0
}
 8002446:	4618      	mov	r0, r3
 8002448:	3714      	adds	r7, #20
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr
 8002450:	bffdfff8 	.word	0xbffdfff8
 8002454:	cccccccd 	.word	0xcccccccd
 8002458:	40020000 	.word	0x40020000

0800245c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af00      	add	r7, sp, #0
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	60b9      	str	r1, [r7, #8]
 8002466:	607a      	str	r2, [r7, #4]
 8002468:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800246a:	2300      	movs	r3, #0
 800246c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d101      	bne.n	800247c <HAL_DMA_Start_IT+0x20>
 8002478:	2302      	movs	r3, #2
 800247a:	e04a      	b.n	8002512 <HAL_DMA_Start_IT+0xb6>
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2201      	movs	r2, #1
 8002480:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800248a:	2b01      	cmp	r3, #1
 800248c:	d13a      	bne.n	8002504 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2202      	movs	r2, #2
 8002492:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2200      	movs	r2, #0
 800249a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f022 0201 	bic.w	r2, r2, #1
 80024aa:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	687a      	ldr	r2, [r7, #4]
 80024b0:	68b9      	ldr	r1, [r7, #8]
 80024b2:	68f8      	ldr	r0, [r7, #12]
 80024b4:	f000 f938 	bl	8002728 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d008      	beq.n	80024d2 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f042 020e 	orr.w	r2, r2, #14
 80024ce:	601a      	str	r2, [r3, #0]
 80024d0:	e00f      	b.n	80024f2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f022 0204 	bic.w	r2, r2, #4
 80024e0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f042 020a 	orr.w	r2, r2, #10
 80024f0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f042 0201 	orr.w	r2, r2, #1
 8002500:	601a      	str	r2, [r3, #0]
 8002502:	e005      	b.n	8002510 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800250c:	2302      	movs	r3, #2
 800250e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002510:	7dfb      	ldrb	r3, [r7, #23]
}
 8002512:	4618      	mov	r0, r3
 8002514:	3718      	adds	r7, #24
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
	...

0800251c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002538:	2204      	movs	r2, #4
 800253a:	409a      	lsls	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	4013      	ands	r3, r2
 8002540:	2b00      	cmp	r3, #0
 8002542:	d04f      	beq.n	80025e4 <HAL_DMA_IRQHandler+0xc8>
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	f003 0304 	and.w	r3, r3, #4
 800254a:	2b00      	cmp	r3, #0
 800254c:	d04a      	beq.n	80025e4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0320 	and.w	r3, r3, #32
 8002558:	2b00      	cmp	r3, #0
 800255a:	d107      	bne.n	800256c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f022 0204 	bic.w	r2, r2, #4
 800256a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a66      	ldr	r2, [pc, #408]	; (800270c <HAL_DMA_IRQHandler+0x1f0>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d029      	beq.n	80025ca <HAL_DMA_IRQHandler+0xae>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a65      	ldr	r2, [pc, #404]	; (8002710 <HAL_DMA_IRQHandler+0x1f4>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d022      	beq.n	80025c6 <HAL_DMA_IRQHandler+0xaa>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a63      	ldr	r2, [pc, #396]	; (8002714 <HAL_DMA_IRQHandler+0x1f8>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d01a      	beq.n	80025c0 <HAL_DMA_IRQHandler+0xa4>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a62      	ldr	r2, [pc, #392]	; (8002718 <HAL_DMA_IRQHandler+0x1fc>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d012      	beq.n	80025ba <HAL_DMA_IRQHandler+0x9e>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a60      	ldr	r2, [pc, #384]	; (800271c <HAL_DMA_IRQHandler+0x200>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d00a      	beq.n	80025b4 <HAL_DMA_IRQHandler+0x98>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a5f      	ldr	r2, [pc, #380]	; (8002720 <HAL_DMA_IRQHandler+0x204>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d102      	bne.n	80025ae <HAL_DMA_IRQHandler+0x92>
 80025a8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80025ac:	e00e      	b.n	80025cc <HAL_DMA_IRQHandler+0xb0>
 80025ae:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80025b2:	e00b      	b.n	80025cc <HAL_DMA_IRQHandler+0xb0>
 80025b4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80025b8:	e008      	b.n	80025cc <HAL_DMA_IRQHandler+0xb0>
 80025ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80025be:	e005      	b.n	80025cc <HAL_DMA_IRQHandler+0xb0>
 80025c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025c4:	e002      	b.n	80025cc <HAL_DMA_IRQHandler+0xb0>
 80025c6:	2340      	movs	r3, #64	; 0x40
 80025c8:	e000      	b.n	80025cc <HAL_DMA_IRQHandler+0xb0>
 80025ca:	2304      	movs	r3, #4
 80025cc:	4a55      	ldr	r2, [pc, #340]	; (8002724 <HAL_DMA_IRQHandler+0x208>)
 80025ce:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	f000 8094 	beq.w	8002702 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80025e2:	e08e      	b.n	8002702 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e8:	2202      	movs	r2, #2
 80025ea:	409a      	lsls	r2, r3
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	4013      	ands	r3, r2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d056      	beq.n	80026a2 <HAL_DMA_IRQHandler+0x186>
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	f003 0302 	and.w	r3, r3, #2
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d051      	beq.n	80026a2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 0320 	and.w	r3, r3, #32
 8002608:	2b00      	cmp	r3, #0
 800260a:	d10b      	bne.n	8002624 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f022 020a 	bic.w	r2, r2, #10
 800261a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2201      	movs	r2, #1
 8002620:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a38      	ldr	r2, [pc, #224]	; (800270c <HAL_DMA_IRQHandler+0x1f0>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d029      	beq.n	8002682 <HAL_DMA_IRQHandler+0x166>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a37      	ldr	r2, [pc, #220]	; (8002710 <HAL_DMA_IRQHandler+0x1f4>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d022      	beq.n	800267e <HAL_DMA_IRQHandler+0x162>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a35      	ldr	r2, [pc, #212]	; (8002714 <HAL_DMA_IRQHandler+0x1f8>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d01a      	beq.n	8002678 <HAL_DMA_IRQHandler+0x15c>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a34      	ldr	r2, [pc, #208]	; (8002718 <HAL_DMA_IRQHandler+0x1fc>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d012      	beq.n	8002672 <HAL_DMA_IRQHandler+0x156>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a32      	ldr	r2, [pc, #200]	; (800271c <HAL_DMA_IRQHandler+0x200>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d00a      	beq.n	800266c <HAL_DMA_IRQHandler+0x150>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a31      	ldr	r2, [pc, #196]	; (8002720 <HAL_DMA_IRQHandler+0x204>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d102      	bne.n	8002666 <HAL_DMA_IRQHandler+0x14a>
 8002660:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002664:	e00e      	b.n	8002684 <HAL_DMA_IRQHandler+0x168>
 8002666:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800266a:	e00b      	b.n	8002684 <HAL_DMA_IRQHandler+0x168>
 800266c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002670:	e008      	b.n	8002684 <HAL_DMA_IRQHandler+0x168>
 8002672:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002676:	e005      	b.n	8002684 <HAL_DMA_IRQHandler+0x168>
 8002678:	f44f 7300 	mov.w	r3, #512	; 0x200
 800267c:	e002      	b.n	8002684 <HAL_DMA_IRQHandler+0x168>
 800267e:	2320      	movs	r3, #32
 8002680:	e000      	b.n	8002684 <HAL_DMA_IRQHandler+0x168>
 8002682:	2302      	movs	r3, #2
 8002684:	4a27      	ldr	r2, [pc, #156]	; (8002724 <HAL_DMA_IRQHandler+0x208>)
 8002686:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002694:	2b00      	cmp	r3, #0
 8002696:	d034      	beq.n	8002702 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80026a0:	e02f      	b.n	8002702 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	2208      	movs	r2, #8
 80026a8:	409a      	lsls	r2, r3
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	4013      	ands	r3, r2
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d028      	beq.n	8002704 <HAL_DMA_IRQHandler+0x1e8>
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	f003 0308 	and.w	r3, r3, #8
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d023      	beq.n	8002704 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f022 020e 	bic.w	r2, r2, #14
 80026ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026d4:	2101      	movs	r1, #1
 80026d6:	fa01 f202 	lsl.w	r2, r1, r2
 80026da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2201      	movs	r2, #1
 80026e0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2201      	movs	r2, #1
 80026e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d004      	beq.n	8002704 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	4798      	blx	r3
    }
  }
  return;
 8002702:	bf00      	nop
 8002704:	bf00      	nop
}
 8002706:	3710      	adds	r7, #16
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	40020008 	.word	0x40020008
 8002710:	4002001c 	.word	0x4002001c
 8002714:	40020030 	.word	0x40020030
 8002718:	40020044 	.word	0x40020044
 800271c:	40020058 	.word	0x40020058
 8002720:	4002006c 	.word	0x4002006c
 8002724:	40020000 	.word	0x40020000

08002728 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
 8002734:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800273e:	2101      	movs	r1, #1
 8002740:	fa01 f202 	lsl.w	r2, r1, r2
 8002744:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	683a      	ldr	r2, [r7, #0]
 800274c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	2b10      	cmp	r3, #16
 8002754:	d108      	bne.n	8002768 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	68ba      	ldr	r2, [r7, #8]
 8002764:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002766:	e007      	b.n	8002778 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	68ba      	ldr	r2, [r7, #8]
 800276e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	60da      	str	r2, [r3, #12]
}
 8002778:	bf00      	nop
 800277a:	3714      	adds	r7, #20
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr
	...

08002784 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002784:	b480      	push	{r7}
 8002786:	b08b      	sub	sp, #44	; 0x2c
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800278e:	2300      	movs	r3, #0
 8002790:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002792:	2300      	movs	r3, #0
 8002794:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002796:	e169      	b.n	8002a6c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002798:	2201      	movs	r2, #1
 800279a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	69fa      	ldr	r2, [r7, #28]
 80027a8:	4013      	ands	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	f040 8158 	bne.w	8002a66 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	4a9a      	ldr	r2, [pc, #616]	; (8002a24 <HAL_GPIO_Init+0x2a0>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d05e      	beq.n	800287e <HAL_GPIO_Init+0xfa>
 80027c0:	4a98      	ldr	r2, [pc, #608]	; (8002a24 <HAL_GPIO_Init+0x2a0>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d875      	bhi.n	80028b2 <HAL_GPIO_Init+0x12e>
 80027c6:	4a98      	ldr	r2, [pc, #608]	; (8002a28 <HAL_GPIO_Init+0x2a4>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d058      	beq.n	800287e <HAL_GPIO_Init+0xfa>
 80027cc:	4a96      	ldr	r2, [pc, #600]	; (8002a28 <HAL_GPIO_Init+0x2a4>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d86f      	bhi.n	80028b2 <HAL_GPIO_Init+0x12e>
 80027d2:	4a96      	ldr	r2, [pc, #600]	; (8002a2c <HAL_GPIO_Init+0x2a8>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d052      	beq.n	800287e <HAL_GPIO_Init+0xfa>
 80027d8:	4a94      	ldr	r2, [pc, #592]	; (8002a2c <HAL_GPIO_Init+0x2a8>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d869      	bhi.n	80028b2 <HAL_GPIO_Init+0x12e>
 80027de:	4a94      	ldr	r2, [pc, #592]	; (8002a30 <HAL_GPIO_Init+0x2ac>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d04c      	beq.n	800287e <HAL_GPIO_Init+0xfa>
 80027e4:	4a92      	ldr	r2, [pc, #584]	; (8002a30 <HAL_GPIO_Init+0x2ac>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d863      	bhi.n	80028b2 <HAL_GPIO_Init+0x12e>
 80027ea:	4a92      	ldr	r2, [pc, #584]	; (8002a34 <HAL_GPIO_Init+0x2b0>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d046      	beq.n	800287e <HAL_GPIO_Init+0xfa>
 80027f0:	4a90      	ldr	r2, [pc, #576]	; (8002a34 <HAL_GPIO_Init+0x2b0>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d85d      	bhi.n	80028b2 <HAL_GPIO_Init+0x12e>
 80027f6:	2b12      	cmp	r3, #18
 80027f8:	d82a      	bhi.n	8002850 <HAL_GPIO_Init+0xcc>
 80027fa:	2b12      	cmp	r3, #18
 80027fc:	d859      	bhi.n	80028b2 <HAL_GPIO_Init+0x12e>
 80027fe:	a201      	add	r2, pc, #4	; (adr r2, 8002804 <HAL_GPIO_Init+0x80>)
 8002800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002804:	0800287f 	.word	0x0800287f
 8002808:	08002859 	.word	0x08002859
 800280c:	0800286b 	.word	0x0800286b
 8002810:	080028ad 	.word	0x080028ad
 8002814:	080028b3 	.word	0x080028b3
 8002818:	080028b3 	.word	0x080028b3
 800281c:	080028b3 	.word	0x080028b3
 8002820:	080028b3 	.word	0x080028b3
 8002824:	080028b3 	.word	0x080028b3
 8002828:	080028b3 	.word	0x080028b3
 800282c:	080028b3 	.word	0x080028b3
 8002830:	080028b3 	.word	0x080028b3
 8002834:	080028b3 	.word	0x080028b3
 8002838:	080028b3 	.word	0x080028b3
 800283c:	080028b3 	.word	0x080028b3
 8002840:	080028b3 	.word	0x080028b3
 8002844:	080028b3 	.word	0x080028b3
 8002848:	08002861 	.word	0x08002861
 800284c:	08002875 	.word	0x08002875
 8002850:	4a79      	ldr	r2, [pc, #484]	; (8002a38 <HAL_GPIO_Init+0x2b4>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d013      	beq.n	800287e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002856:	e02c      	b.n	80028b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	623b      	str	r3, [r7, #32]
          break;
 800285e:	e029      	b.n	80028b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	3304      	adds	r3, #4
 8002866:	623b      	str	r3, [r7, #32]
          break;
 8002868:	e024      	b.n	80028b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	3308      	adds	r3, #8
 8002870:	623b      	str	r3, [r7, #32]
          break;
 8002872:	e01f      	b.n	80028b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	330c      	adds	r3, #12
 800287a:	623b      	str	r3, [r7, #32]
          break;
 800287c:	e01a      	b.n	80028b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d102      	bne.n	800288c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002886:	2304      	movs	r3, #4
 8002888:	623b      	str	r3, [r7, #32]
          break;
 800288a:	e013      	b.n	80028b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d105      	bne.n	80028a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002894:	2308      	movs	r3, #8
 8002896:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	69fa      	ldr	r2, [r7, #28]
 800289c:	611a      	str	r2, [r3, #16]
          break;
 800289e:	e009      	b.n	80028b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028a0:	2308      	movs	r3, #8
 80028a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	69fa      	ldr	r2, [r7, #28]
 80028a8:	615a      	str	r2, [r3, #20]
          break;
 80028aa:	e003      	b.n	80028b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028ac:	2300      	movs	r3, #0
 80028ae:	623b      	str	r3, [r7, #32]
          break;
 80028b0:	e000      	b.n	80028b4 <HAL_GPIO_Init+0x130>
          break;
 80028b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	2bff      	cmp	r3, #255	; 0xff
 80028b8:	d801      	bhi.n	80028be <HAL_GPIO_Init+0x13a>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	e001      	b.n	80028c2 <HAL_GPIO_Init+0x13e>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	3304      	adds	r3, #4
 80028c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	2bff      	cmp	r3, #255	; 0xff
 80028c8:	d802      	bhi.n	80028d0 <HAL_GPIO_Init+0x14c>
 80028ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	e002      	b.n	80028d6 <HAL_GPIO_Init+0x152>
 80028d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d2:	3b08      	subs	r3, #8
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	210f      	movs	r1, #15
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	fa01 f303 	lsl.w	r3, r1, r3
 80028e4:	43db      	mvns	r3, r3
 80028e6:	401a      	ands	r2, r3
 80028e8:	6a39      	ldr	r1, [r7, #32]
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	fa01 f303 	lsl.w	r3, r1, r3
 80028f0:	431a      	orrs	r2, r3
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	f000 80b1 	beq.w	8002a66 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002904:	4b4d      	ldr	r3, [pc, #308]	; (8002a3c <HAL_GPIO_Init+0x2b8>)
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	4a4c      	ldr	r2, [pc, #304]	; (8002a3c <HAL_GPIO_Init+0x2b8>)
 800290a:	f043 0301 	orr.w	r3, r3, #1
 800290e:	6193      	str	r3, [r2, #24]
 8002910:	4b4a      	ldr	r3, [pc, #296]	; (8002a3c <HAL_GPIO_Init+0x2b8>)
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	f003 0301 	and.w	r3, r3, #1
 8002918:	60bb      	str	r3, [r7, #8]
 800291a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800291c:	4a48      	ldr	r2, [pc, #288]	; (8002a40 <HAL_GPIO_Init+0x2bc>)
 800291e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002920:	089b      	lsrs	r3, r3, #2
 8002922:	3302      	adds	r3, #2
 8002924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002928:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800292a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800292c:	f003 0303 	and.w	r3, r3, #3
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	220f      	movs	r2, #15
 8002934:	fa02 f303 	lsl.w	r3, r2, r3
 8002938:	43db      	mvns	r3, r3
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	4013      	ands	r3, r2
 800293e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4a40      	ldr	r2, [pc, #256]	; (8002a44 <HAL_GPIO_Init+0x2c0>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d013      	beq.n	8002970 <HAL_GPIO_Init+0x1ec>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	4a3f      	ldr	r2, [pc, #252]	; (8002a48 <HAL_GPIO_Init+0x2c4>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d00d      	beq.n	800296c <HAL_GPIO_Init+0x1e8>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	4a3e      	ldr	r2, [pc, #248]	; (8002a4c <HAL_GPIO_Init+0x2c8>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d007      	beq.n	8002968 <HAL_GPIO_Init+0x1e4>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a3d      	ldr	r2, [pc, #244]	; (8002a50 <HAL_GPIO_Init+0x2cc>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d101      	bne.n	8002964 <HAL_GPIO_Init+0x1e0>
 8002960:	2303      	movs	r3, #3
 8002962:	e006      	b.n	8002972 <HAL_GPIO_Init+0x1ee>
 8002964:	2304      	movs	r3, #4
 8002966:	e004      	b.n	8002972 <HAL_GPIO_Init+0x1ee>
 8002968:	2302      	movs	r3, #2
 800296a:	e002      	b.n	8002972 <HAL_GPIO_Init+0x1ee>
 800296c:	2301      	movs	r3, #1
 800296e:	e000      	b.n	8002972 <HAL_GPIO_Init+0x1ee>
 8002970:	2300      	movs	r3, #0
 8002972:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002974:	f002 0203 	and.w	r2, r2, #3
 8002978:	0092      	lsls	r2, r2, #2
 800297a:	4093      	lsls	r3, r2
 800297c:	68fa      	ldr	r2, [r7, #12]
 800297e:	4313      	orrs	r3, r2
 8002980:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002982:	492f      	ldr	r1, [pc, #188]	; (8002a40 <HAL_GPIO_Init+0x2bc>)
 8002984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002986:	089b      	lsrs	r3, r3, #2
 8002988:	3302      	adds	r3, #2
 800298a:	68fa      	ldr	r2, [r7, #12]
 800298c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d006      	beq.n	80029aa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800299c:	4b2d      	ldr	r3, [pc, #180]	; (8002a54 <HAL_GPIO_Init+0x2d0>)
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	492c      	ldr	r1, [pc, #176]	; (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	600b      	str	r3, [r1, #0]
 80029a8:	e006      	b.n	80029b8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80029aa:	4b2a      	ldr	r3, [pc, #168]	; (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	43db      	mvns	r3, r3
 80029b2:	4928      	ldr	r1, [pc, #160]	; (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029b4:	4013      	ands	r3, r2
 80029b6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d006      	beq.n	80029d2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80029c4:	4b23      	ldr	r3, [pc, #140]	; (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029c6:	685a      	ldr	r2, [r3, #4]
 80029c8:	4922      	ldr	r1, [pc, #136]	; (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	604b      	str	r3, [r1, #4]
 80029d0:	e006      	b.n	80029e0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80029d2:	4b20      	ldr	r3, [pc, #128]	; (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029d4:	685a      	ldr	r2, [r3, #4]
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	43db      	mvns	r3, r3
 80029da:	491e      	ldr	r1, [pc, #120]	; (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029dc:	4013      	ands	r3, r2
 80029de:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d006      	beq.n	80029fa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80029ec:	4b19      	ldr	r3, [pc, #100]	; (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029ee:	689a      	ldr	r2, [r3, #8]
 80029f0:	4918      	ldr	r1, [pc, #96]	; (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	608b      	str	r3, [r1, #8]
 80029f8:	e006      	b.n	8002a08 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80029fa:	4b16      	ldr	r3, [pc, #88]	; (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029fc:	689a      	ldr	r2, [r3, #8]
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	43db      	mvns	r3, r3
 8002a02:	4914      	ldr	r1, [pc, #80]	; (8002a54 <HAL_GPIO_Init+0x2d0>)
 8002a04:	4013      	ands	r3, r2
 8002a06:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d021      	beq.n	8002a58 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a14:	4b0f      	ldr	r3, [pc, #60]	; (8002a54 <HAL_GPIO_Init+0x2d0>)
 8002a16:	68da      	ldr	r2, [r3, #12]
 8002a18:	490e      	ldr	r1, [pc, #56]	; (8002a54 <HAL_GPIO_Init+0x2d0>)
 8002a1a:	69bb      	ldr	r3, [r7, #24]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	60cb      	str	r3, [r1, #12]
 8002a20:	e021      	b.n	8002a66 <HAL_GPIO_Init+0x2e2>
 8002a22:	bf00      	nop
 8002a24:	10320000 	.word	0x10320000
 8002a28:	10310000 	.word	0x10310000
 8002a2c:	10220000 	.word	0x10220000
 8002a30:	10210000 	.word	0x10210000
 8002a34:	10120000 	.word	0x10120000
 8002a38:	10110000 	.word	0x10110000
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	40010000 	.word	0x40010000
 8002a44:	40010800 	.word	0x40010800
 8002a48:	40010c00 	.word	0x40010c00
 8002a4c:	40011000 	.word	0x40011000
 8002a50:	40011400 	.word	0x40011400
 8002a54:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002a58:	4b0b      	ldr	r3, [pc, #44]	; (8002a88 <HAL_GPIO_Init+0x304>)
 8002a5a:	68da      	ldr	r2, [r3, #12]
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	43db      	mvns	r3, r3
 8002a60:	4909      	ldr	r1, [pc, #36]	; (8002a88 <HAL_GPIO_Init+0x304>)
 8002a62:	4013      	ands	r3, r2
 8002a64:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a68:	3301      	adds	r3, #1
 8002a6a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a72:	fa22 f303 	lsr.w	r3, r2, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	f47f ae8e 	bne.w	8002798 <HAL_GPIO_Init+0x14>
  }
}
 8002a7c:	bf00      	nop
 8002a7e:	bf00      	nop
 8002a80:	372c      	adds	r7, #44	; 0x2c
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bc80      	pop	{r7}
 8002a86:	4770      	bx	lr
 8002a88:	40010400 	.word	0x40010400

08002a8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	460b      	mov	r3, r1
 8002a96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	689a      	ldr	r2, [r3, #8]
 8002a9c:	887b      	ldrh	r3, [r7, #2]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d002      	beq.n	8002aaa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	73fb      	strb	r3, [r7, #15]
 8002aa8:	e001      	b.n	8002aae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3714      	adds	r7, #20
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bc80      	pop	{r7}
 8002ab8:	4770      	bx	lr

08002aba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b083      	sub	sp, #12
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	807b      	strh	r3, [r7, #2]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002aca:	787b      	ldrb	r3, [r7, #1]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d003      	beq.n	8002ad8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ad0:	887a      	ldrh	r2, [r7, #2]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ad6:	e003      	b.n	8002ae0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ad8:	887b      	ldrh	r3, [r7, #2]
 8002ada:	041a      	lsls	r2, r3, #16
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	611a      	str	r2, [r3, #16]
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bc80      	pop	{r7}
 8002ae8:	4770      	bx	lr
	...

08002aec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b086      	sub	sp, #24
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d101      	bne.n	8002afe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e272      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f000 8087 	beq.w	8002c1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b0c:	4b92      	ldr	r3, [pc, #584]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f003 030c 	and.w	r3, r3, #12
 8002b14:	2b04      	cmp	r3, #4
 8002b16:	d00c      	beq.n	8002b32 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002b18:	4b8f      	ldr	r3, [pc, #572]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f003 030c 	and.w	r3, r3, #12
 8002b20:	2b08      	cmp	r3, #8
 8002b22:	d112      	bne.n	8002b4a <HAL_RCC_OscConfig+0x5e>
 8002b24:	4b8c      	ldr	r3, [pc, #560]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b30:	d10b      	bne.n	8002b4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b32:	4b89      	ldr	r3, [pc, #548]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d06c      	beq.n	8002c18 <HAL_RCC_OscConfig+0x12c>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d168      	bne.n	8002c18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e24c      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b52:	d106      	bne.n	8002b62 <HAL_RCC_OscConfig+0x76>
 8002b54:	4b80      	ldr	r3, [pc, #512]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a7f      	ldr	r2, [pc, #508]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002b5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b5e:	6013      	str	r3, [r2, #0]
 8002b60:	e02e      	b.n	8002bc0 <HAL_RCC_OscConfig+0xd4>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d10c      	bne.n	8002b84 <HAL_RCC_OscConfig+0x98>
 8002b6a:	4b7b      	ldr	r3, [pc, #492]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a7a      	ldr	r2, [pc, #488]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002b70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b74:	6013      	str	r3, [r2, #0]
 8002b76:	4b78      	ldr	r3, [pc, #480]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a77      	ldr	r2, [pc, #476]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002b7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b80:	6013      	str	r3, [r2, #0]
 8002b82:	e01d      	b.n	8002bc0 <HAL_RCC_OscConfig+0xd4>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b8c:	d10c      	bne.n	8002ba8 <HAL_RCC_OscConfig+0xbc>
 8002b8e:	4b72      	ldr	r3, [pc, #456]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a71      	ldr	r2, [pc, #452]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002b94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b98:	6013      	str	r3, [r2, #0]
 8002b9a:	4b6f      	ldr	r3, [pc, #444]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a6e      	ldr	r2, [pc, #440]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002ba0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ba4:	6013      	str	r3, [r2, #0]
 8002ba6:	e00b      	b.n	8002bc0 <HAL_RCC_OscConfig+0xd4>
 8002ba8:	4b6b      	ldr	r3, [pc, #428]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a6a      	ldr	r2, [pc, #424]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002bae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bb2:	6013      	str	r3, [r2, #0]
 8002bb4:	4b68      	ldr	r3, [pc, #416]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a67      	ldr	r2, [pc, #412]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002bba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bbe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d013      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc8:	f7fe fd94 	bl	80016f4 <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bce:	e008      	b.n	8002be2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bd0:	f7fe fd90 	bl	80016f4 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b64      	cmp	r3, #100	; 0x64
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e200      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002be2:	4b5d      	ldr	r3, [pc, #372]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d0f0      	beq.n	8002bd0 <HAL_RCC_OscConfig+0xe4>
 8002bee:	e014      	b.n	8002c1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf0:	f7fe fd80 	bl	80016f4 <HAL_GetTick>
 8002bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bf6:	e008      	b.n	8002c0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bf8:	f7fe fd7c 	bl	80016f4 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b64      	cmp	r3, #100	; 0x64
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e1ec      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c0a:	4b53      	ldr	r3, [pc, #332]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1f0      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x10c>
 8002c16:	e000      	b.n	8002c1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d063      	beq.n	8002cee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c26:	4b4c      	ldr	r3, [pc, #304]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f003 030c 	and.w	r3, r3, #12
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d00b      	beq.n	8002c4a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c32:	4b49      	ldr	r3, [pc, #292]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f003 030c 	and.w	r3, r3, #12
 8002c3a:	2b08      	cmp	r3, #8
 8002c3c:	d11c      	bne.n	8002c78 <HAL_RCC_OscConfig+0x18c>
 8002c3e:	4b46      	ldr	r3, [pc, #280]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d116      	bne.n	8002c78 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c4a:	4b43      	ldr	r3, [pc, #268]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0302 	and.w	r3, r3, #2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d005      	beq.n	8002c62 <HAL_RCC_OscConfig+0x176>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	691b      	ldr	r3, [r3, #16]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d001      	beq.n	8002c62 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e1c0      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c62:	4b3d      	ldr	r3, [pc, #244]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	695b      	ldr	r3, [r3, #20]
 8002c6e:	00db      	lsls	r3, r3, #3
 8002c70:	4939      	ldr	r1, [pc, #228]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002c72:	4313      	orrs	r3, r2
 8002c74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c76:	e03a      	b.n	8002cee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	691b      	ldr	r3, [r3, #16]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d020      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c80:	4b36      	ldr	r3, [pc, #216]	; (8002d5c <HAL_RCC_OscConfig+0x270>)
 8002c82:	2201      	movs	r2, #1
 8002c84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c86:	f7fe fd35 	bl	80016f4 <HAL_GetTick>
 8002c8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c8c:	e008      	b.n	8002ca0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c8e:	f7fe fd31 	bl	80016f4 <HAL_GetTick>
 8002c92:	4602      	mov	r2, r0
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	2b02      	cmp	r3, #2
 8002c9a:	d901      	bls.n	8002ca0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002c9c:	2303      	movs	r3, #3
 8002c9e:	e1a1      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca0:	4b2d      	ldr	r3, [pc, #180]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0302 	and.w	r3, r3, #2
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d0f0      	beq.n	8002c8e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cac:	4b2a      	ldr	r3, [pc, #168]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	695b      	ldr	r3, [r3, #20]
 8002cb8:	00db      	lsls	r3, r3, #3
 8002cba:	4927      	ldr	r1, [pc, #156]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	600b      	str	r3, [r1, #0]
 8002cc0:	e015      	b.n	8002cee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cc2:	4b26      	ldr	r3, [pc, #152]	; (8002d5c <HAL_RCC_OscConfig+0x270>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc8:	f7fe fd14 	bl	80016f4 <HAL_GetTick>
 8002ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cce:	e008      	b.n	8002ce2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cd0:	f7fe fd10 	bl	80016f4 <HAL_GetTick>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d901      	bls.n	8002ce2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e180      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ce2:	4b1d      	ldr	r3, [pc, #116]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0302 	and.w	r3, r3, #2
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1f0      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0308 	and.w	r3, r3, #8
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d03a      	beq.n	8002d70 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d019      	beq.n	8002d36 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d02:	4b17      	ldr	r3, [pc, #92]	; (8002d60 <HAL_RCC_OscConfig+0x274>)
 8002d04:	2201      	movs	r2, #1
 8002d06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d08:	f7fe fcf4 	bl	80016f4 <HAL_GetTick>
 8002d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d0e:	e008      	b.n	8002d22 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d10:	f7fe fcf0 	bl	80016f4 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	d901      	bls.n	8002d22 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e160      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d22:	4b0d      	ldr	r3, [pc, #52]	; (8002d58 <HAL_RCC_OscConfig+0x26c>)
 8002d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d26:	f003 0302 	and.w	r3, r3, #2
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d0f0      	beq.n	8002d10 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d2e:	2001      	movs	r0, #1
 8002d30:	f000 faf4 	bl	800331c <RCC_Delay>
 8002d34:	e01c      	b.n	8002d70 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d36:	4b0a      	ldr	r3, [pc, #40]	; (8002d60 <HAL_RCC_OscConfig+0x274>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d3c:	f7fe fcda 	bl	80016f4 <HAL_GetTick>
 8002d40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d42:	e00f      	b.n	8002d64 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d44:	f7fe fcd6 	bl	80016f4 <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d908      	bls.n	8002d64 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e146      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>
 8002d56:	bf00      	nop
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	42420000 	.word	0x42420000
 8002d60:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d64:	4b92      	ldr	r3, [pc, #584]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d68:	f003 0302 	and.w	r3, r3, #2
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1e9      	bne.n	8002d44 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0304 	and.w	r3, r3, #4
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	f000 80a6 	beq.w	8002eca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d82:	4b8b      	ldr	r3, [pc, #556]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002d84:	69db      	ldr	r3, [r3, #28]
 8002d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10d      	bne.n	8002daa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d8e:	4b88      	ldr	r3, [pc, #544]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	4a87      	ldr	r2, [pc, #540]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002d94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d98:	61d3      	str	r3, [r2, #28]
 8002d9a:	4b85      	ldr	r3, [pc, #532]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002da2:	60bb      	str	r3, [r7, #8]
 8002da4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002da6:	2301      	movs	r3, #1
 8002da8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002daa:	4b82      	ldr	r3, [pc, #520]	; (8002fb4 <HAL_RCC_OscConfig+0x4c8>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d118      	bne.n	8002de8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002db6:	4b7f      	ldr	r3, [pc, #508]	; (8002fb4 <HAL_RCC_OscConfig+0x4c8>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a7e      	ldr	r2, [pc, #504]	; (8002fb4 <HAL_RCC_OscConfig+0x4c8>)
 8002dbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dc2:	f7fe fc97 	bl	80016f4 <HAL_GetTick>
 8002dc6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dc8:	e008      	b.n	8002ddc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dca:	f7fe fc93 	bl	80016f4 <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b64      	cmp	r3, #100	; 0x64
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e103      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ddc:	4b75      	ldr	r3, [pc, #468]	; (8002fb4 <HAL_RCC_OscConfig+0x4c8>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d0f0      	beq.n	8002dca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d106      	bne.n	8002dfe <HAL_RCC_OscConfig+0x312>
 8002df0:	4b6f      	ldr	r3, [pc, #444]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002df2:	6a1b      	ldr	r3, [r3, #32]
 8002df4:	4a6e      	ldr	r2, [pc, #440]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002df6:	f043 0301 	orr.w	r3, r3, #1
 8002dfa:	6213      	str	r3, [r2, #32]
 8002dfc:	e02d      	b.n	8002e5a <HAL_RCC_OscConfig+0x36e>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10c      	bne.n	8002e20 <HAL_RCC_OscConfig+0x334>
 8002e06:	4b6a      	ldr	r3, [pc, #424]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002e08:	6a1b      	ldr	r3, [r3, #32]
 8002e0a:	4a69      	ldr	r2, [pc, #420]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002e0c:	f023 0301 	bic.w	r3, r3, #1
 8002e10:	6213      	str	r3, [r2, #32]
 8002e12:	4b67      	ldr	r3, [pc, #412]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002e14:	6a1b      	ldr	r3, [r3, #32]
 8002e16:	4a66      	ldr	r2, [pc, #408]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002e18:	f023 0304 	bic.w	r3, r3, #4
 8002e1c:	6213      	str	r3, [r2, #32]
 8002e1e:	e01c      	b.n	8002e5a <HAL_RCC_OscConfig+0x36e>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	2b05      	cmp	r3, #5
 8002e26:	d10c      	bne.n	8002e42 <HAL_RCC_OscConfig+0x356>
 8002e28:	4b61      	ldr	r3, [pc, #388]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	4a60      	ldr	r2, [pc, #384]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002e2e:	f043 0304 	orr.w	r3, r3, #4
 8002e32:	6213      	str	r3, [r2, #32]
 8002e34:	4b5e      	ldr	r3, [pc, #376]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	4a5d      	ldr	r2, [pc, #372]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002e3a:	f043 0301 	orr.w	r3, r3, #1
 8002e3e:	6213      	str	r3, [r2, #32]
 8002e40:	e00b      	b.n	8002e5a <HAL_RCC_OscConfig+0x36e>
 8002e42:	4b5b      	ldr	r3, [pc, #364]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002e44:	6a1b      	ldr	r3, [r3, #32]
 8002e46:	4a5a      	ldr	r2, [pc, #360]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002e48:	f023 0301 	bic.w	r3, r3, #1
 8002e4c:	6213      	str	r3, [r2, #32]
 8002e4e:	4b58      	ldr	r3, [pc, #352]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002e50:	6a1b      	ldr	r3, [r3, #32]
 8002e52:	4a57      	ldr	r2, [pc, #348]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002e54:	f023 0304 	bic.w	r3, r3, #4
 8002e58:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d015      	beq.n	8002e8e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e62:	f7fe fc47 	bl	80016f4 <HAL_GetTick>
 8002e66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e68:	e00a      	b.n	8002e80 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e6a:	f7fe fc43 	bl	80016f4 <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d901      	bls.n	8002e80 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e0b1      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e80:	4b4b      	ldr	r3, [pc, #300]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	f003 0302 	and.w	r3, r3, #2
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d0ee      	beq.n	8002e6a <HAL_RCC_OscConfig+0x37e>
 8002e8c:	e014      	b.n	8002eb8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e8e:	f7fe fc31 	bl	80016f4 <HAL_GetTick>
 8002e92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e94:	e00a      	b.n	8002eac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e96:	f7fe fc2d 	bl	80016f4 <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d901      	bls.n	8002eac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e09b      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eac:	4b40      	ldr	r3, [pc, #256]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002eae:	6a1b      	ldr	r3, [r3, #32]
 8002eb0:	f003 0302 	and.w	r3, r3, #2
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d1ee      	bne.n	8002e96 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002eb8:	7dfb      	ldrb	r3, [r7, #23]
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d105      	bne.n	8002eca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ebe:	4b3c      	ldr	r3, [pc, #240]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002ec0:	69db      	ldr	r3, [r3, #28]
 8002ec2:	4a3b      	ldr	r2, [pc, #236]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002ec4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ec8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	69db      	ldr	r3, [r3, #28]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f000 8087 	beq.w	8002fe2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ed4:	4b36      	ldr	r3, [pc, #216]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f003 030c 	and.w	r3, r3, #12
 8002edc:	2b08      	cmp	r3, #8
 8002ede:	d061      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	69db      	ldr	r3, [r3, #28]
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d146      	bne.n	8002f76 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ee8:	4b33      	ldr	r3, [pc, #204]	; (8002fb8 <HAL_RCC_OscConfig+0x4cc>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eee:	f7fe fc01 	bl	80016f4 <HAL_GetTick>
 8002ef2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ef4:	e008      	b.n	8002f08 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ef6:	f7fe fbfd 	bl	80016f4 <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d901      	bls.n	8002f08 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e06d      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f08:	4b29      	ldr	r3, [pc, #164]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d1f0      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a1b      	ldr	r3, [r3, #32]
 8002f18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f1c:	d108      	bne.n	8002f30 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f1e:	4b24      	ldr	r3, [pc, #144]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	4921      	ldr	r1, [pc, #132]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f30:	4b1f      	ldr	r3, [pc, #124]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a19      	ldr	r1, [r3, #32]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f40:	430b      	orrs	r3, r1
 8002f42:	491b      	ldr	r1, [pc, #108]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f48:	4b1b      	ldr	r3, [pc, #108]	; (8002fb8 <HAL_RCC_OscConfig+0x4cc>)
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f4e:	f7fe fbd1 	bl	80016f4 <HAL_GetTick>
 8002f52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f54:	e008      	b.n	8002f68 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f56:	f7fe fbcd 	bl	80016f4 <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d901      	bls.n	8002f68 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	e03d      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f68:	4b11      	ldr	r3, [pc, #68]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d0f0      	beq.n	8002f56 <HAL_RCC_OscConfig+0x46a>
 8002f74:	e035      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f76:	4b10      	ldr	r3, [pc, #64]	; (8002fb8 <HAL_RCC_OscConfig+0x4cc>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7c:	f7fe fbba 	bl	80016f4 <HAL_GetTick>
 8002f80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f82:	e008      	b.n	8002f96 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f84:	f7fe fbb6 	bl	80016f4 <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e026      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f96:	4b06      	ldr	r3, [pc, #24]	; (8002fb0 <HAL_RCC_OscConfig+0x4c4>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d1f0      	bne.n	8002f84 <HAL_RCC_OscConfig+0x498>
 8002fa2:	e01e      	b.n	8002fe2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	69db      	ldr	r3, [r3, #28]
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d107      	bne.n	8002fbc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e019      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>
 8002fb0:	40021000 	.word	0x40021000
 8002fb4:	40007000 	.word	0x40007000
 8002fb8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002fbc:	4b0b      	ldr	r3, [pc, #44]	; (8002fec <HAL_RCC_OscConfig+0x500>)
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d106      	bne.n	8002fde <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d001      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e000      	b.n	8002fe4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002fe2:	2300      	movs	r3, #0
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3718      	adds	r7, #24
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	40021000 	.word	0x40021000

08002ff0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e0d0      	b.n	80031a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003004:	4b6a      	ldr	r3, [pc, #424]	; (80031b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0307 	and.w	r3, r3, #7
 800300c:	683a      	ldr	r2, [r7, #0]
 800300e:	429a      	cmp	r2, r3
 8003010:	d910      	bls.n	8003034 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003012:	4b67      	ldr	r3, [pc, #412]	; (80031b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f023 0207 	bic.w	r2, r3, #7
 800301a:	4965      	ldr	r1, [pc, #404]	; (80031b0 <HAL_RCC_ClockConfig+0x1c0>)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	4313      	orrs	r3, r2
 8003020:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003022:	4b63      	ldr	r3, [pc, #396]	; (80031b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0307 	and.w	r3, r3, #7
 800302a:	683a      	ldr	r2, [r7, #0]
 800302c:	429a      	cmp	r2, r3
 800302e:	d001      	beq.n	8003034 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e0b8      	b.n	80031a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0302 	and.w	r3, r3, #2
 800303c:	2b00      	cmp	r3, #0
 800303e:	d020      	beq.n	8003082 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0304 	and.w	r3, r3, #4
 8003048:	2b00      	cmp	r3, #0
 800304a:	d005      	beq.n	8003058 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800304c:	4b59      	ldr	r3, [pc, #356]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	4a58      	ldr	r2, [pc, #352]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003052:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003056:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0308 	and.w	r3, r3, #8
 8003060:	2b00      	cmp	r3, #0
 8003062:	d005      	beq.n	8003070 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003064:	4b53      	ldr	r3, [pc, #332]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	4a52      	ldr	r2, [pc, #328]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 800306a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800306e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003070:	4b50      	ldr	r3, [pc, #320]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	494d      	ldr	r1, [pc, #308]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 800307e:	4313      	orrs	r3, r2
 8003080:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	2b00      	cmp	r3, #0
 800308c:	d040      	beq.n	8003110 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d107      	bne.n	80030a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003096:	4b47      	ldr	r3, [pc, #284]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d115      	bne.n	80030ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e07f      	b.n	80031a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d107      	bne.n	80030be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030ae:	4b41      	ldr	r3, [pc, #260]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d109      	bne.n	80030ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e073      	b.n	80031a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030be:	4b3d      	ldr	r3, [pc, #244]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d101      	bne.n	80030ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e06b      	b.n	80031a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030ce:	4b39      	ldr	r3, [pc, #228]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f023 0203 	bic.w	r2, r3, #3
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	4936      	ldr	r1, [pc, #216]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030e0:	f7fe fb08 	bl	80016f4 <HAL_GetTick>
 80030e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030e6:	e00a      	b.n	80030fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030e8:	f7fe fb04 	bl	80016f4 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d901      	bls.n	80030fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e053      	b.n	80031a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030fe:	4b2d      	ldr	r3, [pc, #180]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	f003 020c 	and.w	r2, r3, #12
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	429a      	cmp	r2, r3
 800310e:	d1eb      	bne.n	80030e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003110:	4b27      	ldr	r3, [pc, #156]	; (80031b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0307 	and.w	r3, r3, #7
 8003118:	683a      	ldr	r2, [r7, #0]
 800311a:	429a      	cmp	r2, r3
 800311c:	d210      	bcs.n	8003140 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800311e:	4b24      	ldr	r3, [pc, #144]	; (80031b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f023 0207 	bic.w	r2, r3, #7
 8003126:	4922      	ldr	r1, [pc, #136]	; (80031b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	4313      	orrs	r3, r2
 800312c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800312e:	4b20      	ldr	r3, [pc, #128]	; (80031b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0307 	and.w	r3, r3, #7
 8003136:	683a      	ldr	r2, [r7, #0]
 8003138:	429a      	cmp	r2, r3
 800313a:	d001      	beq.n	8003140 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e032      	b.n	80031a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0304 	and.w	r3, r3, #4
 8003148:	2b00      	cmp	r3, #0
 800314a:	d008      	beq.n	800315e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800314c:	4b19      	ldr	r3, [pc, #100]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	4916      	ldr	r1, [pc, #88]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 800315a:	4313      	orrs	r3, r2
 800315c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0308 	and.w	r3, r3, #8
 8003166:	2b00      	cmp	r3, #0
 8003168:	d009      	beq.n	800317e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800316a:	4b12      	ldr	r3, [pc, #72]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	691b      	ldr	r3, [r3, #16]
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	490e      	ldr	r1, [pc, #56]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 800317a:	4313      	orrs	r3, r2
 800317c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800317e:	f000 f821 	bl	80031c4 <HAL_RCC_GetSysClockFreq>
 8003182:	4602      	mov	r2, r0
 8003184:	4b0b      	ldr	r3, [pc, #44]	; (80031b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	091b      	lsrs	r3, r3, #4
 800318a:	f003 030f 	and.w	r3, r3, #15
 800318e:	490a      	ldr	r1, [pc, #40]	; (80031b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003190:	5ccb      	ldrb	r3, [r1, r3]
 8003192:	fa22 f303 	lsr.w	r3, r2, r3
 8003196:	4a09      	ldr	r2, [pc, #36]	; (80031bc <HAL_RCC_ClockConfig+0x1cc>)
 8003198:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800319a:	4b09      	ldr	r3, [pc, #36]	; (80031c0 <HAL_RCC_ClockConfig+0x1d0>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4618      	mov	r0, r3
 80031a0:	f7fe f9c8 	bl	8001534 <HAL_InitTick>

  return HAL_OK;
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	40022000 	.word	0x40022000
 80031b4:	40021000 	.word	0x40021000
 80031b8:	08005400 	.word	0x08005400
 80031bc:	200001c8 	.word	0x200001c8
 80031c0:	200001cc 	.word	0x200001cc

080031c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031c4:	b490      	push	{r4, r7}
 80031c6:	b08a      	sub	sp, #40	; 0x28
 80031c8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80031ca:	4b29      	ldr	r3, [pc, #164]	; (8003270 <HAL_RCC_GetSysClockFreq+0xac>)
 80031cc:	1d3c      	adds	r4, r7, #4
 80031ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80031d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80031d4:	f240 2301 	movw	r3, #513	; 0x201
 80031d8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031da:	2300      	movs	r3, #0
 80031dc:	61fb      	str	r3, [r7, #28]
 80031de:	2300      	movs	r3, #0
 80031e0:	61bb      	str	r3, [r7, #24]
 80031e2:	2300      	movs	r3, #0
 80031e4:	627b      	str	r3, [r7, #36]	; 0x24
 80031e6:	2300      	movs	r3, #0
 80031e8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80031ea:	2300      	movs	r3, #0
 80031ec:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80031ee:	4b21      	ldr	r3, [pc, #132]	; (8003274 <HAL_RCC_GetSysClockFreq+0xb0>)
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	f003 030c 	and.w	r3, r3, #12
 80031fa:	2b04      	cmp	r3, #4
 80031fc:	d002      	beq.n	8003204 <HAL_RCC_GetSysClockFreq+0x40>
 80031fe:	2b08      	cmp	r3, #8
 8003200:	d003      	beq.n	800320a <HAL_RCC_GetSysClockFreq+0x46>
 8003202:	e02b      	b.n	800325c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003204:	4b1c      	ldr	r3, [pc, #112]	; (8003278 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003206:	623b      	str	r3, [r7, #32]
      break;
 8003208:	e02b      	b.n	8003262 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	0c9b      	lsrs	r3, r3, #18
 800320e:	f003 030f 	and.w	r3, r3, #15
 8003212:	3328      	adds	r3, #40	; 0x28
 8003214:	443b      	add	r3, r7
 8003216:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800321a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d012      	beq.n	800324c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003226:	4b13      	ldr	r3, [pc, #76]	; (8003274 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	0c5b      	lsrs	r3, r3, #17
 800322c:	f003 0301 	and.w	r3, r3, #1
 8003230:	3328      	adds	r3, #40	; 0x28
 8003232:	443b      	add	r3, r7
 8003234:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003238:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	4a0e      	ldr	r2, [pc, #56]	; (8003278 <HAL_RCC_GetSysClockFreq+0xb4>)
 800323e:	fb03 f202 	mul.w	r2, r3, r2
 8003242:	69bb      	ldr	r3, [r7, #24]
 8003244:	fbb2 f3f3 	udiv	r3, r2, r3
 8003248:	627b      	str	r3, [r7, #36]	; 0x24
 800324a:	e004      	b.n	8003256 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	4a0b      	ldr	r2, [pc, #44]	; (800327c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003250:	fb02 f303 	mul.w	r3, r2, r3
 8003254:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003258:	623b      	str	r3, [r7, #32]
      break;
 800325a:	e002      	b.n	8003262 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800325c:	4b06      	ldr	r3, [pc, #24]	; (8003278 <HAL_RCC_GetSysClockFreq+0xb4>)
 800325e:	623b      	str	r3, [r7, #32]
      break;
 8003260:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003262:	6a3b      	ldr	r3, [r7, #32]
}
 8003264:	4618      	mov	r0, r3
 8003266:	3728      	adds	r7, #40	; 0x28
 8003268:	46bd      	mov	sp, r7
 800326a:	bc90      	pop	{r4, r7}
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	08004f2c 	.word	0x08004f2c
 8003274:	40021000 	.word	0x40021000
 8003278:	007a1200 	.word	0x007a1200
 800327c:	003d0900 	.word	0x003d0900

08003280 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003284:	4b02      	ldr	r3, [pc, #8]	; (8003290 <HAL_RCC_GetHCLKFreq+0x10>)
 8003286:	681b      	ldr	r3, [r3, #0]
}
 8003288:	4618      	mov	r0, r3
 800328a:	46bd      	mov	sp, r7
 800328c:	bc80      	pop	{r7}
 800328e:	4770      	bx	lr
 8003290:	200001c8 	.word	0x200001c8

08003294 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003298:	f7ff fff2 	bl	8003280 <HAL_RCC_GetHCLKFreq>
 800329c:	4602      	mov	r2, r0
 800329e:	4b05      	ldr	r3, [pc, #20]	; (80032b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	0a1b      	lsrs	r3, r3, #8
 80032a4:	f003 0307 	and.w	r3, r3, #7
 80032a8:	4903      	ldr	r1, [pc, #12]	; (80032b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032aa:	5ccb      	ldrb	r3, [r1, r3]
 80032ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	40021000 	.word	0x40021000
 80032b8:	08005410 	.word	0x08005410

080032bc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
 80032c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	220f      	movs	r2, #15
 80032ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80032cc:	4b11      	ldr	r3, [pc, #68]	; (8003314 <HAL_RCC_GetClockConfig+0x58>)
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f003 0203 	and.w	r2, r3, #3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80032d8:	4b0e      	ldr	r3, [pc, #56]	; (8003314 <HAL_RCC_GetClockConfig+0x58>)
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80032e4:	4b0b      	ldr	r3, [pc, #44]	; (8003314 <HAL_RCC_GetClockConfig+0x58>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80032f0:	4b08      	ldr	r3, [pc, #32]	; (8003314 <HAL_RCC_GetClockConfig+0x58>)
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	08db      	lsrs	r3, r3, #3
 80032f6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80032fe:	4b06      	ldr	r3, [pc, #24]	; (8003318 <HAL_RCC_GetClockConfig+0x5c>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0207 	and.w	r2, r3, #7
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800330a:	bf00      	nop
 800330c:	370c      	adds	r7, #12
 800330e:	46bd      	mov	sp, r7
 8003310:	bc80      	pop	{r7}
 8003312:	4770      	bx	lr
 8003314:	40021000 	.word	0x40021000
 8003318:	40022000 	.word	0x40022000

0800331c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800331c:	b480      	push	{r7}
 800331e:	b085      	sub	sp, #20
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003324:	4b0a      	ldr	r3, [pc, #40]	; (8003350 <RCC_Delay+0x34>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a0a      	ldr	r2, [pc, #40]	; (8003354 <RCC_Delay+0x38>)
 800332a:	fba2 2303 	umull	r2, r3, r2, r3
 800332e:	0a5b      	lsrs	r3, r3, #9
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	fb02 f303 	mul.w	r3, r2, r3
 8003336:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003338:	bf00      	nop
  }
  while (Delay --);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	1e5a      	subs	r2, r3, #1
 800333e:	60fa      	str	r2, [r7, #12]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d1f9      	bne.n	8003338 <RCC_Delay+0x1c>
}
 8003344:	bf00      	nop
 8003346:	bf00      	nop
 8003348:	3714      	adds	r7, #20
 800334a:	46bd      	mov	sp, r7
 800334c:	bc80      	pop	{r7}
 800334e:	4770      	bx	lr
 8003350:	200001c8 	.word	0x200001c8
 8003354:	10624dd3 	.word	0x10624dd3

08003358 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b086      	sub	sp, #24
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003360:	2300      	movs	r3, #0
 8003362:	613b      	str	r3, [r7, #16]
 8003364:	2300      	movs	r3, #0
 8003366:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0301 	and.w	r3, r3, #1
 8003370:	2b00      	cmp	r3, #0
 8003372:	d07d      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003374:	2300      	movs	r3, #0
 8003376:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003378:	4b4f      	ldr	r3, [pc, #316]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800337a:	69db      	ldr	r3, [r3, #28]
 800337c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d10d      	bne.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003384:	4b4c      	ldr	r3, [pc, #304]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003386:	69db      	ldr	r3, [r3, #28]
 8003388:	4a4b      	ldr	r2, [pc, #300]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800338a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800338e:	61d3      	str	r3, [r2, #28]
 8003390:	4b49      	ldr	r3, [pc, #292]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003392:	69db      	ldr	r3, [r3, #28]
 8003394:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003398:	60bb      	str	r3, [r7, #8]
 800339a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800339c:	2301      	movs	r3, #1
 800339e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033a0:	4b46      	ldr	r3, [pc, #280]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d118      	bne.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033ac:	4b43      	ldr	r3, [pc, #268]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a42      	ldr	r2, [pc, #264]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033b6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033b8:	f7fe f99c 	bl	80016f4 <HAL_GetTick>
 80033bc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033be:	e008      	b.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033c0:	f7fe f998 	bl	80016f4 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b64      	cmp	r3, #100	; 0x64
 80033cc:	d901      	bls.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e06d      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033d2:	4b3a      	ldr	r3, [pc, #232]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d0f0      	beq.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80033de:	4b36      	ldr	r3, [pc, #216]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033e6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d02e      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033f6:	68fa      	ldr	r2, [r7, #12]
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d027      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033fc:	4b2e      	ldr	r3, [pc, #184]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033fe:	6a1b      	ldr	r3, [r3, #32]
 8003400:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003404:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003406:	4b2e      	ldr	r3, [pc, #184]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003408:	2201      	movs	r2, #1
 800340a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800340c:	4b2c      	ldr	r3, [pc, #176]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800340e:	2200      	movs	r2, #0
 8003410:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003412:	4a29      	ldr	r2, [pc, #164]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	2b00      	cmp	r3, #0
 8003420:	d014      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003422:	f7fe f967 	bl	80016f4 <HAL_GetTick>
 8003426:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003428:	e00a      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800342a:	f7fe f963 	bl	80016f4 <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	f241 3288 	movw	r2, #5000	; 0x1388
 8003438:	4293      	cmp	r3, r2
 800343a:	d901      	bls.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800343c:	2303      	movs	r3, #3
 800343e:	e036      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003440:	4b1d      	ldr	r3, [pc, #116]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003442:	6a1b      	ldr	r3, [r3, #32]
 8003444:	f003 0302 	and.w	r3, r3, #2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d0ee      	beq.n	800342a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800344c:	4b1a      	ldr	r3, [pc, #104]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800344e:	6a1b      	ldr	r3, [r3, #32]
 8003450:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	4917      	ldr	r1, [pc, #92]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800345a:	4313      	orrs	r3, r2
 800345c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800345e:	7dfb      	ldrb	r3, [r7, #23]
 8003460:	2b01      	cmp	r3, #1
 8003462:	d105      	bne.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003464:	4b14      	ldr	r3, [pc, #80]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003466:	69db      	ldr	r3, [r3, #28]
 8003468:	4a13      	ldr	r2, [pc, #76]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800346a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800346e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0302 	and.w	r3, r3, #2
 8003478:	2b00      	cmp	r3, #0
 800347a:	d008      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800347c:	4b0e      	ldr	r3, [pc, #56]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	490b      	ldr	r1, [pc, #44]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800348a:	4313      	orrs	r3, r2
 800348c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0310 	and.w	r3, r3, #16
 8003496:	2b00      	cmp	r3, #0
 8003498:	d008      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800349a:	4b07      	ldr	r3, [pc, #28]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	4904      	ldr	r1, [pc, #16]	; (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034a8:	4313      	orrs	r3, r2
 80034aa:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80034ac:	2300      	movs	r3, #0
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3718      	adds	r7, #24
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	40021000 	.word	0x40021000
 80034bc:	40007000 	.word	0x40007000
 80034c0:	42420440 	.word	0x42420440

080034c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d101      	bne.n	80034d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e041      	b.n	800355a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d106      	bne.n	80034f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 f839 	bl	8003562 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2202      	movs	r2, #2
 80034f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	3304      	adds	r3, #4
 8003500:	4619      	mov	r1, r3
 8003502:	4610      	mov	r0, r2
 8003504:	f000 f9b4 	bl	8003870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003558:	2300      	movs	r3, #0
}
 800355a:	4618      	mov	r0, r3
 800355c:	3708      	adds	r7, #8
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003562:	b480      	push	{r7}
 8003564:	b083      	sub	sp, #12
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800356a:	bf00      	nop
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	bc80      	pop	{r7}
 8003572:	4770      	bx	lr

08003574 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003574:	b480      	push	{r7}
 8003576:	b085      	sub	sp, #20
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003582:	b2db      	uxtb	r3, r3
 8003584:	2b01      	cmp	r3, #1
 8003586:	d001      	beq.n	800358c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e03a      	b.n	8003602 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2202      	movs	r2, #2
 8003590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	68da      	ldr	r2, [r3, #12]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f042 0201 	orr.w	r2, r2, #1
 80035a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a18      	ldr	r2, [pc, #96]	; (800360c <HAL_TIM_Base_Start_IT+0x98>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d00e      	beq.n	80035cc <HAL_TIM_Base_Start_IT+0x58>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035b6:	d009      	beq.n	80035cc <HAL_TIM_Base_Start_IT+0x58>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a14      	ldr	r2, [pc, #80]	; (8003610 <HAL_TIM_Base_Start_IT+0x9c>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d004      	beq.n	80035cc <HAL_TIM_Base_Start_IT+0x58>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a13      	ldr	r2, [pc, #76]	; (8003614 <HAL_TIM_Base_Start_IT+0xa0>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d111      	bne.n	80035f0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	f003 0307 	and.w	r3, r3, #7
 80035d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2b06      	cmp	r3, #6
 80035dc:	d010      	beq.n	8003600 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f042 0201 	orr.w	r2, r2, #1
 80035ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035ee:	e007      	b.n	8003600 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f042 0201 	orr.w	r2, r2, #1
 80035fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3714      	adds	r7, #20
 8003606:	46bd      	mov	sp, r7
 8003608:	bc80      	pop	{r7}
 800360a:	4770      	bx	lr
 800360c:	40012c00 	.word	0x40012c00
 8003610:	40000400 	.word	0x40000400
 8003614:	40000800 	.word	0x40000800

08003618 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b082      	sub	sp, #8
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	f003 0302 	and.w	r3, r3, #2
 800362a:	2b02      	cmp	r3, #2
 800362c:	d122      	bne.n	8003674 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	f003 0302 	and.w	r3, r3, #2
 8003638:	2b02      	cmp	r3, #2
 800363a:	d11b      	bne.n	8003674 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f06f 0202 	mvn.w	r2, #2
 8003644:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2201      	movs	r2, #1
 800364a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	699b      	ldr	r3, [r3, #24]
 8003652:	f003 0303 	and.w	r3, r3, #3
 8003656:	2b00      	cmp	r3, #0
 8003658:	d003      	beq.n	8003662 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 f8ed 	bl	800383a <HAL_TIM_IC_CaptureCallback>
 8003660:	e005      	b.n	800366e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 f8e0 	bl	8003828 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f000 f8ef 	bl	800384c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	691b      	ldr	r3, [r3, #16]
 800367a:	f003 0304 	and.w	r3, r3, #4
 800367e:	2b04      	cmp	r3, #4
 8003680:	d122      	bne.n	80036c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	f003 0304 	and.w	r3, r3, #4
 800368c:	2b04      	cmp	r3, #4
 800368e:	d11b      	bne.n	80036c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f06f 0204 	mvn.w	r2, #4
 8003698:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2202      	movs	r2, #2
 800369e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d003      	beq.n	80036b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f8c3 	bl	800383a <HAL_TIM_IC_CaptureCallback>
 80036b4:	e005      	b.n	80036c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 f8b6 	bl	8003828 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f000 f8c5 	bl	800384c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	691b      	ldr	r3, [r3, #16]
 80036ce:	f003 0308 	and.w	r3, r3, #8
 80036d2:	2b08      	cmp	r3, #8
 80036d4:	d122      	bne.n	800371c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	f003 0308 	and.w	r3, r3, #8
 80036e0:	2b08      	cmp	r3, #8
 80036e2:	d11b      	bne.n	800371c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f06f 0208 	mvn.w	r2, #8
 80036ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2204      	movs	r2, #4
 80036f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	69db      	ldr	r3, [r3, #28]
 80036fa:	f003 0303 	and.w	r3, r3, #3
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d003      	beq.n	800370a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 f899 	bl	800383a <HAL_TIM_IC_CaptureCallback>
 8003708:	e005      	b.n	8003716 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800370a:	6878      	ldr	r0, [r7, #4]
 800370c:	f000 f88c 	bl	8003828 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f000 f89b 	bl	800384c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	f003 0310 	and.w	r3, r3, #16
 8003726:	2b10      	cmp	r3, #16
 8003728:	d122      	bne.n	8003770 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	f003 0310 	and.w	r3, r3, #16
 8003734:	2b10      	cmp	r3, #16
 8003736:	d11b      	bne.n	8003770 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f06f 0210 	mvn.w	r2, #16
 8003740:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2208      	movs	r2, #8
 8003746:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	69db      	ldr	r3, [r3, #28]
 800374e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003752:	2b00      	cmp	r3, #0
 8003754:	d003      	beq.n	800375e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f000 f86f 	bl	800383a <HAL_TIM_IC_CaptureCallback>
 800375c:	e005      	b.n	800376a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 f862 	bl	8003828 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f000 f871 	bl	800384c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	f003 0301 	and.w	r3, r3, #1
 800377a:	2b01      	cmp	r3, #1
 800377c:	d10e      	bne.n	800379c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	f003 0301 	and.w	r3, r3, #1
 8003788:	2b01      	cmp	r3, #1
 800378a:	d107      	bne.n	800379c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f06f 0201 	mvn.w	r2, #1
 8003794:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f7fd fe0c 	bl	80013b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037a6:	2b80      	cmp	r3, #128	; 0x80
 80037a8:	d10e      	bne.n	80037c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037b4:	2b80      	cmp	r3, #128	; 0x80
 80037b6:	d107      	bne.n	80037c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80037c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f000 f8bf 	bl	8003946 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037d2:	2b40      	cmp	r3, #64	; 0x40
 80037d4:	d10e      	bne.n	80037f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037e0:	2b40      	cmp	r3, #64	; 0x40
 80037e2:	d107      	bne.n	80037f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80037ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f000 f835 	bl	800385e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	f003 0320 	and.w	r3, r3, #32
 80037fe:	2b20      	cmp	r3, #32
 8003800:	d10e      	bne.n	8003820 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	f003 0320 	and.w	r3, r3, #32
 800380c:	2b20      	cmp	r3, #32
 800380e:	d107      	bne.n	8003820 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f06f 0220 	mvn.w	r2, #32
 8003818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f000 f88a 	bl	8003934 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003820:	bf00      	nop
 8003822:	3708      	adds	r7, #8
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003830:	bf00      	nop
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	bc80      	pop	{r7}
 8003838:	4770      	bx	lr

0800383a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800383a:	b480      	push	{r7}
 800383c:	b083      	sub	sp, #12
 800383e:	af00      	add	r7, sp, #0
 8003840:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003842:	bf00      	nop
 8003844:	370c      	adds	r7, #12
 8003846:	46bd      	mov	sp, r7
 8003848:	bc80      	pop	{r7}
 800384a:	4770      	bx	lr

0800384c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003854:	bf00      	nop
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	bc80      	pop	{r7}
 800385c:	4770      	bx	lr

0800385e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800385e:	b480      	push	{r7}
 8003860:	b083      	sub	sp, #12
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003866:	bf00      	nop
 8003868:	370c      	adds	r7, #12
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr

08003870 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003870:	b480      	push	{r7}
 8003872:	b085      	sub	sp, #20
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
 8003878:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	4a29      	ldr	r2, [pc, #164]	; (8003928 <TIM_Base_SetConfig+0xb8>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d00b      	beq.n	80038a0 <TIM_Base_SetConfig+0x30>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800388e:	d007      	beq.n	80038a0 <TIM_Base_SetConfig+0x30>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4a26      	ldr	r2, [pc, #152]	; (800392c <TIM_Base_SetConfig+0xbc>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d003      	beq.n	80038a0 <TIM_Base_SetConfig+0x30>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	4a25      	ldr	r2, [pc, #148]	; (8003930 <TIM_Base_SetConfig+0xc0>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d108      	bne.n	80038b2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	68fa      	ldr	r2, [r7, #12]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a1c      	ldr	r2, [pc, #112]	; (8003928 <TIM_Base_SetConfig+0xb8>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d00b      	beq.n	80038d2 <TIM_Base_SetConfig+0x62>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038c0:	d007      	beq.n	80038d2 <TIM_Base_SetConfig+0x62>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a19      	ldr	r2, [pc, #100]	; (800392c <TIM_Base_SetConfig+0xbc>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d003      	beq.n	80038d2 <TIM_Base_SetConfig+0x62>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a18      	ldr	r2, [pc, #96]	; (8003930 <TIM_Base_SetConfig+0xc0>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d108      	bne.n	80038e4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	68fa      	ldr	r2, [r7, #12]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	68fa      	ldr	r2, [r7, #12]
 80038f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	689a      	ldr	r2, [r3, #8]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a07      	ldr	r2, [pc, #28]	; (8003928 <TIM_Base_SetConfig+0xb8>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d103      	bne.n	8003918 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	691a      	ldr	r2, [r3, #16]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	615a      	str	r2, [r3, #20]
}
 800391e:	bf00      	nop
 8003920:	3714      	adds	r7, #20
 8003922:	46bd      	mov	sp, r7
 8003924:	bc80      	pop	{r7}
 8003926:	4770      	bx	lr
 8003928:	40012c00 	.word	0x40012c00
 800392c:	40000400 	.word	0x40000400
 8003930:	40000800 	.word	0x40000800

08003934 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800393c:	bf00      	nop
 800393e:	370c      	adds	r7, #12
 8003940:	46bd      	mov	sp, r7
 8003942:	bc80      	pop	{r7}
 8003944:	4770      	bx	lr

08003946 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003946:	b480      	push	{r7}
 8003948:	b083      	sub	sp, #12
 800394a:	af00      	add	r7, sp, #0
 800394c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800394e:	bf00      	nop
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	bc80      	pop	{r7}
 8003956:	4770      	bx	lr

08003958 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800395c:	f000 fa88 	bl	8003e70 <vTaskStartScheduler>
  
  return osOK;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	bd80      	pop	{r7, pc}

08003966 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003966:	b480      	push	{r7}
 8003968:	b083      	sub	sp, #12
 800396a:	af00      	add	r7, sp, #0
 800396c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f103 0208 	add.w	r2, r3, #8
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f04f 32ff 	mov.w	r2, #4294967295
 800397e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f103 0208 	add.w	r2, r3, #8
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f103 0208 	add.w	r2, r3, #8
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2200      	movs	r2, #0
 8003998:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800399a:	bf00      	nop
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	bc80      	pop	{r7}
 80039a2:	4770      	bx	lr

080039a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80039b2:	bf00      	nop
 80039b4:	370c      	adds	r7, #12
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bc80      	pop	{r7}
 80039ba:	4770      	bx	lr

080039bc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80039bc:	b480      	push	{r7}
 80039be:	b085      	sub	sp, #20
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	68fa      	ldr	r2, [r7, #12]
 80039d0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	689a      	ldr	r2, [r3, #8]
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	683a      	ldr	r2, [r7, #0]
 80039e0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	683a      	ldr	r2, [r7, #0]
 80039e6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	1c5a      	adds	r2, r3, #1
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	601a      	str	r2, [r3, #0]
}
 80039f8:	bf00      	nop
 80039fa:	3714      	adds	r7, #20
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bc80      	pop	{r7}
 8003a00:	4770      	bx	lr

08003a02 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003a02:	b480      	push	{r7}
 8003a04:	b085      	sub	sp, #20
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]
 8003a0a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a18:	d103      	bne.n	8003a22 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	691b      	ldr	r3, [r3, #16]
 8003a1e:	60fb      	str	r3, [r7, #12]
 8003a20:	e00c      	b.n	8003a3c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	3308      	adds	r3, #8
 8003a26:	60fb      	str	r3, [r7, #12]
 8003a28:	e002      	b.n	8003a30 <vListInsert+0x2e>
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	60fb      	str	r3, [r7, #12]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68ba      	ldr	r2, [r7, #8]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d2f6      	bcs.n	8003a2a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	685a      	ldr	r2, [r3, #4]
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	68fa      	ldr	r2, [r7, #12]
 8003a50:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	683a      	ldr	r2, [r7, #0]
 8003a56:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	1c5a      	adds	r2, r3, #1
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	601a      	str	r2, [r3, #0]
}
 8003a68:	bf00      	nop
 8003a6a:	3714      	adds	r7, #20
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bc80      	pop	{r7}
 8003a70:	4770      	bx	lr

08003a72 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003a72:	b480      	push	{r7}
 8003a74:	b085      	sub	sp, #20
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	6892      	ldr	r2, [r2, #8]
 8003a88:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	6852      	ldr	r2, [r2, #4]
 8003a92:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d103      	bne.n	8003aa6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	689a      	ldr	r2, [r3, #8]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	1e5a      	subs	r2, r3, #1
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3714      	adds	r7, #20
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bc80      	pop	{r7}
 8003ac2:	4770      	bx	lr

08003ac4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b08e      	sub	sp, #56	; 0x38
 8003ac8:	af04      	add	r7, sp, #16
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	607a      	str	r2, [r7, #4]
 8003ad0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003ad2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d10a      	bne.n	8003aee <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003adc:	f383 8811 	msr	BASEPRI, r3
 8003ae0:	f3bf 8f6f 	isb	sy
 8003ae4:	f3bf 8f4f 	dsb	sy
 8003ae8:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003aea:	bf00      	nop
 8003aec:	e7fe      	b.n	8003aec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d10a      	bne.n	8003b0a <xTaskCreateStatic+0x46>
	__asm volatile
 8003af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003af8:	f383 8811 	msr	BASEPRI, r3
 8003afc:	f3bf 8f6f 	isb	sy
 8003b00:	f3bf 8f4f 	dsb	sy
 8003b04:	61fb      	str	r3, [r7, #28]
}
 8003b06:	bf00      	nop
 8003b08:	e7fe      	b.n	8003b08 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003b0a:	23b0      	movs	r3, #176	; 0xb0
 8003b0c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	2bb0      	cmp	r3, #176	; 0xb0
 8003b12:	d00a      	beq.n	8003b2a <xTaskCreateStatic+0x66>
	__asm volatile
 8003b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b18:	f383 8811 	msr	BASEPRI, r3
 8003b1c:	f3bf 8f6f 	isb	sy
 8003b20:	f3bf 8f4f 	dsb	sy
 8003b24:	61bb      	str	r3, [r7, #24]
}
 8003b26:	bf00      	nop
 8003b28:	e7fe      	b.n	8003b28 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d01e      	beq.n	8003b6e <xTaskCreateStatic+0xaa>
 8003b30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d01b      	beq.n	8003b6e <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b38:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b3e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b42:	2202      	movs	r2, #2
 8003b44:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003b48:	2300      	movs	r3, #0
 8003b4a:	9303      	str	r3, [sp, #12]
 8003b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4e:	9302      	str	r3, [sp, #8]
 8003b50:	f107 0314 	add.w	r3, r7, #20
 8003b54:	9301      	str	r3, [sp, #4]
 8003b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b58:	9300      	str	r3, [sp, #0]
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	68b9      	ldr	r1, [r7, #8]
 8003b60:	68f8      	ldr	r0, [r7, #12]
 8003b62:	f000 f851 	bl	8003c08 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003b66:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b68:	f000 f8e4 	bl	8003d34 <prvAddNewTaskToReadyList>
 8003b6c:	e001      	b.n	8003b72 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003b72:	697b      	ldr	r3, [r7, #20]
	}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3728      	adds	r7, #40	; 0x28
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b08c      	sub	sp, #48	; 0x30
 8003b80:	af04      	add	r7, sp, #16
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	603b      	str	r3, [r7, #0]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b8c:	88fb      	ldrh	r3, [r7, #6]
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	4618      	mov	r0, r3
 8003b92:	f000 fe95 	bl	80048c0 <pvPortMalloc>
 8003b96:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d00e      	beq.n	8003bbc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003b9e:	20b0      	movs	r0, #176	; 0xb0
 8003ba0:	f000 fe8e 	bl	80048c0 <pvPortMalloc>
 8003ba4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d003      	beq.n	8003bb4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	697a      	ldr	r2, [r7, #20]
 8003bb0:	631a      	str	r2, [r3, #48]	; 0x30
 8003bb2:	e005      	b.n	8003bc0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003bb4:	6978      	ldr	r0, [r7, #20]
 8003bb6:	f000 ff47 	bl	8004a48 <vPortFree>
 8003bba:	e001      	b.n	8003bc0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d017      	beq.n	8003bf6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003bce:	88fa      	ldrh	r2, [r7, #6]
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	9303      	str	r3, [sp, #12]
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	9302      	str	r3, [sp, #8]
 8003bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bda:	9301      	str	r3, [sp, #4]
 8003bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bde:	9300      	str	r3, [sp, #0]
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	68b9      	ldr	r1, [r7, #8]
 8003be4:	68f8      	ldr	r0, [r7, #12]
 8003be6:	f000 f80f 	bl	8003c08 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003bea:	69f8      	ldr	r0, [r7, #28]
 8003bec:	f000 f8a2 	bl	8003d34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	61bb      	str	r3, [r7, #24]
 8003bf4:	e002      	b.n	8003bfc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8003bfa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003bfc:	69bb      	ldr	r3, [r7, #24]
	}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3720      	adds	r7, #32
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
	...

08003c08 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b088      	sub	sp, #32
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	607a      	str	r2, [r7, #4]
 8003c14:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003c20:	3b01      	subs	r3, #1
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	4413      	add	r3, r2
 8003c26:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	f023 0307 	bic.w	r3, r3, #7
 8003c2e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	f003 0307 	and.w	r3, r3, #7
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00a      	beq.n	8003c50 <prvInitialiseNewTask+0x48>
	__asm volatile
 8003c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c3e:	f383 8811 	msr	BASEPRI, r3
 8003c42:	f3bf 8f6f 	isb	sy
 8003c46:	f3bf 8f4f 	dsb	sy
 8003c4a:	617b      	str	r3, [r7, #20]
}
 8003c4c:	bf00      	nop
 8003c4e:	e7fe      	b.n	8003c4e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c50:	2300      	movs	r3, #0
 8003c52:	61fb      	str	r3, [r7, #28]
 8003c54:	e012      	b.n	8003c7c <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003c56:	68ba      	ldr	r2, [r7, #8]
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	4413      	add	r3, r2
 8003c5c:	7819      	ldrb	r1, [r3, #0]
 8003c5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	4413      	add	r3, r2
 8003c64:	3334      	adds	r3, #52	; 0x34
 8003c66:	460a      	mov	r2, r1
 8003c68:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003c6a:	68ba      	ldr	r2, [r7, #8]
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	4413      	add	r3, r2
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d006      	beq.n	8003c84 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	61fb      	str	r3, [r7, #28]
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	2b1d      	cmp	r3, #29
 8003c80:	d9e9      	bls.n	8003c56 <prvInitialiseNewTask+0x4e>
 8003c82:	e000      	b.n	8003c86 <prvInitialiseNewTask+0x7e>
		{
			break;
 8003c84:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c90:	2b06      	cmp	r3, #6
 8003c92:	d901      	bls.n	8003c98 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003c94:	2306      	movs	r3, #6
 8003c96:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c9c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ca2:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->uxMutexesHeld = 0;
 8003ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cac:	3304      	adds	r3, #4
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7ff fe78 	bl	80039a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb6:	3318      	adds	r3, #24
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f7ff fe73 	bl	80039a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cc2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cc6:	f1c3 0207 	rsb	r2, r3, #7
 8003cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ccc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cd2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ce6:	335c      	adds	r3, #92	; 0x5c
 8003ce8:	224c      	movs	r2, #76	; 0x4c
 8003cea:	2100      	movs	r1, #0
 8003cec:	4618      	mov	r0, r3
 8003cee:	f000 ffbf 	bl	8004c70 <memset>
 8003cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cf4:	4a0c      	ldr	r2, [pc, #48]	; (8003d28 <prvInitialiseNewTask+0x120>)
 8003cf6:	661a      	str	r2, [r3, #96]	; 0x60
 8003cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cfa:	4a0c      	ldr	r2, [pc, #48]	; (8003d2c <prvInitialiseNewTask+0x124>)
 8003cfc:	665a      	str	r2, [r3, #100]	; 0x64
 8003cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d00:	4a0b      	ldr	r2, [pc, #44]	; (8003d30 <prvInitialiseNewTask+0x128>)
 8003d02:	669a      	str	r2, [r3, #104]	; 0x68
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003d04:	683a      	ldr	r2, [r7, #0]
 8003d06:	68f9      	ldr	r1, [r7, #12]
 8003d08:	69b8      	ldr	r0, [r7, #24]
 8003d0a:	f000 fc29 	bl	8004560 <pxPortInitialiseStack>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d12:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003d14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d002      	beq.n	8003d20 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d1e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003d20:	bf00      	nop
 8003d22:	3720      	adds	r7, #32
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	20003ab8 	.word	0x20003ab8
 8003d2c:	20003b20 	.word	0x20003b20
 8003d30:	20003b88 	.word	0x20003b88

08003d34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b082      	sub	sp, #8
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003d3c:	f000 fcfe 	bl	800473c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003d40:	4b2a      	ldr	r3, [pc, #168]	; (8003dec <prvAddNewTaskToReadyList+0xb8>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	3301      	adds	r3, #1
 8003d46:	4a29      	ldr	r2, [pc, #164]	; (8003dec <prvAddNewTaskToReadyList+0xb8>)
 8003d48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003d4a:	4b29      	ldr	r3, [pc, #164]	; (8003df0 <prvAddNewTaskToReadyList+0xbc>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d109      	bne.n	8003d66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003d52:	4a27      	ldr	r2, [pc, #156]	; (8003df0 <prvAddNewTaskToReadyList+0xbc>)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003d58:	4b24      	ldr	r3, [pc, #144]	; (8003dec <prvAddNewTaskToReadyList+0xb8>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d110      	bne.n	8003d82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003d60:	f000 fad2 	bl	8004308 <prvInitialiseTaskLists>
 8003d64:	e00d      	b.n	8003d82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003d66:	4b23      	ldr	r3, [pc, #140]	; (8003df4 <prvAddNewTaskToReadyList+0xc0>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d109      	bne.n	8003d82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003d6e:	4b20      	ldr	r3, [pc, #128]	; (8003df0 <prvAddNewTaskToReadyList+0xbc>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d802      	bhi.n	8003d82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003d7c:	4a1c      	ldr	r2, [pc, #112]	; (8003df0 <prvAddNewTaskToReadyList+0xbc>)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003d82:	4b1d      	ldr	r3, [pc, #116]	; (8003df8 <prvAddNewTaskToReadyList+0xc4>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	3301      	adds	r3, #1
 8003d88:	4a1b      	ldr	r2, [pc, #108]	; (8003df8 <prvAddNewTaskToReadyList+0xc4>)
 8003d8a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d90:	2201      	movs	r2, #1
 8003d92:	409a      	lsls	r2, r3
 8003d94:	4b19      	ldr	r3, [pc, #100]	; (8003dfc <prvAddNewTaskToReadyList+0xc8>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	4a18      	ldr	r2, [pc, #96]	; (8003dfc <prvAddNewTaskToReadyList+0xc8>)
 8003d9c:	6013      	str	r3, [r2, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003da2:	4613      	mov	r3, r2
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	4413      	add	r3, r2
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	4a15      	ldr	r2, [pc, #84]	; (8003e00 <prvAddNewTaskToReadyList+0xcc>)
 8003dac:	441a      	add	r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	3304      	adds	r3, #4
 8003db2:	4619      	mov	r1, r3
 8003db4:	4610      	mov	r0, r2
 8003db6:	f7ff fe01 	bl	80039bc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003dba:	f000 fcef 	bl	800479c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003dbe:	4b0d      	ldr	r3, [pc, #52]	; (8003df4 <prvAddNewTaskToReadyList+0xc0>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d00e      	beq.n	8003de4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003dc6:	4b0a      	ldr	r3, [pc, #40]	; (8003df0 <prvAddNewTaskToReadyList+0xbc>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d207      	bcs.n	8003de4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003dd4:	4b0b      	ldr	r3, [pc, #44]	; (8003e04 <prvAddNewTaskToReadyList+0xd0>)
 8003dd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003dda:	601a      	str	r2, [r3, #0]
 8003ddc:	f3bf 8f4f 	dsb	sy
 8003de0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003de4:	bf00      	nop
 8003de6:	3708      	adds	r7, #8
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	20000a6c 	.word	0x20000a6c
 8003df0:	2000096c 	.word	0x2000096c
 8003df4:	20000a78 	.word	0x20000a78
 8003df8:	20000a88 	.word	0x20000a88
 8003dfc:	20000a74 	.word	0x20000a74
 8003e00:	20000970 	.word	0x20000970
 8003e04:	e000ed04 	.word	0xe000ed04

08003e08 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003e10:	2300      	movs	r3, #0
 8003e12:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d017      	beq.n	8003e4a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003e1a:	4b13      	ldr	r3, [pc, #76]	; (8003e68 <vTaskDelay+0x60>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d00a      	beq.n	8003e38 <vTaskDelay+0x30>
	__asm volatile
 8003e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e26:	f383 8811 	msr	BASEPRI, r3
 8003e2a:	f3bf 8f6f 	isb	sy
 8003e2e:	f3bf 8f4f 	dsb	sy
 8003e32:	60bb      	str	r3, [r7, #8]
}
 8003e34:	bf00      	nop
 8003e36:	e7fe      	b.n	8003e36 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003e38:	f000 f884 	bl	8003f44 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003e3c:	2100      	movs	r1, #0
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f000 fb28 	bl	8004494 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003e44:	f000 f88c 	bl	8003f60 <xTaskResumeAll>
 8003e48:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d107      	bne.n	8003e60 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003e50:	4b06      	ldr	r3, [pc, #24]	; (8003e6c <vTaskDelay+0x64>)
 8003e52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e56:	601a      	str	r2, [r3, #0]
 8003e58:	f3bf 8f4f 	dsb	sy
 8003e5c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003e60:	bf00      	nop
 8003e62:	3710      	adds	r7, #16
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	20000a94 	.word	0x20000a94
 8003e6c:	e000ed04 	.word	0xe000ed04

08003e70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b08a      	sub	sp, #40	; 0x28
 8003e74:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003e76:	2300      	movs	r3, #0
 8003e78:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003e7e:	463a      	mov	r2, r7
 8003e80:	1d39      	adds	r1, r7, #4
 8003e82:	f107 0308 	add.w	r3, r7, #8
 8003e86:	4618      	mov	r0, r3
 8003e88:	f7fc fdd0 	bl	8000a2c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003e8c:	6839      	ldr	r1, [r7, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	68ba      	ldr	r2, [r7, #8]
 8003e92:	9202      	str	r2, [sp, #8]
 8003e94:	9301      	str	r3, [sp, #4]
 8003e96:	2300      	movs	r3, #0
 8003e98:	9300      	str	r3, [sp, #0]
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	460a      	mov	r2, r1
 8003e9e:	4921      	ldr	r1, [pc, #132]	; (8003f24 <vTaskStartScheduler+0xb4>)
 8003ea0:	4821      	ldr	r0, [pc, #132]	; (8003f28 <vTaskStartScheduler+0xb8>)
 8003ea2:	f7ff fe0f 	bl	8003ac4 <xTaskCreateStatic>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	4a20      	ldr	r2, [pc, #128]	; (8003f2c <vTaskStartScheduler+0xbc>)
 8003eaa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003eac:	4b1f      	ldr	r3, [pc, #124]	; (8003f2c <vTaskStartScheduler+0xbc>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d002      	beq.n	8003eba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	617b      	str	r3, [r7, #20]
 8003eb8:	e001      	b.n	8003ebe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d11b      	bne.n	8003efc <vTaskStartScheduler+0x8c>
	__asm volatile
 8003ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec8:	f383 8811 	msr	BASEPRI, r3
 8003ecc:	f3bf 8f6f 	isb	sy
 8003ed0:	f3bf 8f4f 	dsb	sy
 8003ed4:	613b      	str	r3, [r7, #16]
}
 8003ed6:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003ed8:	4b15      	ldr	r3, [pc, #84]	; (8003f30 <vTaskStartScheduler+0xc0>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	335c      	adds	r3, #92	; 0x5c
 8003ede:	4a15      	ldr	r2, [pc, #84]	; (8003f34 <vTaskStartScheduler+0xc4>)
 8003ee0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003ee2:	4b15      	ldr	r3, [pc, #84]	; (8003f38 <vTaskStartScheduler+0xc8>)
 8003ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ee8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003eea:	4b14      	ldr	r3, [pc, #80]	; (8003f3c <vTaskStartScheduler+0xcc>)
 8003eec:	2201      	movs	r2, #1
 8003eee:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003ef0:	4b13      	ldr	r3, [pc, #76]	; (8003f40 <vTaskStartScheduler+0xd0>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003ef6:	f000 fbaf 	bl	8004658 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003efa:	e00e      	b.n	8003f1a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f02:	d10a      	bne.n	8003f1a <vTaskStartScheduler+0xaa>
	__asm volatile
 8003f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f08:	f383 8811 	msr	BASEPRI, r3
 8003f0c:	f3bf 8f6f 	isb	sy
 8003f10:	f3bf 8f4f 	dsb	sy
 8003f14:	60fb      	str	r3, [r7, #12]
}
 8003f16:	bf00      	nop
 8003f18:	e7fe      	b.n	8003f18 <vTaskStartScheduler+0xa8>
}
 8003f1a:	bf00      	nop
 8003f1c:	3718      	adds	r7, #24
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	08004f3c 	.word	0x08004f3c
 8003f28:	080042d9 	.word	0x080042d9
 8003f2c:	20000a90 	.word	0x20000a90
 8003f30:	2000096c 	.word	0x2000096c
 8003f34:	20000224 	.word	0x20000224
 8003f38:	20000a8c 	.word	0x20000a8c
 8003f3c:	20000a78 	.word	0x20000a78
 8003f40:	20000a70 	.word	0x20000a70

08003f44 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003f44:	b480      	push	{r7}
 8003f46:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003f48:	4b04      	ldr	r3, [pc, #16]	; (8003f5c <vTaskSuspendAll+0x18>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	4a03      	ldr	r2, [pc, #12]	; (8003f5c <vTaskSuspendAll+0x18>)
 8003f50:	6013      	str	r3, [r2, #0]
}
 8003f52:	bf00      	nop
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bc80      	pop	{r7}
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	20000a94 	.word	0x20000a94

08003f60 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003f66:	2300      	movs	r3, #0
 8003f68:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003f6e:	4b41      	ldr	r3, [pc, #260]	; (8004074 <xTaskResumeAll+0x114>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d10a      	bne.n	8003f8c <xTaskResumeAll+0x2c>
	__asm volatile
 8003f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f7a:	f383 8811 	msr	BASEPRI, r3
 8003f7e:	f3bf 8f6f 	isb	sy
 8003f82:	f3bf 8f4f 	dsb	sy
 8003f86:	603b      	str	r3, [r7, #0]
}
 8003f88:	bf00      	nop
 8003f8a:	e7fe      	b.n	8003f8a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003f8c:	f000 fbd6 	bl	800473c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003f90:	4b38      	ldr	r3, [pc, #224]	; (8004074 <xTaskResumeAll+0x114>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	3b01      	subs	r3, #1
 8003f96:	4a37      	ldr	r2, [pc, #220]	; (8004074 <xTaskResumeAll+0x114>)
 8003f98:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f9a:	4b36      	ldr	r3, [pc, #216]	; (8004074 <xTaskResumeAll+0x114>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d161      	bne.n	8004066 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003fa2:	4b35      	ldr	r3, [pc, #212]	; (8004078 <xTaskResumeAll+0x118>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d05d      	beq.n	8004066 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003faa:	e02e      	b.n	800400a <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003fac:	4b33      	ldr	r3, [pc, #204]	; (800407c <xTaskResumeAll+0x11c>)
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	3318      	adds	r3, #24
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7ff fd5a 	bl	8003a72 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	3304      	adds	r3, #4
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f7ff fd55 	bl	8003a72 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fcc:	2201      	movs	r2, #1
 8003fce:	409a      	lsls	r2, r3
 8003fd0:	4b2b      	ldr	r3, [pc, #172]	; (8004080 <xTaskResumeAll+0x120>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	4a2a      	ldr	r2, [pc, #168]	; (8004080 <xTaskResumeAll+0x120>)
 8003fd8:	6013      	str	r3, [r2, #0]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fde:	4613      	mov	r3, r2
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	4413      	add	r3, r2
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	4a27      	ldr	r2, [pc, #156]	; (8004084 <xTaskResumeAll+0x124>)
 8003fe8:	441a      	add	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	3304      	adds	r3, #4
 8003fee:	4619      	mov	r1, r3
 8003ff0:	4610      	mov	r0, r2
 8003ff2:	f7ff fce3 	bl	80039bc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ffa:	4b23      	ldr	r3, [pc, #140]	; (8004088 <xTaskResumeAll+0x128>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004000:	429a      	cmp	r2, r3
 8004002:	d302      	bcc.n	800400a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004004:	4b21      	ldr	r3, [pc, #132]	; (800408c <xTaskResumeAll+0x12c>)
 8004006:	2201      	movs	r2, #1
 8004008:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800400a:	4b1c      	ldr	r3, [pc, #112]	; (800407c <xTaskResumeAll+0x11c>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1cc      	bne.n	8003fac <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d001      	beq.n	800401c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004018:	f000 fa18 	bl	800444c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800401c:	4b1c      	ldr	r3, [pc, #112]	; (8004090 <xTaskResumeAll+0x130>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d010      	beq.n	800404a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004028:	f000 f836 	bl	8004098 <xTaskIncrementTick>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d002      	beq.n	8004038 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004032:	4b16      	ldr	r3, [pc, #88]	; (800408c <xTaskResumeAll+0x12c>)
 8004034:	2201      	movs	r2, #1
 8004036:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	3b01      	subs	r3, #1
 800403c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1f1      	bne.n	8004028 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8004044:	4b12      	ldr	r3, [pc, #72]	; (8004090 <xTaskResumeAll+0x130>)
 8004046:	2200      	movs	r2, #0
 8004048:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800404a:	4b10      	ldr	r3, [pc, #64]	; (800408c <xTaskResumeAll+0x12c>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d009      	beq.n	8004066 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004052:	2301      	movs	r3, #1
 8004054:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004056:	4b0f      	ldr	r3, [pc, #60]	; (8004094 <xTaskResumeAll+0x134>)
 8004058:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800405c:	601a      	str	r2, [r3, #0]
 800405e:	f3bf 8f4f 	dsb	sy
 8004062:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004066:	f000 fb99 	bl	800479c <vPortExitCritical>

	return xAlreadyYielded;
 800406a:	68bb      	ldr	r3, [r7, #8]
}
 800406c:	4618      	mov	r0, r3
 800406e:	3710      	adds	r7, #16
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}
 8004074:	20000a94 	.word	0x20000a94
 8004078:	20000a6c 	.word	0x20000a6c
 800407c:	20000a2c 	.word	0x20000a2c
 8004080:	20000a74 	.word	0x20000a74
 8004084:	20000970 	.word	0x20000970
 8004088:	2000096c 	.word	0x2000096c
 800408c:	20000a80 	.word	0x20000a80
 8004090:	20000a7c 	.word	0x20000a7c
 8004094:	e000ed04 	.word	0xe000ed04

08004098 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b086      	sub	sp, #24
 800409c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800409e:	2300      	movs	r3, #0
 80040a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80040a2:	4b51      	ldr	r3, [pc, #324]	; (80041e8 <xTaskIncrementTick+0x150>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	f040 808d 	bne.w	80041c6 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80040ac:	4b4f      	ldr	r3, [pc, #316]	; (80041ec <xTaskIncrementTick+0x154>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	3301      	adds	r3, #1
 80040b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80040b4:	4a4d      	ldr	r2, [pc, #308]	; (80041ec <xTaskIncrementTick+0x154>)
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d120      	bne.n	8004102 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80040c0:	4b4b      	ldr	r3, [pc, #300]	; (80041f0 <xTaskIncrementTick+0x158>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00a      	beq.n	80040e0 <xTaskIncrementTick+0x48>
	__asm volatile
 80040ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ce:	f383 8811 	msr	BASEPRI, r3
 80040d2:	f3bf 8f6f 	isb	sy
 80040d6:	f3bf 8f4f 	dsb	sy
 80040da:	603b      	str	r3, [r7, #0]
}
 80040dc:	bf00      	nop
 80040de:	e7fe      	b.n	80040de <xTaskIncrementTick+0x46>
 80040e0:	4b43      	ldr	r3, [pc, #268]	; (80041f0 <xTaskIncrementTick+0x158>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	60fb      	str	r3, [r7, #12]
 80040e6:	4b43      	ldr	r3, [pc, #268]	; (80041f4 <xTaskIncrementTick+0x15c>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a41      	ldr	r2, [pc, #260]	; (80041f0 <xTaskIncrementTick+0x158>)
 80040ec:	6013      	str	r3, [r2, #0]
 80040ee:	4a41      	ldr	r2, [pc, #260]	; (80041f4 <xTaskIncrementTick+0x15c>)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6013      	str	r3, [r2, #0]
 80040f4:	4b40      	ldr	r3, [pc, #256]	; (80041f8 <xTaskIncrementTick+0x160>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	3301      	adds	r3, #1
 80040fa:	4a3f      	ldr	r2, [pc, #252]	; (80041f8 <xTaskIncrementTick+0x160>)
 80040fc:	6013      	str	r3, [r2, #0]
 80040fe:	f000 f9a5 	bl	800444c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004102:	4b3e      	ldr	r3, [pc, #248]	; (80041fc <xTaskIncrementTick+0x164>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	693a      	ldr	r2, [r7, #16]
 8004108:	429a      	cmp	r2, r3
 800410a:	d34d      	bcc.n	80041a8 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800410c:	4b38      	ldr	r3, [pc, #224]	; (80041f0 <xTaskIncrementTick+0x158>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d101      	bne.n	800411a <xTaskIncrementTick+0x82>
 8004116:	2301      	movs	r3, #1
 8004118:	e000      	b.n	800411c <xTaskIncrementTick+0x84>
 800411a:	2300      	movs	r3, #0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d004      	beq.n	800412a <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004120:	4b36      	ldr	r3, [pc, #216]	; (80041fc <xTaskIncrementTick+0x164>)
 8004122:	f04f 32ff 	mov.w	r2, #4294967295
 8004126:	601a      	str	r2, [r3, #0]
					break;
 8004128:	e03e      	b.n	80041a8 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800412a:	4b31      	ldr	r3, [pc, #196]	; (80041f0 <xTaskIncrementTick+0x158>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	429a      	cmp	r2, r3
 8004140:	d203      	bcs.n	800414a <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004142:	4a2e      	ldr	r2, [pc, #184]	; (80041fc <xTaskIncrementTick+0x164>)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6013      	str	r3, [r2, #0]
						break;
 8004148:	e02e      	b.n	80041a8 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	3304      	adds	r3, #4
 800414e:	4618      	mov	r0, r3
 8004150:	f7ff fc8f 	bl	8003a72 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004158:	2b00      	cmp	r3, #0
 800415a:	d004      	beq.n	8004166 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	3318      	adds	r3, #24
 8004160:	4618      	mov	r0, r3
 8004162:	f7ff fc86 	bl	8003a72 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800416a:	2201      	movs	r2, #1
 800416c:	409a      	lsls	r2, r3
 800416e:	4b24      	ldr	r3, [pc, #144]	; (8004200 <xTaskIncrementTick+0x168>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4313      	orrs	r3, r2
 8004174:	4a22      	ldr	r2, [pc, #136]	; (8004200 <xTaskIncrementTick+0x168>)
 8004176:	6013      	str	r3, [r2, #0]
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800417c:	4613      	mov	r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	4413      	add	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	4a1f      	ldr	r2, [pc, #124]	; (8004204 <xTaskIncrementTick+0x16c>)
 8004186:	441a      	add	r2, r3
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	3304      	adds	r3, #4
 800418c:	4619      	mov	r1, r3
 800418e:	4610      	mov	r0, r2
 8004190:	f7ff fc14 	bl	80039bc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004198:	4b1b      	ldr	r3, [pc, #108]	; (8004208 <xTaskIncrementTick+0x170>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800419e:	429a      	cmp	r2, r3
 80041a0:	d3b4      	bcc.n	800410c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80041a2:	2301      	movs	r3, #1
 80041a4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041a6:	e7b1      	b.n	800410c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80041a8:	4b17      	ldr	r3, [pc, #92]	; (8004208 <xTaskIncrementTick+0x170>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041ae:	4915      	ldr	r1, [pc, #84]	; (8004204 <xTaskIncrementTick+0x16c>)
 80041b0:	4613      	mov	r3, r2
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	4413      	add	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	440b      	add	r3, r1
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d907      	bls.n	80041d0 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80041c0:	2301      	movs	r3, #1
 80041c2:	617b      	str	r3, [r7, #20]
 80041c4:	e004      	b.n	80041d0 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80041c6:	4b11      	ldr	r3, [pc, #68]	; (800420c <xTaskIncrementTick+0x174>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	3301      	adds	r3, #1
 80041cc:	4a0f      	ldr	r2, [pc, #60]	; (800420c <xTaskIncrementTick+0x174>)
 80041ce:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80041d0:	4b0f      	ldr	r3, [pc, #60]	; (8004210 <xTaskIncrementTick+0x178>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d001      	beq.n	80041dc <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 80041d8:	2301      	movs	r3, #1
 80041da:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80041dc:	697b      	ldr	r3, [r7, #20]
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3718      	adds	r7, #24
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	20000a94 	.word	0x20000a94
 80041ec:	20000a70 	.word	0x20000a70
 80041f0:	20000a24 	.word	0x20000a24
 80041f4:	20000a28 	.word	0x20000a28
 80041f8:	20000a84 	.word	0x20000a84
 80041fc:	20000a8c 	.word	0x20000a8c
 8004200:	20000a74 	.word	0x20000a74
 8004204:	20000970 	.word	0x20000970
 8004208:	2000096c 	.word	0x2000096c
 800420c:	20000a7c 	.word	0x20000a7c
 8004210:	20000a80 	.word	0x20000a80

08004214 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004214:	b480      	push	{r7}
 8004216:	b087      	sub	sp, #28
 8004218:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800421a:	4b29      	ldr	r3, [pc, #164]	; (80042c0 <vTaskSwitchContext+0xac>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d003      	beq.n	800422a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004222:	4b28      	ldr	r3, [pc, #160]	; (80042c4 <vTaskSwitchContext+0xb0>)
 8004224:	2201      	movs	r2, #1
 8004226:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004228:	e044      	b.n	80042b4 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800422a:	4b26      	ldr	r3, [pc, #152]	; (80042c4 <vTaskSwitchContext+0xb0>)
 800422c:	2200      	movs	r2, #0
 800422e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004230:	4b25      	ldr	r3, [pc, #148]	; (80042c8 <vTaskSwitchContext+0xb4>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	fab3 f383 	clz	r3, r3
 800423c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800423e:	7afb      	ldrb	r3, [r7, #11]
 8004240:	f1c3 031f 	rsb	r3, r3, #31
 8004244:	617b      	str	r3, [r7, #20]
 8004246:	4921      	ldr	r1, [pc, #132]	; (80042cc <vTaskSwitchContext+0xb8>)
 8004248:	697a      	ldr	r2, [r7, #20]
 800424a:	4613      	mov	r3, r2
 800424c:	009b      	lsls	r3, r3, #2
 800424e:	4413      	add	r3, r2
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	440b      	add	r3, r1
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d10a      	bne.n	8004270 <vTaskSwitchContext+0x5c>
	__asm volatile
 800425a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800425e:	f383 8811 	msr	BASEPRI, r3
 8004262:	f3bf 8f6f 	isb	sy
 8004266:	f3bf 8f4f 	dsb	sy
 800426a:	607b      	str	r3, [r7, #4]
}
 800426c:	bf00      	nop
 800426e:	e7fe      	b.n	800426e <vTaskSwitchContext+0x5a>
 8004270:	697a      	ldr	r2, [r7, #20]
 8004272:	4613      	mov	r3, r2
 8004274:	009b      	lsls	r3, r3, #2
 8004276:	4413      	add	r3, r2
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	4a14      	ldr	r2, [pc, #80]	; (80042cc <vTaskSwitchContext+0xb8>)
 800427c:	4413      	add	r3, r2
 800427e:	613b      	str	r3, [r7, #16]
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	685a      	ldr	r2, [r3, #4]
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	605a      	str	r2, [r3, #4]
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	685a      	ldr	r2, [r3, #4]
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	3308      	adds	r3, #8
 8004292:	429a      	cmp	r2, r3
 8004294:	d104      	bne.n	80042a0 <vTaskSwitchContext+0x8c>
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	685a      	ldr	r2, [r3, #4]
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	605a      	str	r2, [r3, #4]
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	68db      	ldr	r3, [r3, #12]
 80042a6:	4a0a      	ldr	r2, [pc, #40]	; (80042d0 <vTaskSwitchContext+0xbc>)
 80042a8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80042aa:	4b09      	ldr	r3, [pc, #36]	; (80042d0 <vTaskSwitchContext+0xbc>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	335c      	adds	r3, #92	; 0x5c
 80042b0:	4a08      	ldr	r2, [pc, #32]	; (80042d4 <vTaskSwitchContext+0xc0>)
 80042b2:	6013      	str	r3, [r2, #0]
}
 80042b4:	bf00      	nop
 80042b6:	371c      	adds	r7, #28
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bc80      	pop	{r7}
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	20000a94 	.word	0x20000a94
 80042c4:	20000a80 	.word	0x20000a80
 80042c8:	20000a74 	.word	0x20000a74
 80042cc:	20000970 	.word	0x20000970
 80042d0:	2000096c 	.word	0x2000096c
 80042d4:	20000224 	.word	0x20000224

080042d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b082      	sub	sp, #8
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80042e0:	f000 f852 	bl	8004388 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80042e4:	4b06      	ldr	r3, [pc, #24]	; (8004300 <prvIdleTask+0x28>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d9f9      	bls.n	80042e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80042ec:	4b05      	ldr	r3, [pc, #20]	; (8004304 <prvIdleTask+0x2c>)
 80042ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042f2:	601a      	str	r2, [r3, #0]
 80042f4:	f3bf 8f4f 	dsb	sy
 80042f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80042fc:	e7f0      	b.n	80042e0 <prvIdleTask+0x8>
 80042fe:	bf00      	nop
 8004300:	20000970 	.word	0x20000970
 8004304:	e000ed04 	.word	0xe000ed04

08004308 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800430e:	2300      	movs	r3, #0
 8004310:	607b      	str	r3, [r7, #4]
 8004312:	e00c      	b.n	800432e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	4613      	mov	r3, r2
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	4413      	add	r3, r2
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	4a12      	ldr	r2, [pc, #72]	; (8004368 <prvInitialiseTaskLists+0x60>)
 8004320:	4413      	add	r3, r2
 8004322:	4618      	mov	r0, r3
 8004324:	f7ff fb1f 	bl	8003966 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	3301      	adds	r3, #1
 800432c:	607b      	str	r3, [r7, #4]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2b06      	cmp	r3, #6
 8004332:	d9ef      	bls.n	8004314 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004334:	480d      	ldr	r0, [pc, #52]	; (800436c <prvInitialiseTaskLists+0x64>)
 8004336:	f7ff fb16 	bl	8003966 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800433a:	480d      	ldr	r0, [pc, #52]	; (8004370 <prvInitialiseTaskLists+0x68>)
 800433c:	f7ff fb13 	bl	8003966 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004340:	480c      	ldr	r0, [pc, #48]	; (8004374 <prvInitialiseTaskLists+0x6c>)
 8004342:	f7ff fb10 	bl	8003966 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004346:	480c      	ldr	r0, [pc, #48]	; (8004378 <prvInitialiseTaskLists+0x70>)
 8004348:	f7ff fb0d 	bl	8003966 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800434c:	480b      	ldr	r0, [pc, #44]	; (800437c <prvInitialiseTaskLists+0x74>)
 800434e:	f7ff fb0a 	bl	8003966 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004352:	4b0b      	ldr	r3, [pc, #44]	; (8004380 <prvInitialiseTaskLists+0x78>)
 8004354:	4a05      	ldr	r2, [pc, #20]	; (800436c <prvInitialiseTaskLists+0x64>)
 8004356:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004358:	4b0a      	ldr	r3, [pc, #40]	; (8004384 <prvInitialiseTaskLists+0x7c>)
 800435a:	4a05      	ldr	r2, [pc, #20]	; (8004370 <prvInitialiseTaskLists+0x68>)
 800435c:	601a      	str	r2, [r3, #0]
}
 800435e:	bf00      	nop
 8004360:	3708      	adds	r7, #8
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	20000970 	.word	0x20000970
 800436c:	200009fc 	.word	0x200009fc
 8004370:	20000a10 	.word	0x20000a10
 8004374:	20000a2c 	.word	0x20000a2c
 8004378:	20000a40 	.word	0x20000a40
 800437c:	20000a58 	.word	0x20000a58
 8004380:	20000a24 	.word	0x20000a24
 8004384:	20000a28 	.word	0x20000a28

08004388 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b082      	sub	sp, #8
 800438c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800438e:	e019      	b.n	80043c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004390:	f000 f9d4 	bl	800473c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004394:	4b10      	ldr	r3, [pc, #64]	; (80043d8 <prvCheckTasksWaitingTermination+0x50>)
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	3304      	adds	r3, #4
 80043a0:	4618      	mov	r0, r3
 80043a2:	f7ff fb66 	bl	8003a72 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80043a6:	4b0d      	ldr	r3, [pc, #52]	; (80043dc <prvCheckTasksWaitingTermination+0x54>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	3b01      	subs	r3, #1
 80043ac:	4a0b      	ldr	r2, [pc, #44]	; (80043dc <prvCheckTasksWaitingTermination+0x54>)
 80043ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80043b0:	4b0b      	ldr	r3, [pc, #44]	; (80043e0 <prvCheckTasksWaitingTermination+0x58>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	3b01      	subs	r3, #1
 80043b6:	4a0a      	ldr	r2, [pc, #40]	; (80043e0 <prvCheckTasksWaitingTermination+0x58>)
 80043b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80043ba:	f000 f9ef 	bl	800479c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 f810 	bl	80043e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80043c4:	4b06      	ldr	r3, [pc, #24]	; (80043e0 <prvCheckTasksWaitingTermination+0x58>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d1e1      	bne.n	8004390 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80043cc:	bf00      	nop
 80043ce:	bf00      	nop
 80043d0:	3708      	adds	r7, #8
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	20000a40 	.word	0x20000a40
 80043dc:	20000a6c 	.word	0x20000a6c
 80043e0:	20000a54 	.word	0x20000a54

080043e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	335c      	adds	r3, #92	; 0x5c
 80043f0:	4618      	mov	r0, r3
 80043f2:	f000 fc45 	bl	8004c80 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d108      	bne.n	8004412 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004404:	4618      	mov	r0, r3
 8004406:	f000 fb1f 	bl	8004a48 <vPortFree>
				vPortFree( pxTCB );
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 fb1c 	bl	8004a48 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004410:	e018      	b.n	8004444 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 8004418:	2b01      	cmp	r3, #1
 800441a:	d103      	bne.n	8004424 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f000 fb13 	bl	8004a48 <vPortFree>
	}
 8004422:	e00f      	b.n	8004444 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800442a:	2b02      	cmp	r3, #2
 800442c:	d00a      	beq.n	8004444 <prvDeleteTCB+0x60>
	__asm volatile
 800442e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004432:	f383 8811 	msr	BASEPRI, r3
 8004436:	f3bf 8f6f 	isb	sy
 800443a:	f3bf 8f4f 	dsb	sy
 800443e:	60fb      	str	r3, [r7, #12]
}
 8004440:	bf00      	nop
 8004442:	e7fe      	b.n	8004442 <prvDeleteTCB+0x5e>
	}
 8004444:	bf00      	nop
 8004446:	3710      	adds	r7, #16
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004452:	4b0e      	ldr	r3, [pc, #56]	; (800448c <prvResetNextTaskUnblockTime+0x40>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d101      	bne.n	8004460 <prvResetNextTaskUnblockTime+0x14>
 800445c:	2301      	movs	r3, #1
 800445e:	e000      	b.n	8004462 <prvResetNextTaskUnblockTime+0x16>
 8004460:	2300      	movs	r3, #0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d004      	beq.n	8004470 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004466:	4b0a      	ldr	r3, [pc, #40]	; (8004490 <prvResetNextTaskUnblockTime+0x44>)
 8004468:	f04f 32ff 	mov.w	r2, #4294967295
 800446c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800446e:	e008      	b.n	8004482 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004470:	4b06      	ldr	r3, [pc, #24]	; (800448c <prvResetNextTaskUnblockTime+0x40>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	4a04      	ldr	r2, [pc, #16]	; (8004490 <prvResetNextTaskUnblockTime+0x44>)
 8004480:	6013      	str	r3, [r2, #0]
}
 8004482:	bf00      	nop
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	bc80      	pop	{r7}
 800448a:	4770      	bx	lr
 800448c:	20000a24 	.word	0x20000a24
 8004490:	20000a8c 	.word	0x20000a8c

08004494 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800449e:	4b29      	ldr	r3, [pc, #164]	; (8004544 <prvAddCurrentTaskToDelayedList+0xb0>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80044a4:	4b28      	ldr	r3, [pc, #160]	; (8004548 <prvAddCurrentTaskToDelayedList+0xb4>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	3304      	adds	r3, #4
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7ff fae1 	bl	8003a72 <uxListRemove>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d10b      	bne.n	80044ce <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80044b6:	4b24      	ldr	r3, [pc, #144]	; (8004548 <prvAddCurrentTaskToDelayedList+0xb4>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044bc:	2201      	movs	r2, #1
 80044be:	fa02 f303 	lsl.w	r3, r2, r3
 80044c2:	43da      	mvns	r2, r3
 80044c4:	4b21      	ldr	r3, [pc, #132]	; (800454c <prvAddCurrentTaskToDelayedList+0xb8>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4013      	ands	r3, r2
 80044ca:	4a20      	ldr	r2, [pc, #128]	; (800454c <prvAddCurrentTaskToDelayedList+0xb8>)
 80044cc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044d4:	d10a      	bne.n	80044ec <prvAddCurrentTaskToDelayedList+0x58>
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d007      	beq.n	80044ec <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80044dc:	4b1a      	ldr	r3, [pc, #104]	; (8004548 <prvAddCurrentTaskToDelayedList+0xb4>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	3304      	adds	r3, #4
 80044e2:	4619      	mov	r1, r3
 80044e4:	481a      	ldr	r0, [pc, #104]	; (8004550 <prvAddCurrentTaskToDelayedList+0xbc>)
 80044e6:	f7ff fa69 	bl	80039bc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80044ea:	e026      	b.n	800453a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80044ec:	68fa      	ldr	r2, [r7, #12]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4413      	add	r3, r2
 80044f2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80044f4:	4b14      	ldr	r3, [pc, #80]	; (8004548 <prvAddCurrentTaskToDelayedList+0xb4>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68ba      	ldr	r2, [r7, #8]
 80044fa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80044fc:	68ba      	ldr	r2, [r7, #8]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	429a      	cmp	r2, r3
 8004502:	d209      	bcs.n	8004518 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004504:	4b13      	ldr	r3, [pc, #76]	; (8004554 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	4b0f      	ldr	r3, [pc, #60]	; (8004548 <prvAddCurrentTaskToDelayedList+0xb4>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	3304      	adds	r3, #4
 800450e:	4619      	mov	r1, r3
 8004510:	4610      	mov	r0, r2
 8004512:	f7ff fa76 	bl	8003a02 <vListInsert>
}
 8004516:	e010      	b.n	800453a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004518:	4b0f      	ldr	r3, [pc, #60]	; (8004558 <prvAddCurrentTaskToDelayedList+0xc4>)
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	4b0a      	ldr	r3, [pc, #40]	; (8004548 <prvAddCurrentTaskToDelayedList+0xb4>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	3304      	adds	r3, #4
 8004522:	4619      	mov	r1, r3
 8004524:	4610      	mov	r0, r2
 8004526:	f7ff fa6c 	bl	8003a02 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800452a:	4b0c      	ldr	r3, [pc, #48]	; (800455c <prvAddCurrentTaskToDelayedList+0xc8>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	68ba      	ldr	r2, [r7, #8]
 8004530:	429a      	cmp	r2, r3
 8004532:	d202      	bcs.n	800453a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004534:	4a09      	ldr	r2, [pc, #36]	; (800455c <prvAddCurrentTaskToDelayedList+0xc8>)
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	6013      	str	r3, [r2, #0]
}
 800453a:	bf00      	nop
 800453c:	3710      	adds	r7, #16
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	20000a70 	.word	0x20000a70
 8004548:	2000096c 	.word	0x2000096c
 800454c:	20000a74 	.word	0x20000a74
 8004550:	20000a58 	.word	0x20000a58
 8004554:	20000a28 	.word	0x20000a28
 8004558:	20000a24 	.word	0x20000a24
 800455c:	20000a8c 	.word	0x20000a8c

08004560 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	3b04      	subs	r3, #4
 8004570:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004578:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	3b04      	subs	r3, #4
 800457e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	f023 0201 	bic.w	r2, r3, #1
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	3b04      	subs	r3, #4
 800458e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004590:	4a08      	ldr	r2, [pc, #32]	; (80045b4 <pxPortInitialiseStack+0x54>)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	3b14      	subs	r3, #20
 800459a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	3b20      	subs	r3, #32
 80045a6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80045a8:	68fb      	ldr	r3, [r7, #12]
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3714      	adds	r7, #20
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bc80      	pop	{r7}
 80045b2:	4770      	bx	lr
 80045b4:	080045b9 	.word	0x080045b9

080045b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80045b8:	b480      	push	{r7}
 80045ba:	b085      	sub	sp, #20
 80045bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80045be:	2300      	movs	r3, #0
 80045c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80045c2:	4b12      	ldr	r3, [pc, #72]	; (800460c <prvTaskExitError+0x54>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ca:	d00a      	beq.n	80045e2 <prvTaskExitError+0x2a>
	__asm volatile
 80045cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d0:	f383 8811 	msr	BASEPRI, r3
 80045d4:	f3bf 8f6f 	isb	sy
 80045d8:	f3bf 8f4f 	dsb	sy
 80045dc:	60fb      	str	r3, [r7, #12]
}
 80045de:	bf00      	nop
 80045e0:	e7fe      	b.n	80045e0 <prvTaskExitError+0x28>
	__asm volatile
 80045e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045e6:	f383 8811 	msr	BASEPRI, r3
 80045ea:	f3bf 8f6f 	isb	sy
 80045ee:	f3bf 8f4f 	dsb	sy
 80045f2:	60bb      	str	r3, [r7, #8]
}
 80045f4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80045f6:	bf00      	nop
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d0fc      	beq.n	80045f8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80045fe:	bf00      	nop
 8004600:	bf00      	nop
 8004602:	3714      	adds	r7, #20
 8004604:	46bd      	mov	sp, r7
 8004606:	bc80      	pop	{r7}
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	200001d4 	.word	0x200001d4

08004610 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004610:	4b07      	ldr	r3, [pc, #28]	; (8004630 <pxCurrentTCBConst2>)
 8004612:	6819      	ldr	r1, [r3, #0]
 8004614:	6808      	ldr	r0, [r1, #0]
 8004616:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800461a:	f380 8809 	msr	PSP, r0
 800461e:	f3bf 8f6f 	isb	sy
 8004622:	f04f 0000 	mov.w	r0, #0
 8004626:	f380 8811 	msr	BASEPRI, r0
 800462a:	f04e 0e0d 	orr.w	lr, lr, #13
 800462e:	4770      	bx	lr

08004630 <pxCurrentTCBConst2>:
 8004630:	2000096c 	.word	0x2000096c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004634:	bf00      	nop
 8004636:	bf00      	nop

08004638 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004638:	4806      	ldr	r0, [pc, #24]	; (8004654 <prvPortStartFirstTask+0x1c>)
 800463a:	6800      	ldr	r0, [r0, #0]
 800463c:	6800      	ldr	r0, [r0, #0]
 800463e:	f380 8808 	msr	MSP, r0
 8004642:	b662      	cpsie	i
 8004644:	b661      	cpsie	f
 8004646:	f3bf 8f4f 	dsb	sy
 800464a:	f3bf 8f6f 	isb	sy
 800464e:	df00      	svc	0
 8004650:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004652:	bf00      	nop
 8004654:	e000ed08 	.word	0xe000ed08

08004658 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800465e:	4b32      	ldr	r3, [pc, #200]	; (8004728 <xPortStartScheduler+0xd0>)
 8004660:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	b2db      	uxtb	r3, r3
 8004668:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	22ff      	movs	r2, #255	; 0xff
 800466e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	781b      	ldrb	r3, [r3, #0]
 8004674:	b2db      	uxtb	r3, r3
 8004676:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004678:	78fb      	ldrb	r3, [r7, #3]
 800467a:	b2db      	uxtb	r3, r3
 800467c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004680:	b2da      	uxtb	r2, r3
 8004682:	4b2a      	ldr	r3, [pc, #168]	; (800472c <xPortStartScheduler+0xd4>)
 8004684:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004686:	4b2a      	ldr	r3, [pc, #168]	; (8004730 <xPortStartScheduler+0xd8>)
 8004688:	2207      	movs	r2, #7
 800468a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800468c:	e009      	b.n	80046a2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800468e:	4b28      	ldr	r3, [pc, #160]	; (8004730 <xPortStartScheduler+0xd8>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	3b01      	subs	r3, #1
 8004694:	4a26      	ldr	r2, [pc, #152]	; (8004730 <xPortStartScheduler+0xd8>)
 8004696:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004698:	78fb      	ldrb	r3, [r7, #3]
 800469a:	b2db      	uxtb	r3, r3
 800469c:	005b      	lsls	r3, r3, #1
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80046a2:	78fb      	ldrb	r3, [r7, #3]
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046aa:	2b80      	cmp	r3, #128	; 0x80
 80046ac:	d0ef      	beq.n	800468e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80046ae:	4b20      	ldr	r3, [pc, #128]	; (8004730 <xPortStartScheduler+0xd8>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f1c3 0307 	rsb	r3, r3, #7
 80046b6:	2b04      	cmp	r3, #4
 80046b8:	d00a      	beq.n	80046d0 <xPortStartScheduler+0x78>
	__asm volatile
 80046ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046be:	f383 8811 	msr	BASEPRI, r3
 80046c2:	f3bf 8f6f 	isb	sy
 80046c6:	f3bf 8f4f 	dsb	sy
 80046ca:	60bb      	str	r3, [r7, #8]
}
 80046cc:	bf00      	nop
 80046ce:	e7fe      	b.n	80046ce <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80046d0:	4b17      	ldr	r3, [pc, #92]	; (8004730 <xPortStartScheduler+0xd8>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	021b      	lsls	r3, r3, #8
 80046d6:	4a16      	ldr	r2, [pc, #88]	; (8004730 <xPortStartScheduler+0xd8>)
 80046d8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80046da:	4b15      	ldr	r3, [pc, #84]	; (8004730 <xPortStartScheduler+0xd8>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80046e2:	4a13      	ldr	r2, [pc, #76]	; (8004730 <xPortStartScheduler+0xd8>)
 80046e4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80046ee:	4b11      	ldr	r3, [pc, #68]	; (8004734 <xPortStartScheduler+0xdc>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a10      	ldr	r2, [pc, #64]	; (8004734 <xPortStartScheduler+0xdc>)
 80046f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80046f8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80046fa:	4b0e      	ldr	r3, [pc, #56]	; (8004734 <xPortStartScheduler+0xdc>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a0d      	ldr	r2, [pc, #52]	; (8004734 <xPortStartScheduler+0xdc>)
 8004700:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004704:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004706:	f000 f8b9 	bl	800487c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800470a:	4b0b      	ldr	r3, [pc, #44]	; (8004738 <xPortStartScheduler+0xe0>)
 800470c:	2200      	movs	r2, #0
 800470e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004710:	f7ff ff92 	bl	8004638 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004714:	f7ff fd7e 	bl	8004214 <vTaskSwitchContext>
	prvTaskExitError();
 8004718:	f7ff ff4e 	bl	80045b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800471c:	2300      	movs	r3, #0
}
 800471e:	4618      	mov	r0, r3
 8004720:	3710      	adds	r7, #16
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	e000e400 	.word	0xe000e400
 800472c:	20000a98 	.word	0x20000a98
 8004730:	20000a9c 	.word	0x20000a9c
 8004734:	e000ed20 	.word	0xe000ed20
 8004738:	200001d4 	.word	0x200001d4

0800473c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
	__asm volatile
 8004742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004746:	f383 8811 	msr	BASEPRI, r3
 800474a:	f3bf 8f6f 	isb	sy
 800474e:	f3bf 8f4f 	dsb	sy
 8004752:	607b      	str	r3, [r7, #4]
}
 8004754:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004756:	4b0f      	ldr	r3, [pc, #60]	; (8004794 <vPortEnterCritical+0x58>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	3301      	adds	r3, #1
 800475c:	4a0d      	ldr	r2, [pc, #52]	; (8004794 <vPortEnterCritical+0x58>)
 800475e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004760:	4b0c      	ldr	r3, [pc, #48]	; (8004794 <vPortEnterCritical+0x58>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	2b01      	cmp	r3, #1
 8004766:	d10f      	bne.n	8004788 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004768:	4b0b      	ldr	r3, [pc, #44]	; (8004798 <vPortEnterCritical+0x5c>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	b2db      	uxtb	r3, r3
 800476e:	2b00      	cmp	r3, #0
 8004770:	d00a      	beq.n	8004788 <vPortEnterCritical+0x4c>
	__asm volatile
 8004772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004776:	f383 8811 	msr	BASEPRI, r3
 800477a:	f3bf 8f6f 	isb	sy
 800477e:	f3bf 8f4f 	dsb	sy
 8004782:	603b      	str	r3, [r7, #0]
}
 8004784:	bf00      	nop
 8004786:	e7fe      	b.n	8004786 <vPortEnterCritical+0x4a>
	}
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	bc80      	pop	{r7}
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	200001d4 	.word	0x200001d4
 8004798:	e000ed04 	.word	0xe000ed04

0800479c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80047a2:	4b11      	ldr	r3, [pc, #68]	; (80047e8 <vPortExitCritical+0x4c>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d10a      	bne.n	80047c0 <vPortExitCritical+0x24>
	__asm volatile
 80047aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ae:	f383 8811 	msr	BASEPRI, r3
 80047b2:	f3bf 8f6f 	isb	sy
 80047b6:	f3bf 8f4f 	dsb	sy
 80047ba:	607b      	str	r3, [r7, #4]
}
 80047bc:	bf00      	nop
 80047be:	e7fe      	b.n	80047be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80047c0:	4b09      	ldr	r3, [pc, #36]	; (80047e8 <vPortExitCritical+0x4c>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	3b01      	subs	r3, #1
 80047c6:	4a08      	ldr	r2, [pc, #32]	; (80047e8 <vPortExitCritical+0x4c>)
 80047c8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80047ca:	4b07      	ldr	r3, [pc, #28]	; (80047e8 <vPortExitCritical+0x4c>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d105      	bne.n	80047de <vPortExitCritical+0x42>
 80047d2:	2300      	movs	r3, #0
 80047d4:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80047dc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80047de:	bf00      	nop
 80047e0:	370c      	adds	r7, #12
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bc80      	pop	{r7}
 80047e6:	4770      	bx	lr
 80047e8:	200001d4 	.word	0x200001d4
 80047ec:	00000000 	.word	0x00000000

080047f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80047f0:	f3ef 8009 	mrs	r0, PSP
 80047f4:	f3bf 8f6f 	isb	sy
 80047f8:	4b0d      	ldr	r3, [pc, #52]	; (8004830 <pxCurrentTCBConst>)
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004800:	6010      	str	r0, [r2, #0]
 8004802:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004806:	f04f 0050 	mov.w	r0, #80	; 0x50
 800480a:	f380 8811 	msr	BASEPRI, r0
 800480e:	f7ff fd01 	bl	8004214 <vTaskSwitchContext>
 8004812:	f04f 0000 	mov.w	r0, #0
 8004816:	f380 8811 	msr	BASEPRI, r0
 800481a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800481e:	6819      	ldr	r1, [r3, #0]
 8004820:	6808      	ldr	r0, [r1, #0]
 8004822:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004826:	f380 8809 	msr	PSP, r0
 800482a:	f3bf 8f6f 	isb	sy
 800482e:	4770      	bx	lr

08004830 <pxCurrentTCBConst>:
 8004830:	2000096c 	.word	0x2000096c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004834:	bf00      	nop
 8004836:	bf00      	nop

08004838 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
	__asm volatile
 800483e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004842:	f383 8811 	msr	BASEPRI, r3
 8004846:	f3bf 8f6f 	isb	sy
 800484a:	f3bf 8f4f 	dsb	sy
 800484e:	607b      	str	r3, [r7, #4]
}
 8004850:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004852:	f7ff fc21 	bl	8004098 <xTaskIncrementTick>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d003      	beq.n	8004864 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800485c:	4b06      	ldr	r3, [pc, #24]	; (8004878 <SysTick_Handler+0x40>)
 800485e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	2300      	movs	r3, #0
 8004866:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	f383 8811 	msr	BASEPRI, r3
}
 800486e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004870:	bf00      	nop
 8004872:	3708      	adds	r7, #8
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}
 8004878:	e000ed04 	.word	0xe000ed04

0800487c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800487c:	b480      	push	{r7}
 800487e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004880:	4b0a      	ldr	r3, [pc, #40]	; (80048ac <vPortSetupTimerInterrupt+0x30>)
 8004882:	2200      	movs	r2, #0
 8004884:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004886:	4b0a      	ldr	r3, [pc, #40]	; (80048b0 <vPortSetupTimerInterrupt+0x34>)
 8004888:	2200      	movs	r2, #0
 800488a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800488c:	4b09      	ldr	r3, [pc, #36]	; (80048b4 <vPortSetupTimerInterrupt+0x38>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a09      	ldr	r2, [pc, #36]	; (80048b8 <vPortSetupTimerInterrupt+0x3c>)
 8004892:	fba2 2303 	umull	r2, r3, r2, r3
 8004896:	099b      	lsrs	r3, r3, #6
 8004898:	4a08      	ldr	r2, [pc, #32]	; (80048bc <vPortSetupTimerInterrupt+0x40>)
 800489a:	3b01      	subs	r3, #1
 800489c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800489e:	4b03      	ldr	r3, [pc, #12]	; (80048ac <vPortSetupTimerInterrupt+0x30>)
 80048a0:	2207      	movs	r2, #7
 80048a2:	601a      	str	r2, [r3, #0]
}
 80048a4:	bf00      	nop
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bc80      	pop	{r7}
 80048aa:	4770      	bx	lr
 80048ac:	e000e010 	.word	0xe000e010
 80048b0:	e000e018 	.word	0xe000e018
 80048b4:	200001c8 	.word	0x200001c8
 80048b8:	10624dd3 	.word	0x10624dd3
 80048bc:	e000e014 	.word	0xe000e014

080048c0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b08a      	sub	sp, #40	; 0x28
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80048c8:	2300      	movs	r3, #0
 80048ca:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80048cc:	f7ff fb3a 	bl	8003f44 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80048d0:	4b58      	ldr	r3, [pc, #352]	; (8004a34 <pvPortMalloc+0x174>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d101      	bne.n	80048dc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80048d8:	f000 f910 	bl	8004afc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80048dc:	4b56      	ldr	r3, [pc, #344]	; (8004a38 <pvPortMalloc+0x178>)
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	4013      	ands	r3, r2
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	f040 808e 	bne.w	8004a06 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d01d      	beq.n	800492c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80048f0:	2208      	movs	r2, #8
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4413      	add	r3, r2
 80048f6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f003 0307 	and.w	r3, r3, #7
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d014      	beq.n	800492c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f023 0307 	bic.w	r3, r3, #7
 8004908:	3308      	adds	r3, #8
 800490a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f003 0307 	and.w	r3, r3, #7
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00a      	beq.n	800492c <pvPortMalloc+0x6c>
	__asm volatile
 8004916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800491a:	f383 8811 	msr	BASEPRI, r3
 800491e:	f3bf 8f6f 	isb	sy
 8004922:	f3bf 8f4f 	dsb	sy
 8004926:	617b      	str	r3, [r7, #20]
}
 8004928:	bf00      	nop
 800492a:	e7fe      	b.n	800492a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d069      	beq.n	8004a06 <pvPortMalloc+0x146>
 8004932:	4b42      	ldr	r3, [pc, #264]	; (8004a3c <pvPortMalloc+0x17c>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	429a      	cmp	r2, r3
 800493a:	d864      	bhi.n	8004a06 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800493c:	4b40      	ldr	r3, [pc, #256]	; (8004a40 <pvPortMalloc+0x180>)
 800493e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004940:	4b3f      	ldr	r3, [pc, #252]	; (8004a40 <pvPortMalloc+0x180>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004946:	e004      	b.n	8004952 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800494c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	429a      	cmp	r2, r3
 800495a:	d903      	bls.n	8004964 <pvPortMalloc+0xa4>
 800495c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d1f1      	bne.n	8004948 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004964:	4b33      	ldr	r3, [pc, #204]	; (8004a34 <pvPortMalloc+0x174>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800496a:	429a      	cmp	r2, r3
 800496c:	d04b      	beq.n	8004a06 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800496e:	6a3b      	ldr	r3, [r7, #32]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2208      	movs	r2, #8
 8004974:	4413      	add	r3, r2
 8004976:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	6a3b      	ldr	r3, [r7, #32]
 800497e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004982:	685a      	ldr	r2, [r3, #4]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	1ad2      	subs	r2, r2, r3
 8004988:	2308      	movs	r3, #8
 800498a:	005b      	lsls	r3, r3, #1
 800498c:	429a      	cmp	r2, r3
 800498e:	d91f      	bls.n	80049d0 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004990:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4413      	add	r3, r2
 8004996:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004998:	69bb      	ldr	r3, [r7, #24]
 800499a:	f003 0307 	and.w	r3, r3, #7
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d00a      	beq.n	80049b8 <pvPortMalloc+0xf8>
	__asm volatile
 80049a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049a6:	f383 8811 	msr	BASEPRI, r3
 80049aa:	f3bf 8f6f 	isb	sy
 80049ae:	f3bf 8f4f 	dsb	sy
 80049b2:	613b      	str	r3, [r7, #16]
}
 80049b4:	bf00      	nop
 80049b6:	e7fe      	b.n	80049b6 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80049b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ba:	685a      	ldr	r2, [r3, #4]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	1ad2      	subs	r2, r2, r3
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80049c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80049ca:	69b8      	ldr	r0, [r7, #24]
 80049cc:	f000 f8f8 	bl	8004bc0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80049d0:	4b1a      	ldr	r3, [pc, #104]	; (8004a3c <pvPortMalloc+0x17c>)
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	4a18      	ldr	r2, [pc, #96]	; (8004a3c <pvPortMalloc+0x17c>)
 80049dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80049de:	4b17      	ldr	r3, [pc, #92]	; (8004a3c <pvPortMalloc+0x17c>)
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	4b18      	ldr	r3, [pc, #96]	; (8004a44 <pvPortMalloc+0x184>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d203      	bcs.n	80049f2 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80049ea:	4b14      	ldr	r3, [pc, #80]	; (8004a3c <pvPortMalloc+0x17c>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a15      	ldr	r2, [pc, #84]	; (8004a44 <pvPortMalloc+0x184>)
 80049f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80049f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f4:	685a      	ldr	r2, [r3, #4]
 80049f6:	4b10      	ldr	r3, [pc, #64]	; (8004a38 <pvPortMalloc+0x178>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	431a      	orrs	r2, r3
 80049fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a02:	2200      	movs	r2, #0
 8004a04:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004a06:	f7ff faab 	bl	8003f60 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a0a:	69fb      	ldr	r3, [r7, #28]
 8004a0c:	f003 0307 	and.w	r3, r3, #7
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d00a      	beq.n	8004a2a <pvPortMalloc+0x16a>
	__asm volatile
 8004a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a18:	f383 8811 	msr	BASEPRI, r3
 8004a1c:	f3bf 8f6f 	isb	sy
 8004a20:	f3bf 8f4f 	dsb	sy
 8004a24:	60fb      	str	r3, [r7, #12]
}
 8004a26:	bf00      	nop
 8004a28:	e7fe      	b.n	8004a28 <pvPortMalloc+0x168>
	return pvReturn;
 8004a2a:	69fb      	ldr	r3, [r7, #28]
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3728      	adds	r7, #40	; 0x28
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	20003aa8 	.word	0x20003aa8
 8004a38:	20003ab4 	.word	0x20003ab4
 8004a3c:	20003aac 	.word	0x20003aac
 8004a40:	20003aa0 	.word	0x20003aa0
 8004a44:	20003ab0 	.word	0x20003ab0

08004a48 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b086      	sub	sp, #24
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d048      	beq.n	8004aec <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004a5a:	2308      	movs	r3, #8
 8004a5c:	425b      	negs	r3, r3
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	4413      	add	r3, r2
 8004a62:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	685a      	ldr	r2, [r3, #4]
 8004a6c:	4b21      	ldr	r3, [pc, #132]	; (8004af4 <vPortFree+0xac>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4013      	ands	r3, r2
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d10a      	bne.n	8004a8c <vPortFree+0x44>
	__asm volatile
 8004a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a7a:	f383 8811 	msr	BASEPRI, r3
 8004a7e:	f3bf 8f6f 	isb	sy
 8004a82:	f3bf 8f4f 	dsb	sy
 8004a86:	60fb      	str	r3, [r7, #12]
}
 8004a88:	bf00      	nop
 8004a8a:	e7fe      	b.n	8004a8a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d00a      	beq.n	8004aaa <vPortFree+0x62>
	__asm volatile
 8004a94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a98:	f383 8811 	msr	BASEPRI, r3
 8004a9c:	f3bf 8f6f 	isb	sy
 8004aa0:	f3bf 8f4f 	dsb	sy
 8004aa4:	60bb      	str	r3, [r7, #8]
}
 8004aa6:	bf00      	nop
 8004aa8:	e7fe      	b.n	8004aa8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	685a      	ldr	r2, [r3, #4]
 8004aae:	4b11      	ldr	r3, [pc, #68]	; (8004af4 <vPortFree+0xac>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d019      	beq.n	8004aec <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d115      	bne.n	8004aec <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	685a      	ldr	r2, [r3, #4]
 8004ac4:	4b0b      	ldr	r3, [pc, #44]	; (8004af4 <vPortFree+0xac>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	43db      	mvns	r3, r3
 8004aca:	401a      	ands	r2, r3
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004ad0:	f7ff fa38 	bl	8003f44 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	685a      	ldr	r2, [r3, #4]
 8004ad8:	4b07      	ldr	r3, [pc, #28]	; (8004af8 <vPortFree+0xb0>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4413      	add	r3, r2
 8004ade:	4a06      	ldr	r2, [pc, #24]	; (8004af8 <vPortFree+0xb0>)
 8004ae0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004ae2:	6938      	ldr	r0, [r7, #16]
 8004ae4:	f000 f86c 	bl	8004bc0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004ae8:	f7ff fa3a 	bl	8003f60 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004aec:	bf00      	nop
 8004aee:	3718      	adds	r7, #24
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	20003ab4 	.word	0x20003ab4
 8004af8:	20003aac 	.word	0x20003aac

08004afc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004b02:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004b06:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004b08:	4b27      	ldr	r3, [pc, #156]	; (8004ba8 <prvHeapInit+0xac>)
 8004b0a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f003 0307 	and.w	r3, r3, #7
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00c      	beq.n	8004b30 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	3307      	adds	r3, #7
 8004b1a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f023 0307 	bic.w	r3, r3, #7
 8004b22:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004b24:	68ba      	ldr	r2, [r7, #8]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	4a1f      	ldr	r2, [pc, #124]	; (8004ba8 <prvHeapInit+0xac>)
 8004b2c:	4413      	add	r3, r2
 8004b2e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004b34:	4a1d      	ldr	r2, [pc, #116]	; (8004bac <prvHeapInit+0xb0>)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004b3a:	4b1c      	ldr	r3, [pc, #112]	; (8004bac <prvHeapInit+0xb0>)
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	68ba      	ldr	r2, [r7, #8]
 8004b44:	4413      	add	r3, r2
 8004b46:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004b48:	2208      	movs	r2, #8
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	1a9b      	subs	r3, r3, r2
 8004b4e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f023 0307 	bic.w	r3, r3, #7
 8004b56:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	4a15      	ldr	r2, [pc, #84]	; (8004bb0 <prvHeapInit+0xb4>)
 8004b5c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004b5e:	4b14      	ldr	r3, [pc, #80]	; (8004bb0 <prvHeapInit+0xb4>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	2200      	movs	r2, #0
 8004b64:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004b66:	4b12      	ldr	r3, [pc, #72]	; (8004bb0 <prvHeapInit+0xb4>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	1ad2      	subs	r2, r2, r3
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004b7c:	4b0c      	ldr	r3, [pc, #48]	; (8004bb0 <prvHeapInit+0xb4>)
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	4a0a      	ldr	r2, [pc, #40]	; (8004bb4 <prvHeapInit+0xb8>)
 8004b8a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	4a09      	ldr	r2, [pc, #36]	; (8004bb8 <prvHeapInit+0xbc>)
 8004b92:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004b94:	4b09      	ldr	r3, [pc, #36]	; (8004bbc <prvHeapInit+0xc0>)
 8004b96:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004b9a:	601a      	str	r2, [r3, #0]
}
 8004b9c:	bf00      	nop
 8004b9e:	3714      	adds	r7, #20
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bc80      	pop	{r7}
 8004ba4:	4770      	bx	lr
 8004ba6:	bf00      	nop
 8004ba8:	20000aa0 	.word	0x20000aa0
 8004bac:	20003aa0 	.word	0x20003aa0
 8004bb0:	20003aa8 	.word	0x20003aa8
 8004bb4:	20003ab0 	.word	0x20003ab0
 8004bb8:	20003aac 	.word	0x20003aac
 8004bbc:	20003ab4 	.word	0x20003ab4

08004bc0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004bc8:	4b27      	ldr	r3, [pc, #156]	; (8004c68 <prvInsertBlockIntoFreeList+0xa8>)
 8004bca:	60fb      	str	r3, [r7, #12]
 8004bcc:	e002      	b.n	8004bd4 <prvInsertBlockIntoFreeList+0x14>
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	60fb      	str	r3, [r7, #12]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	687a      	ldr	r2, [r7, #4]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d8f7      	bhi.n	8004bce <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	68ba      	ldr	r2, [r7, #8]
 8004be8:	4413      	add	r3, r2
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d108      	bne.n	8004c02 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	685a      	ldr	r2, [r3, #4]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	441a      	add	r2, r3
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	68ba      	ldr	r2, [r7, #8]
 8004c0c:	441a      	add	r2, r3
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d118      	bne.n	8004c48 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	4b14      	ldr	r3, [pc, #80]	; (8004c6c <prvInsertBlockIntoFreeList+0xac>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	429a      	cmp	r2, r3
 8004c20:	d00d      	beq.n	8004c3e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	685a      	ldr	r2, [r3, #4]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	441a      	add	r2, r3
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	601a      	str	r2, [r3, #0]
 8004c3c:	e008      	b.n	8004c50 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004c3e:	4b0b      	ldr	r3, [pc, #44]	; (8004c6c <prvInsertBlockIntoFreeList+0xac>)
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	601a      	str	r2, [r3, #0]
 8004c46:	e003      	b.n	8004c50 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004c50:	68fa      	ldr	r2, [r7, #12]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d002      	beq.n	8004c5e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c5e:	bf00      	nop
 8004c60:	3714      	adds	r7, #20
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bc80      	pop	{r7}
 8004c66:	4770      	bx	lr
 8004c68:	20003aa0 	.word	0x20003aa0
 8004c6c:	20003aa8 	.word	0x20003aa8

08004c70 <memset>:
 8004c70:	4603      	mov	r3, r0
 8004c72:	4402      	add	r2, r0
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d100      	bne.n	8004c7a <memset+0xa>
 8004c78:	4770      	bx	lr
 8004c7a:	f803 1b01 	strb.w	r1, [r3], #1
 8004c7e:	e7f9      	b.n	8004c74 <memset+0x4>

08004c80 <_reclaim_reent>:
 8004c80:	4b29      	ldr	r3, [pc, #164]	; (8004d28 <_reclaim_reent+0xa8>)
 8004c82:	b570      	push	{r4, r5, r6, lr}
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4604      	mov	r4, r0
 8004c88:	4283      	cmp	r3, r0
 8004c8a:	d04b      	beq.n	8004d24 <_reclaim_reent+0xa4>
 8004c8c:	69c3      	ldr	r3, [r0, #28]
 8004c8e:	b143      	cbz	r3, 8004ca2 <_reclaim_reent+0x22>
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d144      	bne.n	8004d20 <_reclaim_reent+0xa0>
 8004c96:	69e3      	ldr	r3, [r4, #28]
 8004c98:	6819      	ldr	r1, [r3, #0]
 8004c9a:	b111      	cbz	r1, 8004ca2 <_reclaim_reent+0x22>
 8004c9c:	4620      	mov	r0, r4
 8004c9e:	f000 f86b 	bl	8004d78 <_free_r>
 8004ca2:	6961      	ldr	r1, [r4, #20]
 8004ca4:	b111      	cbz	r1, 8004cac <_reclaim_reent+0x2c>
 8004ca6:	4620      	mov	r0, r4
 8004ca8:	f000 f866 	bl	8004d78 <_free_r>
 8004cac:	69e1      	ldr	r1, [r4, #28]
 8004cae:	b111      	cbz	r1, 8004cb6 <_reclaim_reent+0x36>
 8004cb0:	4620      	mov	r0, r4
 8004cb2:	f000 f861 	bl	8004d78 <_free_r>
 8004cb6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004cb8:	b111      	cbz	r1, 8004cc0 <_reclaim_reent+0x40>
 8004cba:	4620      	mov	r0, r4
 8004cbc:	f000 f85c 	bl	8004d78 <_free_r>
 8004cc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004cc2:	b111      	cbz	r1, 8004cca <_reclaim_reent+0x4a>
 8004cc4:	4620      	mov	r0, r4
 8004cc6:	f000 f857 	bl	8004d78 <_free_r>
 8004cca:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004ccc:	b111      	cbz	r1, 8004cd4 <_reclaim_reent+0x54>
 8004cce:	4620      	mov	r0, r4
 8004cd0:	f000 f852 	bl	8004d78 <_free_r>
 8004cd4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004cd6:	b111      	cbz	r1, 8004cde <_reclaim_reent+0x5e>
 8004cd8:	4620      	mov	r0, r4
 8004cda:	f000 f84d 	bl	8004d78 <_free_r>
 8004cde:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004ce0:	b111      	cbz	r1, 8004ce8 <_reclaim_reent+0x68>
 8004ce2:	4620      	mov	r0, r4
 8004ce4:	f000 f848 	bl	8004d78 <_free_r>
 8004ce8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004cea:	b111      	cbz	r1, 8004cf2 <_reclaim_reent+0x72>
 8004cec:	4620      	mov	r0, r4
 8004cee:	f000 f843 	bl	8004d78 <_free_r>
 8004cf2:	6a23      	ldr	r3, [r4, #32]
 8004cf4:	b1b3      	cbz	r3, 8004d24 <_reclaim_reent+0xa4>
 8004cf6:	4620      	mov	r0, r4
 8004cf8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004cfc:	4718      	bx	r3
 8004cfe:	5949      	ldr	r1, [r1, r5]
 8004d00:	b941      	cbnz	r1, 8004d14 <_reclaim_reent+0x94>
 8004d02:	3504      	adds	r5, #4
 8004d04:	69e3      	ldr	r3, [r4, #28]
 8004d06:	2d80      	cmp	r5, #128	; 0x80
 8004d08:	68d9      	ldr	r1, [r3, #12]
 8004d0a:	d1f8      	bne.n	8004cfe <_reclaim_reent+0x7e>
 8004d0c:	4620      	mov	r0, r4
 8004d0e:	f000 f833 	bl	8004d78 <_free_r>
 8004d12:	e7c0      	b.n	8004c96 <_reclaim_reent+0x16>
 8004d14:	680e      	ldr	r6, [r1, #0]
 8004d16:	4620      	mov	r0, r4
 8004d18:	f000 f82e 	bl	8004d78 <_free_r>
 8004d1c:	4631      	mov	r1, r6
 8004d1e:	e7ef      	b.n	8004d00 <_reclaim_reent+0x80>
 8004d20:	2500      	movs	r5, #0
 8004d22:	e7ef      	b.n	8004d04 <_reclaim_reent+0x84>
 8004d24:	bd70      	pop	{r4, r5, r6, pc}
 8004d26:	bf00      	nop
 8004d28:	20000224 	.word	0x20000224

08004d2c <__libc_init_array>:
 8004d2c:	b570      	push	{r4, r5, r6, lr}
 8004d2e:	2600      	movs	r6, #0
 8004d30:	4d0c      	ldr	r5, [pc, #48]	; (8004d64 <__libc_init_array+0x38>)
 8004d32:	4c0d      	ldr	r4, [pc, #52]	; (8004d68 <__libc_init_array+0x3c>)
 8004d34:	1b64      	subs	r4, r4, r5
 8004d36:	10a4      	asrs	r4, r4, #2
 8004d38:	42a6      	cmp	r6, r4
 8004d3a:	d109      	bne.n	8004d50 <__libc_init_array+0x24>
 8004d3c:	f000 f870 	bl	8004e20 <_init>
 8004d40:	2600      	movs	r6, #0
 8004d42:	4d0a      	ldr	r5, [pc, #40]	; (8004d6c <__libc_init_array+0x40>)
 8004d44:	4c0a      	ldr	r4, [pc, #40]	; (8004d70 <__libc_init_array+0x44>)
 8004d46:	1b64      	subs	r4, r4, r5
 8004d48:	10a4      	asrs	r4, r4, #2
 8004d4a:	42a6      	cmp	r6, r4
 8004d4c:	d105      	bne.n	8004d5a <__libc_init_array+0x2e>
 8004d4e:	bd70      	pop	{r4, r5, r6, pc}
 8004d50:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d54:	4798      	blx	r3
 8004d56:	3601      	adds	r6, #1
 8004d58:	e7ee      	b.n	8004d38 <__libc_init_array+0xc>
 8004d5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d5e:	4798      	blx	r3
 8004d60:	3601      	adds	r6, #1
 8004d62:	e7f2      	b.n	8004d4a <__libc_init_array+0x1e>
 8004d64:	08005418 	.word	0x08005418
 8004d68:	08005418 	.word	0x08005418
 8004d6c:	08005418 	.word	0x08005418
 8004d70:	0800541c 	.word	0x0800541c

08004d74 <__retarget_lock_acquire_recursive>:
 8004d74:	4770      	bx	lr

08004d76 <__retarget_lock_release_recursive>:
 8004d76:	4770      	bx	lr

08004d78 <_free_r>:
 8004d78:	b538      	push	{r3, r4, r5, lr}
 8004d7a:	4605      	mov	r5, r0
 8004d7c:	2900      	cmp	r1, #0
 8004d7e:	d040      	beq.n	8004e02 <_free_r+0x8a>
 8004d80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d84:	1f0c      	subs	r4, r1, #4
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	bfb8      	it	lt
 8004d8a:	18e4      	addlt	r4, r4, r3
 8004d8c:	f000 f83c 	bl	8004e08 <__malloc_lock>
 8004d90:	4a1c      	ldr	r2, [pc, #112]	; (8004e04 <_free_r+0x8c>)
 8004d92:	6813      	ldr	r3, [r2, #0]
 8004d94:	b933      	cbnz	r3, 8004da4 <_free_r+0x2c>
 8004d96:	6063      	str	r3, [r4, #4]
 8004d98:	6014      	str	r4, [r2, #0]
 8004d9a:	4628      	mov	r0, r5
 8004d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004da0:	f000 b838 	b.w	8004e14 <__malloc_unlock>
 8004da4:	42a3      	cmp	r3, r4
 8004da6:	d908      	bls.n	8004dba <_free_r+0x42>
 8004da8:	6820      	ldr	r0, [r4, #0]
 8004daa:	1821      	adds	r1, r4, r0
 8004dac:	428b      	cmp	r3, r1
 8004dae:	bf01      	itttt	eq
 8004db0:	6819      	ldreq	r1, [r3, #0]
 8004db2:	685b      	ldreq	r3, [r3, #4]
 8004db4:	1809      	addeq	r1, r1, r0
 8004db6:	6021      	streq	r1, [r4, #0]
 8004db8:	e7ed      	b.n	8004d96 <_free_r+0x1e>
 8004dba:	461a      	mov	r2, r3
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	b10b      	cbz	r3, 8004dc4 <_free_r+0x4c>
 8004dc0:	42a3      	cmp	r3, r4
 8004dc2:	d9fa      	bls.n	8004dba <_free_r+0x42>
 8004dc4:	6811      	ldr	r1, [r2, #0]
 8004dc6:	1850      	adds	r0, r2, r1
 8004dc8:	42a0      	cmp	r0, r4
 8004dca:	d10b      	bne.n	8004de4 <_free_r+0x6c>
 8004dcc:	6820      	ldr	r0, [r4, #0]
 8004dce:	4401      	add	r1, r0
 8004dd0:	1850      	adds	r0, r2, r1
 8004dd2:	4283      	cmp	r3, r0
 8004dd4:	6011      	str	r1, [r2, #0]
 8004dd6:	d1e0      	bne.n	8004d9a <_free_r+0x22>
 8004dd8:	6818      	ldr	r0, [r3, #0]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	4408      	add	r0, r1
 8004dde:	6010      	str	r0, [r2, #0]
 8004de0:	6053      	str	r3, [r2, #4]
 8004de2:	e7da      	b.n	8004d9a <_free_r+0x22>
 8004de4:	d902      	bls.n	8004dec <_free_r+0x74>
 8004de6:	230c      	movs	r3, #12
 8004de8:	602b      	str	r3, [r5, #0]
 8004dea:	e7d6      	b.n	8004d9a <_free_r+0x22>
 8004dec:	6820      	ldr	r0, [r4, #0]
 8004dee:	1821      	adds	r1, r4, r0
 8004df0:	428b      	cmp	r3, r1
 8004df2:	bf01      	itttt	eq
 8004df4:	6819      	ldreq	r1, [r3, #0]
 8004df6:	685b      	ldreq	r3, [r3, #4]
 8004df8:	1809      	addeq	r1, r1, r0
 8004dfa:	6021      	streq	r1, [r4, #0]
 8004dfc:	6063      	str	r3, [r4, #4]
 8004dfe:	6054      	str	r4, [r2, #4]
 8004e00:	e7cb      	b.n	8004d9a <_free_r+0x22>
 8004e02:	bd38      	pop	{r3, r4, r5, pc}
 8004e04:	20003bf4 	.word	0x20003bf4

08004e08 <__malloc_lock>:
 8004e08:	4801      	ldr	r0, [pc, #4]	; (8004e10 <__malloc_lock+0x8>)
 8004e0a:	f7ff bfb3 	b.w	8004d74 <__retarget_lock_acquire_recursive>
 8004e0e:	bf00      	nop
 8004e10:	20003bf0 	.word	0x20003bf0

08004e14 <__malloc_unlock>:
 8004e14:	4801      	ldr	r0, [pc, #4]	; (8004e1c <__malloc_unlock+0x8>)
 8004e16:	f7ff bfae 	b.w	8004d76 <__retarget_lock_release_recursive>
 8004e1a:	bf00      	nop
 8004e1c:	20003bf0 	.word	0x20003bf0

08004e20 <_init>:
 8004e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e22:	bf00      	nop
 8004e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e26:	bc08      	pop	{r3}
 8004e28:	469e      	mov	lr, r3
 8004e2a:	4770      	bx	lr

08004e2c <_fini>:
 8004e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e2e:	bf00      	nop
 8004e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e32:	bc08      	pop	{r3}
 8004e34:	469e      	mov	lr, r3
 8004e36:	4770      	bx	lr
