#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jun  4 00:46:35 2024
# Process ID: 73686
# Current directory: /home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/design_1_CPU_0_0_synth_1
# Command line: vivado -log design_1_CPU_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_CPU_0_0.tcl
# Log file: /home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/design_1_CPU_0_0_synth_1/design_1_CPU_0_0.vds
# Journal file: /home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/design_1_CPU_0_0_synth_1/vivado.jou
# Running On: mariolima-CREF-XX, OS: Linux, CPU Frequency: 2776.846 MHz, CPU Physical cores: 14, Host memory: 16471 MB
#-----------------------------------------------------------
source design_1_CPU_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:timerSlave:1.0'. The one found in IP location '/home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-Timer/timer' will take precedence over the same IP in locations: 
   /home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/timer
   /home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/timer
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:teste:1.0'. The one found in IP location '/home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/teste' will take precedence over the same IP in location /home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/teste
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:vespa_cpu:1.0'. The one found in IP location '/home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/cpu' will take precedence over the same IP in location /home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/cpu
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:GPIO_Slave:1.0'. The one found in IP location '/home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/GPIO_Slave_IP' will take precedence over the same IP in locations: 
   /home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-GPIO/GPIO_Slave_IP
   /home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/GPIO_Slave_IP
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:PS2:1.0'. The one found in IP location '/home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/ps2' will take precedence over the same IP in locations: 
   /home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/ps2
   /home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-PS2/PS2/ps2_ip_fifo/ps2
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:CustomInterconnect:1.0'. The one found in IP location '/home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/interconnect' will take precedence over the same IP in location /home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/interconnect
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:interruptControllerSlave:1.0'. The one found in IP location '/home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/interruptController' will take precedence over the same IP in location /home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/interruptController
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:DataMemory:1.0'. The one found in IP location '/home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/dataMemory' will take precedence over the same IP in location /home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/dataMemory
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:UartSlave:1.0'. The one found in IP location '/home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-UART/UartEchoTestProj/Vivado/ip_repo/uart' will take precedence over the same IP in locations: 
   /home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-UART/Uart_IP
   /home/mariolima/Desktop/vespa_git/VeSPA/VeSPA_Peripherals/VeSPA-GPIO/UartGpioTestProj/Vivado/ip_repo/uart
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_CPU_0_0
Command: synth_design -top design_1_CPU_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 73769
INFO: [Synth 8-11241] undeclared symbol 'w_PcBackupDelay', assumed default net type 'wire' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/CPU.v:94]
INFO: [Synth 8-11241] undeclared symbol 'w_StartingIrq', assumed default net type 'wire' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/CPU.v:95]
INFO: [Synth 8-11241] undeclared symbol 'w_PcRetExe', assumed default net type 'wire' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/CPU.v:220]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2030.832 ; gain = 376.730 ; free physical = 243 ; free virtual = 4953
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_CPU_0_0' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/synth/design_1_CPU_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'CPU' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/CPU.v:5]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/ControlUnit.v:5]
INFO: [Synth 8-6157] synthesizing module 'check_branchcond' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/check_branchcond.v:4]
INFO: [Synth 8-6155] done synthesizing module 'check_branchcond' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/check_branchcond.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/ControlUnit.v:5]
INFO: [Synth 8-6157] synthesizing module 'HazardUnit' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/HazardUnit.v:28]
INFO: [Synth 8-6157] synthesizing module 'control_hazards' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/control_hazards.v:5]
INFO: [Synth 8-6155] done synthesizing module 'control_hazards' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/control_hazards.v:5]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/forwarding_unit.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/forwarding_unit.v:28]
INFO: [Synth 8-6155] done synthesizing module 'HazardUnit' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/HazardUnit.v:28]
INFO: [Synth 8-6157] synthesizing module 'InstructionFetch' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/InstructionFetch.v:17]
INFO: [Synth 8-638] synthesizing module 'CodeMemory' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/CodeMemory/synth/CodeMemory.vhd:72]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: CodeMemory.mif - type: string 
	Parameter C_INIT_FILE bound to: CodeMemory.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at '/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/CodeMemory/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/CodeMemory/synth/CodeMemory.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'CodeMemory' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/CodeMemory/synth/CodeMemory.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'InstructionFetch' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/InstructionFetch.v:17]
INFO: [Synth 8-6157] synthesizing module 'FetchDecodeReg' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/FetchDecodeReg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FetchDecodeReg' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/FetchDecodeReg.v:11]
INFO: [Synth 8-6157] synthesizing module 'InstructionDecode' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/InstructionDecode.v:25]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/RegisterFile.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/RegisterFile.v:9]
INFO: [Synth 8-6155] done synthesizing module 'InstructionDecode' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/InstructionDecode.v:25]
INFO: [Synth 8-6157] synthesizing module 'DecodeExecuteReg' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/DecodeExecuteReg.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DecodeExecuteReg' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/DecodeExecuteReg.v:5]
INFO: [Synth 8-6157] synthesizing module 'InstructionExecute' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/InstructionExecute.v:4]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/ALU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'InstructionExecute' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/InstructionExecute.v:4]
INFO: [Synth 8-6157] synthesizing module 'ExecuteMemoryReg' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/ExecuteMemoryReg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ExecuteMemoryReg' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/ExecuteMemoryReg.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/InstructionMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/InstructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'MemoryWriteBackReg' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/MemoryWriteBackReg.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MemoryWriteBackReg' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/MemoryWriteBackReg.v:5]
INFO: [Synth 8-6157] synthesizing module 'InstructionWriteBack' [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/InstructionWriteBack.v:24]
INFO: [Synth 8-6155] done synthesizing module 'InstructionWriteBack' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/InstructionWriteBack.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/CPU.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CPU_0_0' (0#1) [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/synth/design_1_CPU_0_0.v:53]
WARNING: [Synth 8-3301] Unused top level parameter/generic BUS_MSB
WARNING: [Synth 8-6014] Unused sequential element o_FlushExecute_reg was removed.  [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/control_hazards.v:37]
WARNING: [Synth 8-6014] Unused sequential element o_FlushFetch_reg was removed.  [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/control_hazards.v:38]
WARNING: [Synth 8-6014] Unused sequential element r_InterruptSignal_reg was removed.  [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/DecodeExecuteReg.v:195]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'alu'. This will prevent further optimization [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/InstructionExecute.v:77]
WARNING: [Synth 8-3848] Net o_Imm22 in module/entity InstructionExecute does not have driver. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/InstructionExecute.v:47]
WARNING: [Synth 8-3848] Net w_StallMem in module/entity CPU does not have driver. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/CPU.v:36]
WARNING: [Synth 8-3848] Net w_PcRetExe in module/entity CPU does not have driver. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/CPU.v:220]
WARNING: [Synth 8-3848] Net w_StallWb in module/entity CPU does not have driver. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/cc00/src/CPU.v:36]
WARNING: [Synth 8-7129] Port i_Clk in module InstructionWriteBack is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Rst in module InstructionWriteBack is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_InterruptSignal in module InstructionWriteBack is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Clk in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Rst in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[31] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[30] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[29] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[28] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[27] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[26] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[25] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[24] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[23] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[22] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[21] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[20] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[19] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[18] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[17] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[16] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[15] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[14] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[13] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[12] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[11] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[10] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[9] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[8] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[7] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[6] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[5] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[4] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[3] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[2] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[1] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_Imm22[0] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[31] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[30] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[29] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[28] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[27] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[26] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[25] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[24] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[23] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[22] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[21] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[20] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[19] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[18] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[17] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[16] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[15] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[14] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[13] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[12] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[11] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[10] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[9] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[8] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[7] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[6] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[5] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[4] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[3] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[2] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[1] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Imm22[0] in module InstructionExecute is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[31] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[30] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[29] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[28] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[27] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[26] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[25] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[24] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[23] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[22] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[21] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[20] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[19] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[18] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[17] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2308.277 ; gain = 654.176 ; free physical = 174 ; free virtual = 4659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2308.277 ; gain = 654.176 ; free physical = 174 ; free virtual = 4659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2308.277 ; gain = 654.176 ; free physical = 174 ; free virtual = 4659
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2308.277 ; gain = 0.000 ; free physical = 165 ; free virtual = 4644
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'led'. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led'. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_IntSources[3]'. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_IntSources[2]'. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_IntSources[1]'. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_IntSources[0]'. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_IntSources[3]'. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_IntSources[2]'. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_IntSources[1]'. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_IntSources[0]'. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_CPU_0_0/src/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_CPU_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_CPU_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/design_1_CPU_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/design_1_CPU_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2379.941 ; gain = 0.000 ; free physical = 268 ; free virtual = 4647
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2379.941 ; gain = 0.000 ; free physical = 268 ; free virtual = 4647
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.941 ; gain = 725.840 ; free physical = 227 ; free virtual = 4638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.941 ; gain = 725.840 ; free physical = 227 ; free virtual = 4638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/design_1_CPU_0_0_synth_1/dont_touch.xdc, line 14).
Applied set_property KEEP_HIERARCHY = SOFT for inst/_InstrFetch/_CodeMem. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.941 ; gain = 725.840 ; free physical = 227 ; free virtual = 4638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2379.941 ; gain = 725.840 ; free physical = 232 ; free virtual = 4634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 56    
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 17    
	   4 Input   32 Bit        Muxes := 3     
	   3 Input    9 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 52    
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2387.949 ; gain = 733.848 ; free physical = 210 ; free virtual = 4600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2387.949 ; gain = 733.848 ; free physical = 213 ; free virtual = 4592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2387.949 ; gain = 733.848 ; free physical = 213 ; free virtual = 4592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2387.949 ; gain = 733.848 ; free physical = 212 ; free virtual = 4592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2387.949 ; gain = 733.848 ; free physical = 201 ; free virtual = 4592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2387.949 ; gain = 733.848 ; free physical = 201 ; free virtual = 4592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2387.949 ; gain = 733.848 ; free physical = 201 ; free virtual = 4592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2387.949 ; gain = 733.848 ; free physical = 201 ; free virtual = 4592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2387.949 ; gain = 733.848 ; free physical = 201 ; free virtual = 4592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2387.949 ; gain = 733.848 ; free physical = 201 ; free virtual = 4592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_6 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    53|
|2     |LUT1     |     3|
|3     |LUT2     |   180|
|4     |LUT3     |    65|
|5     |LUT4     |   126|
|6     |LUT5     |   177|
|7     |LUT6     |   853|
|8     |MUXF7    |   257|
|9     |MUXF8    |    64|
|10    |RAMB36E1 |     4|
|14    |SRL16E   |     1|
|15    |FDRE     |  1581|
|16    |FDSE     |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2387.949 ; gain = 733.848 ; free physical = 201 ; free virtual = 4592
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 245 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2387.949 ; gain = 662.184 ; free physical = 201 ; free virtual = 4592
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2387.957 ; gain = 733.848 ; free physical = 201 ; free virtual = 4592
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2387.957 ; gain = 0.000 ; free physical = 492 ; free virtual = 4883
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.965 ; gain = 0.000 ; free physical = 492 ; free virtual = 4876
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f707028f
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 128 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2419.965 ; gain = 1084.137 ; free physical = 492 ; free virtual = 4876
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2016.300; main = 1691.211; forked = 373.798
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3366.066; main = 2419.969; forked = 978.113
INFO: [Common 17-1381] The checkpoint '/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/design_1_CPU_0_0_synth_1/design_1_CPU_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 26 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.runs/design_1_CPU_0_0_synth_1/design_1_CPU_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_CPU_0_0_utilization_synth.rpt -pb design_1_CPU_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 00:47:07 2024...
