Analysis & Synthesis report for DE2_Audio_Example
Mon Dec 19 13:34:21 2016
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |toplevel|avconf:inst1|mSetup_ST
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 19. Source assignments for Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 20. Source assignments for Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 21. Source assignments for Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
 22. Parameter Settings for User Entity Instance: avconf:inst1
 23. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 24. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 25. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 26. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 27. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 28. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 29. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 30. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 31. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 32. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 33. Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 34. Parameter Settings for User Entity Instance: Audio_Controller:inst|Audio_Clock:Audio_Clock|altpll:altpll_component
 35. Parameter Settings for User Entity Instance: DE2_Default:inst3|VGA_Audio_PLL:p1|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: DE2_Default:inst3|VGA_Controller:u1
 37. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 38. Parameter Settings for Inferred Entity Instance: filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add3
 39. Parameter Settings for Inferred Entity Instance: filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add4
 40. Parameter Settings for Inferred Entity Instance: filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add6
 41. Parameter Settings for Inferred Entity Instance: filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add8
 42. Parameter Settings for Inferred Entity Instance: filter_demo:inst4|magnitude:inst_mag|lpm_mult:Mult1
 43. Parameter Settings for Inferred Entity Instance: filter_demo:inst4|magnitude:inst_mag|lpm_mult:Mult0
 44. Parameter Settings for Inferred Entity Instance: DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_divide:Div0
 45. Parameter Settings for Inferred Entity Instance: DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult1
 47. Parameter Settings for Inferred Entity Instance: filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult3
 48. Parameter Settings for Inferred Entity Instance: filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult2
 49. Parameter Settings for Inferred Entity Instance: filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult1
 50. Parameter Settings for Inferred Entity Instance: filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult0
 51. scfifo Parameter Settings by Entity Instance
 52. altpll Parameter Settings by Entity Instance
 53. lpm_mult Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "DE2_Default:inst3|VGA_Controller:u1"
 55. Port Connectivity Checks: "Audio_Controller:inst|Audio_Clock:Audio_Clock"
 56. Port Connectivity Checks: "Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 57. Port Connectivity Checks: "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 58. Port Connectivity Checks: "avconf:inst1|I2C_Controller:u0"
 59. SignalTap II Logic Analyzer Settings
 60. Elapsed Time Per Partition
 61. Connections to In-System Debugging Instance "auto_signaltap_0"
 62. Analysis & Synthesis Messages
 63. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 19 13:34:21 2016           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE2_Audio_Example                               ;
; Top-level Entity Name              ; toplevel                                        ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 9,218                                           ;
;     Total combinational functions  ; 5,307                                           ;
;     Dedicated logic registers      ; 5,888                                           ;
; Total registers                    ; 5888                                            ;
; Total pins                         ; 82                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 51,840                                          ;
; Embedded Multiplier 9-bit elements ; 12                                              ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; toplevel           ; DE2_Audio_Example  ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+----------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                     ; Library ;
+----------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../VideoLab/fft_controller_block.vhd               ; yes             ; User VHDL File                     ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/fft_controller_block.vhd                       ;         ;
; ../VideoLab/sqrt.vhd                               ; yes             ; User VHDL File                     ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/sqrt.vhd                                       ;         ;
; ../VideoLab/magnitude.vhd                          ; yes             ; User VHDL File                     ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/magnitude.vhd                                  ;         ;
; ../VideoLab/buffer_fft_output.vhd                  ; yes             ; User VHDL File                     ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/buffer_fft_output.vhd                          ;         ;
; ../VideoLab/hdlcoderfftdit/TwiddleTable.vhd        ; yes             ; User VHDL File                     ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/TwiddleTable.vhd                ;         ;
; ../VideoLab/hdlcoderfftdit/HDLFFTDUT_pkg.vhd       ; yes             ; User VHDL File                     ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/HDLFFTDUT_pkg.vhd               ;         ;
; ../VideoLab/hdlcoderfftdit/HDLFFTDUT.vhd           ; yes             ; User VHDL File                     ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/HDLFFTDUT.vhd                   ;         ;
; ../VideoLab/hdlcoderfftdit/HDL_FFT.vhd             ; yes             ; User VHDL File                     ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/HDL_FFT.vhd                     ;         ;
; ../VideoLab/hdlcoderfftdit/FFTLogic.vhd            ; yes             ; User VHDL File                     ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/FFTLogic.vhd                    ;         ;
; ../VideoLab/hdlcoderfftdit/DualPortRam0.vhd        ; yes             ; User VHDL File                     ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/DualPortRam0.vhd                ;         ;
; ../VideoLab/hdlcoderfftdit/DualPortRam.vhd         ; yes             ; User VHDL File                     ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/DualPortRam.vhd                 ;         ;
; ../VideoLab/hdlcoderfftdit/Butterfly.vhd           ; yes             ; User VHDL File                     ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/Butterfly.vhd                   ;         ;
; ../VideoLab/VGA_Controller/VGA_Param.h             ; yes             ; User Unspecified File              ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Param.h                     ;         ;
; ../VideoLab/VGA_Controller/VGA_Controller.v        ; yes             ; User Verilog HDL File              ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v                ;         ;
; ../VideoLab/VGA_Controller/VGA_Audio_PLL.v         ; yes             ; User Wizard-Generated File         ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Audio_PLL.v                 ;         ;
; ../VideoLab/video_generator.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/video_generator.bdf                            ;         ;
; ../VideoLab/Reset_Delay.v                          ; yes             ; User Verilog HDL File              ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/Reset_Delay.v                                  ;         ;
; ../VideoLab/graph_display.vhd                      ; yes             ; User VHDL File                     ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd                              ;         ;
; ../VideoLab/DE2_Default.v                          ; yes             ; User Verilog HDL File              ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v                                  ;         ;
; avconf/avconf.v                                    ; yes             ; User Verilog HDL File              ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v                                    ;         ;
; avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File              ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/I2C_Controller.v                            ;         ;
; Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File              ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File              ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File              ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File              ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File              ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File         ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Audio_Clock.v                     ;         ;
; Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File              ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Audio_Controller.v                ;         ;
; toplevel.bdf                                       ; yes             ; User Block Diagram/Schematic File  ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf                                       ;         ;
; LEDdriver.v                                        ; yes             ; User Verilog HDL File              ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/LEDdriver.v                                        ;         ;
; filter_demo.bdf                                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/filter_demo.bdf                                    ;         ;
; scfifo.tdf                                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                                                                                     ;         ;
; a_regfifo.inc                                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                  ;         ;
; a_dpfifo.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                   ;         ;
; a_i2fifo.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                   ;         ;
; a_fffifo.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                   ;         ;
; a_f2fifo.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                   ;         ;
; aglobal130.inc                                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                                 ;         ;
; db/scfifo_5041.tdf                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/scfifo_5041.tdf                                 ;         ;
; db/a_dpfifo_on31.tdf                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/a_dpfifo_on31.tdf                               ;         ;
; db/altsyncram_rc81.tdf                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/altsyncram_rc81.tdf                             ;         ;
; db/cmpr_2o8.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cmpr_2o8.tdf                                    ;         ;
; db/cntr_d5b.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cntr_d5b.tdf                                    ;         ;
; db/cntr_q57.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cntr_q57.tdf                                    ;         ;
; db/cntr_e5b.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cntr_e5b.tdf                                    ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                                                     ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                              ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                              ;         ;
; sld_signaltap.vhd                                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                              ;         ;
; sld_signaltap_impl.vhd                             ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                         ;         ;
; sld_ela_control.vhd                                ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                            ;         ;
; lpm_shiftreg.tdf                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                               ;         ;
; lpm_constant.inc                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                                                               ;         ;
; dffeea.inc                                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                                                                                     ;         ;
; sld_mbpmg.vhd                                      ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                  ;         ;
; sld_ela_trigger_flow_mgr.vhd                       ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                   ;         ;
; sld_buffer_manager.vhd                             ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                         ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                 ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                          ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                    ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                 ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                  ;         ;
; altrom.inc                                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                                     ;         ;
; altram.inc                                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                                     ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                                   ;         ;
; db/altsyncram_et14.tdf                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/altsyncram_et14.tdf                             ;         ;
; altdpram.tdf                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                                                                                   ;         ;
; memmodes.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                 ;         ;
; a_hdffe.inc                                        ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                    ;         ;
; alt_le_rden_reg.inc                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                            ;         ;
; altsyncram.inc                                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                                                                                 ;         ;
; lpm_mux.tdf                                        ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                    ;         ;
; muxlut.inc                                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                                                                                     ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                                                   ;         ;
; altshift.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                                                   ;         ;
; db/mux_aoc.tdf                                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/mux_aoc.tdf                                     ;         ;
; lpm_decode.tdf                                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                 ;         ;
; declut.inc                                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                                                                                     ;         ;
; lpm_compare.inc                                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                ;         ;
; db/decode_rqf.tdf                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/decode_rqf.tdf                                  ;         ;
; lpm_counter.tdf                                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                ;         ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                ;         ;
; cmpconst.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                                                                                   ;         ;
; lpm_counter.inc                                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                ;         ;
; alt_counter_stratix.inc                            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                        ;         ;
; db/cntr_rdi.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cntr_rdi.tdf                                    ;         ;
; db/cmpr_dcc.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cmpr_dcc.tdf                                    ;         ;
; db/cntr_02j.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cntr_02j.tdf                                    ;         ;
; db/cntr_sbi.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cntr_sbi.tdf                                    ;         ;
; db/cmpr_8cc.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cmpr_8cc.tdf                                    ;         ;
; db/cntr_gui.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cntr_gui.tdf                                    ;         ;
; db/cmpr_5cc.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cmpr_5cc.tdf                                    ;         ;
; sld_rom_sr.vhd                                     ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                 ;         ;
; sld_hub.vhd                                        ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                    ;         ;
; sld_jtag_hub.vhd                                   ; yes             ; Encrypted Megafunction             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                               ;         ;
; lpm_add_sub.tdf                                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                ;         ;
; addcore.inc                                        ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                                                                                    ;         ;
; look_add.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                                                                                   ;         ;
; alt_stratix_add_sub.inc                            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                        ;         ;
; db/add_sub_opi.tdf                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/add_sub_opi.tdf                                 ;         ;
; db/add_sub_rpi.tdf                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/add_sub_rpi.tdf                                 ;         ;
; db/add_sub_5ri.tdf                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/add_sub_5ri.tdf                                 ;         ;
; db/add_sub_8ri.tdf                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/add_sub_8ri.tdf                                 ;         ;
; lpm_mult.tdf                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                   ;         ;
; multcore.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                                                                                   ;         ;
; db/mult_l8t.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/mult_l8t.tdf                                    ;         ;
; lpm_divide.tdf                                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                 ;         ;
; abs_divider.inc                                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                                                                ;         ;
; sign_div_unsign.inc                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                            ;         ;
; db/lpm_divide_cem.tdf                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/lpm_divide_cem.tdf                              ;         ;
; db/sign_div_unsign_mlh.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/sign_div_unsign_mlh.tdf                         ;         ;
; db/alt_u_div_e2f.tdf                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/alt_u_div_e2f.tdf                               ;         ;
; db/add_sub_lkc.tdf                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/add_sub_lkc.tdf                                 ;         ;
; db/add_sub_mkc.tdf                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/add_sub_mkc.tdf                                 ;         ;
; multcore.tdf                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf                                                                                   ;         ;
; csa_add.inc                                        ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc                                                                                    ;         ;
; mpar_add.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc                                                                                   ;         ;
; muleabz.inc                                        ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc                                                                                    ;         ;
; mul_lfrg.inc                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                   ;         ;
; mul_boothc.inc                                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc                                                                                 ;         ;
; alt_ded_mult.inc                                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                               ;         ;
; alt_ded_mult_y.inc                                 ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                             ;         ;
; dffpipe.inc                                        ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc                                                                                    ;         ;
; mpar_add.tdf                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf                                                                                   ;         ;
; db/add_sub_1ch.tdf                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/add_sub_1ch.tdf                                 ;         ;
; db/add_sub_5ch.tdf                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/add_sub_5ch.tdf                                 ;         ;
; altshift.tdf                                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf                                                                                   ;         ;
; db/mult_h1t.tdf                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/mult_h1t.tdf                                    ;         ;
+----------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 9,218                  ;
;                                             ;                        ;
; Total combinational functions               ; 5307                   ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 2575                   ;
;     -- 3 input functions                    ; 1795                   ;
;     -- <=2 input functions                  ; 937                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 4420                   ;
;     -- arithmetic mode                      ; 887                    ;
;                                             ;                        ;
; Total registers                             ; 5888                   ;
;     -- Dedicated logic registers            ; 5888                   ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 82                     ;
; Total memory bits                           ; 51840                  ;
; Embedded Multiplier 9-bit elements          ; 12                     ;
; Total PLLs                                  ; 2                      ;
;     -- PLLs                                 ; 2                      ;
;                                             ;                        ;
; Maximum fan-out node                        ; filter_demo:inst4|inst ;
; Maximum fan-out                             ; 4509                   ;
; Total fan-out                               ; 41845                  ;
; Average fan-out                             ; 3.58                   ;
+---------------------------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |toplevel                                                                                               ; 5307 (1)          ; 5888 (0)     ; 51840       ; 12           ; 0       ; 6         ; 82   ; 0            ; |toplevel                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |Audio_Controller:inst|                                                                              ; 324 (4)           ; 222 (4)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|                                           ; 157 (41)          ; 108 (36)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                           ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|                                            ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                                                                                                                                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|                                               ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                            ; work         ;
;             |scfifo:Sync_FIFO|                                                                          ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                           ; work         ;
;                |scfifo_5041:auto_generated|                                                             ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                                                                                                                                                ; work         ;
;                   |a_dpfifo_on31:dpfifo|                                                                ; 53 (30)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                                                                                                                                           ; work         ;
;                      |altsyncram_rc81:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram                                                                                                                   ; work         ;
;                      |cntr_d5b:rd_ptr_msb|                                                              ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb                                                                                                                       ; work         ;
;                      |cntr_e5b:wr_ptr|                                                                  ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr                                                                                                                           ; work         ;
;                      |cntr_q57:usedw_counter|                                                           ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter                                                                                                                    ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|                                              ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                           ; work         ;
;             |scfifo:Sync_FIFO|                                                                          ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                          ; work         ;
;                |scfifo_5041:auto_generated|                                                             ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                                                                                                                                               ; work         ;
;                   |a_dpfifo_on31:dpfifo|                                                                ; 53 (30)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                                                                                                                                          ; work         ;
;                      |altsyncram_rc81:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram                                                                                                                  ; work         ;
;                      |cntr_d5b:rd_ptr_msb|                                                              ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb                                                                                                                      ; work         ;
;                      |cntr_e5b:wr_ptr|                                                                  ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr                                                                                                                          ; work         ;
;                      |cntr_q57:usedw_counter|                                                           ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter                                                                                                                   ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|                                             ; 162 (57)          ; 104 (38)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                             ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|                                              ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                             ; work         ;
;             |scfifo:Sync_FIFO|                                                                          ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                            ; work         ;
;                |scfifo_5041:auto_generated|                                                             ; 52 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                                                                                                                                                 ; work         ;
;                   |a_dpfifo_on31:dpfifo|                                                                ; 52 (29)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                                                                                                                                            ; work         ;
;                      |altsyncram_rc81:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram                                                                                                                    ; work         ;
;                      |cntr_d5b:rd_ptr_msb|                                                              ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb                                                                                                                        ; work         ;
;                      |cntr_e5b:wr_ptr|                                                                  ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr                                                                                                                            ; work         ;
;                      |cntr_q57:usedw_counter|                                                           ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter                                                                                                                     ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|                                             ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                            ; work         ;
;             |scfifo:Sync_FIFO|                                                                          ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                           ; work         ;
;                |scfifo_5041:auto_generated|                                                             ; 53 (0)            ; 33 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated                                                                                                                                                                ; work         ;
;                   |a_dpfifo_on31:dpfifo|                                                                ; 53 (30)           ; 33 (13)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo                                                                                                                                           ; work         ;
;                      |altsyncram_rc81:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram                                                                                                                   ; work         ;
;                      |cntr_d5b:rd_ptr_msb|                                                              ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb                                                                                                                       ; work         ;
;                      |cntr_e5b:wr_ptr|                                                                  ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr                                                                                                                           ; work         ;
;                      |cntr_q57:usedw_counter|                                                           ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter                                                                                                                    ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                 ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                                                            ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                            ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                 ; work         ;
;       |Audio_Clock:Audio_Clock|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Audio_Clock:Audio_Clock                                                                                                                                                                                                                                                                                         ; work         ;
;          |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|Audio_Controller:inst|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                                                                                                                                 ; work         ;
;    |DE2_Default:inst3|                                                                                  ; 502 (0)           ; 65 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |Reset_Delay:r0|                                                                                  ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|Reset_Delay:r0                                                                                                                                                                                                                                                                                                      ; work         ;
;       |VGA_Audio_PLL:p1|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|VGA_Audio_PLL:p1                                                                                                                                                                                                                                                                                                    ; work         ;
;          |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                                                                                                                                                                                                            ; work         ;
;       |VGA_Controller:u1|                                                                               ; 64 (64)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|VGA_Controller:u1                                                                                                                                                                                                                                                                                                   ; work         ;
;       |video_generator:video_generator|                                                                 ; 410 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|video_generator:video_generator                                                                                                                                                                                                                                                                                     ; work         ;
;          |graph_display:inst3|                                                                          ; 410 (290)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3                                                                                                                                                                                                                                                                 ; work         ;
;             |lpm_divide:Div0|                                                                           ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_divide:Div0                                                                                                                                                                                                                                                 ; work         ;
;                |lpm_divide_cem:auto_generated|                                                          ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_divide:Div0|lpm_divide_cem:auto_generated                                                                                                                                                                                                                   ; work         ;
;                   |sign_div_unsign_mlh:divider|                                                         ; 85 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                       ; work         ;
;                      |alt_u_div_e2f:divider|                                                            ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider                                                                                                                                                                 ; work         ;
;             |lpm_mult:Mult0|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0                                                                                                                                                                                                                                                  ; work         ;
;                |multcore:mult_core|                                                                     ; 15 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                               ; work         ;
;                   |mpar_add:padder|                                                                     ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                               ; work         ;
;                      |lpm_add_sub:adder[0]|                                                             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                          ; work         ;
;                         |add_sub_1ch:auto_generated|                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1ch:auto_generated                                                                                                                                                               ; work         ;
;             |lpm_mult:Mult1|                                                                            ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult1                                                                                                                                                                                                                                                  ; work         ;
;                |multcore:mult_core|                                                                     ; 20 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                               ; work         ;
;                   |mpar_add:padder|                                                                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                               ; work         ;
;                      |lpm_add_sub:adder[0]|                                                             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                          ; work         ;
;                         |add_sub_1ch:auto_generated|                                                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1ch:auto_generated                                                                                                                                                               ; work         ;
;    |LEDdriver:inst2|                                                                                    ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|LEDdriver:inst2                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |avconf:inst1|                                                                                       ; 187 (139)         ; 73 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|avconf:inst1                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |I2C_Controller:u0|                                                                               ; 48 (48)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|avconf:inst1|I2C_Controller:u0                                                                                                                                                                                                                                                                                                        ; work         ;
;    |filter_demo:inst4|                                                                                  ; 3017 (1)          ; 1903 (0)     ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |toplevel|filter_demo:inst4                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |HDLFFTDUT:inst_fftdut|                                                                           ; 2016 (0)          ; 1581 (0)     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut                                                                                                                                                                                                                                                                                               ; work         ;
;          |HDL_FFT:u_HDL_FFT|                                                                            ; 2016 (0)          ; 1581 (0)     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT                                                                                                                                                                                                                                                                             ; work         ;
;             |Butterfly:u_Butterfly0|                                                                    ; 284 (284)         ; 128 (128)    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0                                                                                                                                                                                                                                                      ; work         ;
;                |lpm_mult:Mult0|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult0                                                                                                                                                                                                                                       ; work         ;
;                   |mult_h1t:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult0|mult_h1t:auto_generated                                                                                                                                                                                                               ; work         ;
;                |lpm_mult:Mult1|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult1                                                                                                                                                                                                                                       ; work         ;
;                   |mult_h1t:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult1|mult_h1t:auto_generated                                                                                                                                                                                                               ; work         ;
;                |lpm_mult:Mult2|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult2                                                                                                                                                                                                                                       ; work         ;
;                   |mult_h1t:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult2|mult_h1t:auto_generated                                                                                                                                                                                                               ; work         ;
;                |lpm_mult:Mult3|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult3                                                                                                                                                                                                                                       ; work         ;
;                   |mult_h1t:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult3|mult_h1t:auto_generated                                                                                                                                                                                                               ; work         ;
;             |DualPortRam:u_DualRam_m1b1|                                                                ; 329 (0)           ; 320 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m1b1                                                                                                                                                                                                                                                  ; work         ;
;                |DualPortRam0:u_DualPortRam0|                                                            ; 329 (329)         ; 320 (320)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m1b1|DualPortRam0:u_DualPortRam0                                                                                                                                                                                                                      ; work         ;
;             |DualPortRam:u_DualRam_m1b2|                                                                ; 329 (0)           ; 320 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m1b2                                                                                                                                                                                                                                                  ; work         ;
;                |DualPortRam0:u_DualPortRam0|                                                            ; 329 (329)         ; 320 (320)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m1b2|DualPortRam0:u_DualPortRam0                                                                                                                                                                                                                      ; work         ;
;             |DualPortRam:u_DualRam_m2b1|                                                                ; 329 (0)           ; 320 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m2b1                                                                                                                                                                                                                                                  ; work         ;
;                |DualPortRam0:u_DualPortRam0|                                                            ; 329 (329)         ; 320 (320)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m2b1|DualPortRam0:u_DualPortRam0                                                                                                                                                                                                                      ; work         ;
;             |DualPortRam:u_DualRam_m2b2|                                                                ; 320 (0)           ; 320 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m2b2                                                                                                                                                                                                                                                  ; work         ;
;                |DualPortRam0:u_DualPortRam0|                                                            ; 320 (320)         ; 320 (320)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m2b2|DualPortRam0:u_DualPortRam0                                                                                                                                                                                                                      ; work         ;
;             |FFTLogic:u_FFTLogic0|                                                                      ; 409 (409)         ; 156 (156)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0                                                                                                                                                                                                                                                        ; work         ;
;             |TwiddleTable:u_TwiddleTable0|                                                              ; 16 (16)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0                                                                                                                                                                                                                                                ; work         ;
;       |buffer_fft_output:inst_buffer|                                                                   ; 308 (308)         ; 289 (289)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|buffer_fft_output:inst_buffer                                                                                                                                                                                                                                                                                       ; work         ;
;       |fft_controller_block:inst_fft_ctl|                                                               ; 44 (44)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|fft_controller_block:inst_fft_ctl                                                                                                                                                                                                                                                                                   ; work         ;
;       |magnitude:inst_mag|                                                                              ; 648 (596)         ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |toplevel|filter_demo:inst4|magnitude:inst_mag                                                                                                                                                                                                                                                                                                  ; work         ;
;          |lpm_add_sub:Add3|                                                                             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add3                                                                                                                                                                                                                                                                                 ; work         ;
;             |add_sub_opi:auto_generated|                                                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add3|add_sub_opi:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;          |lpm_add_sub:Add4|                                                                             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add4                                                                                                                                                                                                                                                                                 ; work         ;
;             |add_sub_rpi:auto_generated|                                                                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add4|add_sub_rpi:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;          |lpm_add_sub:Add6|                                                                             ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add6                                                                                                                                                                                                                                                                                 ; work         ;
;             |add_sub_5ri:auto_generated|                                                                ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add6|add_sub_5ri:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;          |lpm_add_sub:Add8|                                                                             ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add8                                                                                                                                                                                                                                                                                 ; work         ;
;             |add_sub_8ri:auto_generated|                                                                ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add8|add_sub_8ri:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|filter_demo:inst4|magnitude:inst_mag|lpm_mult:Mult0                                                                                                                                                                                                                                                                                   ; work         ;
;             |mult_l8t:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|filter_demo:inst4|magnitude:inst_mag|lpm_mult:Mult0|mult_l8t:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_mult:Mult1|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|filter_demo:inst4|magnitude:inst_mag|lpm_mult:Mult1                                                                                                                                                                                                                                                                                   ; work         ;
;             |mult_l8t:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplevel|filter_demo:inst4|magnitude:inst_mag|lpm_mult:Mult1|mult_l8t:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 118 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 117 (79)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 1128 (1)          ; 3539 (554)   ; 35456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 1127 (0)          ; 2985 (0)     ; 35456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 1127 (21)         ; 2985 (1134)  ; 35456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 35456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_et14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 35456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_et14:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 648 (1)           ; 1401 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 554 (0)           ; 1385 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 831 (831)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 554 (0)           ; 554 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 93 (93)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 346 (12)          ; 328 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 11 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_rdi:auto_generated|                                                             ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rdi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 277 (277)         ; 277 (277)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_et14:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 128          ; 277          ; 128          ; 277          ; 35456 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |toplevel|Audio_Controller:inst|Audio_Clock:Audio_Clock ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Audio_Clock.v     ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |toplevel|DE2_Default:inst3|VGA_Audio_PLL:p1            ; C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Audio_PLL.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |toplevel|avconf:inst1|mSetup_ST                  ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                              ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                            ; Latch Enable Signal                                                             ; Free of Timing Hazards ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[10][0] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[9][0]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[8][0]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[11][0] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[5][0]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[6][0]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[4][0]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[7][0]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[2][0]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[1][0]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[0][0]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[3][0]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[13][0] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[14][0] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[12][0] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[15][0] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[5][1]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[9][1]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[1][1]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[13][1] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[10][1] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[6][1]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[2][1]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[14][1] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[8][1]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[4][1]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[0][1]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[12][1] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[7][1]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[11][1] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[3][1]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[15][1] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[6][2]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[5][2]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[4][2]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[7][2]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[9][2]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[10][2] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[8][2]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[11][2] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[1][2]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[2][2]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[0][2]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[3][2]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[14][2] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[13][2] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[12][2] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[15][2] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[6][3]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[10][3] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[2][3]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[14][3] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[9][3]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[5][3]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[1][3]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[13][3] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[4][3]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[8][3]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[0][3]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[12][3] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[11][3] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[7][3]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[3][3]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[15][3] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[10][4] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[9][4]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[8][4]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[11][4] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[5][4]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[6][4]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[4][4]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[7][4]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[2][4]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[1][4]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[0][4]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[3][4]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[13][4] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[14][4] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[12][4] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[15][4] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[5][5]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[9][5]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[1][5]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[13][5] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[10][5] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[6][5]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[2][5]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[14][5] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[8][5]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[4][5]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[0][5]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[12][5] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[7][5]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[11][5] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[3][5]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[15][5] ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[6][6]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[5][6]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[4][6]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|data_reg[7][6]  ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data ; yes                    ;
; Number of user-specified and inferred latches = 160                                   ;                                                                                 ;                        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                               ; Reason for Removal                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; DE2_Default:inst3|VGA_Controller:u1|Cur_Color_R[0..5]                                                       ; Stuck at GND due to stuck port data_in                                                                                ;
; DE2_Default:inst3|VGA_Controller:u1|Cur_Color_G[0..5]                                                       ; Stuck at GND due to stuck port data_in                                                                                ;
; DE2_Default:inst3|VGA_Controller:u1|Cur_Color_B[0..5]                                                       ; Stuck at GND due to stuck port data_in                                                                                ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_re_tmp[0]    ; Stuck at GND due to stuck port data_in                                                                                ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_im_tmp[0,12] ; Stuck at GND due to stuck port data_in                                                                                ;
; avconf:inst1|mI2C_DATA[16,17,19,23]                                                                         ; Stuck at GND due to stuck port data_in                                                                                ;
; avconf:inst1|I2C_Controller:u0|SD[16,17,19,23]                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_re_tmp[8]    ; Merged with filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_re_tmp[15] ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_re_tmp[9]    ; Merged with filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_re_tmp[14] ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_im_tmp[9]    ; Merged with filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_im_tmp[14] ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_im_tmp[6]    ; Merged with filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_im_tmp[13] ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_im_tmp[8]    ; Merged with filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_im_tmp[2]  ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_im_tmp[3..5] ; Merged with filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_im_tmp[1]  ;
; avconf:inst1|mI2C_DATA[20,21]                                                                               ; Merged with avconf:inst1|mI2C_DATA[18]                                                                                ;
; avconf:inst1|I2C_Controller:u0|SD[20,21]                                                                    ; Merged with avconf:inst1|I2C_Controller:u0|SD[18]                                                                     ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_re_tmp[6]    ; Merged with filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_re_tmp[13] ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_re_tmp[4,5]  ; Merged with filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_re_tmp[3]  ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_re_tmp[1]    ; Merged with filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0|twiddle_im_tmp[10] ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|dbasestep[3]                 ; Stuck at GND due to stuck port data_in                                                                                ;
; avconf:inst1|mI2C_DATA[18]                                                                                  ; Merged with avconf:inst1|mI2C_DATA[22]                                                                                ;
; avconf:inst1|I2C_Controller:u0|SD[18]                                                                       ; Merged with avconf:inst1|I2C_Controller:u0|SD[22]                                                                     ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|stage[3]                     ; Stuck at GND due to stuck port data_in                                                                                ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|dtwindex[3]                  ; Stuck at GND due to stuck port data_in                                                                                ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|int_delay_pipe[0][3]         ; Stuck at GND due to stuck port data_in                                                                                ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|int_delay_pipe[1][3]         ; Stuck at GND due to stuck port data_in                                                                                ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|int_delay_pipe[2][3]         ; Stuck at GND due to stuck port data_in                                                                                ;
; avconf:inst1|mSetup_ST~9                                                                                    ; Lost fanout                                                                                                           ;
; avconf:inst1|mSetup_ST~10                                                                                   ; Lost fanout                                                                                                           ;
; DE2_Default:inst3|VGA_Controller:u1|Cur_Color_G[9]                                                          ; Merged with DE2_Default:inst3|VGA_Controller:u1|Cur_Color_B[9]                                                        ;
; DE2_Default:inst3|VGA_Controller:u1|Cur_Color_R[9]                                                          ; Merged with DE2_Default:inst3|VGA_Controller:u1|Cur_Color_B[9]                                                        ;
; DE2_Default:inst3|VGA_Controller:u1|Cur_Color_B[6,7]                                                        ; Merged with DE2_Default:inst3|VGA_Controller:u1|Cur_Color_B[8]                                                        ;
; DE2_Default:inst3|VGA_Controller:u1|Cur_Color_G[6..8]                                                       ; Merged with DE2_Default:inst3|VGA_Controller:u1|Cur_Color_B[8]                                                        ;
; DE2_Default:inst3|VGA_Controller:u1|Cur_Color_R[6..8]                                                       ; Merged with DE2_Default:inst3|VGA_Controller:u1|Cur_Color_B[8]                                                        ;
; Total Number of Removed Registers = 65                                                                      ;                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                               ;
+---------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|stage[3]     ; Stuck at GND              ; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|int_delay_pipe[0][3], ;
;                                                                                             ; due to stuck port data_in ; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|int_delay_pipe[1][3], ;
;                                                                                             ;                           ; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|int_delay_pipe[2][3]  ;
; avconf:inst1|mI2C_DATA[23]                                                                  ; Stuck at GND              ; avconf:inst1|I2C_Controller:u0|SD[23]                                                                ;
;                                                                                             ; due to stuck port data_in ;                                                                                                      ;
; avconf:inst1|mI2C_DATA[19]                                                                  ; Stuck at GND              ; avconf:inst1|I2C_Controller:u0|SD[19]                                                                ;
;                                                                                             ; due to stuck port data_in ;                                                                                                      ;
; avconf:inst1|mI2C_DATA[17]                                                                  ; Stuck at GND              ; avconf:inst1|I2C_Controller:u0|SD[17]                                                                ;
;                                                                                             ; due to stuck port data_in ;                                                                                                      ;
; avconf:inst1|mI2C_DATA[16]                                                                  ; Stuck at GND              ; avconf:inst1|I2C_Controller:u0|SD[16]                                                                ;
;                                                                                             ; due to stuck port data_in ;                                                                                                      ;
; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|dbasestep[3] ; Stuck at GND              ; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|dtwindex[3]           ;
;                                                                                             ; due to stuck port data_in ;                                                                                                      ;
+---------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5888  ;
; Number of registers using Synchronous Clear  ; 97    ;
; Number of registers using Synchronous Load   ; 281   ;
; Number of registers using Asynchronous Clear ; 1624  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3120  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; avconf:inst1|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                  ; 18      ;
; avconf:inst1|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                  ; 16      ;
; avconf:inst1|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                  ; 24      ;
; avconf:inst1|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                  ; 17      ;
; avconf:inst1|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                  ; 12      ;
; avconf:inst1|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                  ; 11      ;
; avconf:inst1|I2C_Controller:u0|SCLK                                                                                                                                           ; 2       ;
; avconf:inst1|I2C_Controller:u0|END                                                                                                                                            ; 5       ;
; avconf:inst1|I2C_Controller:u0|SDO                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 21                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[27]                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|bfin1_re_tmp[15]                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|dbfout1_im_tmp[0]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|dbfout1_re_tmp[15]                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|mul_d_im2[1]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|mul_d_im1[5]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|mul_d_re1[0]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|mul_d_re2[0]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|dbfout_2_im_tmp[4]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|dbfout_2_re_tmp[5]                                          ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |toplevel|avconf:inst1|I2C_Controller:u0|SD_COUNTER[1]                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|fftregout_re[10]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|am4[0]                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|multin_re[2]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|twindex[1]                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|indexj[2]                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|sub_cast_5[5]                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|sub_cast_3[13]                                              ;
; 16:1               ; 9 bits    ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|Mux5                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|addrbf[2]                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|waddrm1[2]                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toplevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |toplevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                        ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |toplevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |toplevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |toplevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: avconf:inst1 ;
+-----------------+-----------+-----------------------------+
; Parameter Name  ; Value     ; Type                        ;
+-----------------+-----------+-----------------------------+
; USE_MIC_INPUT   ; 1         ; Unsigned Binary             ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary             ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary             ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary             ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary             ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary             ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary             ;
; AUD_POWER       ; 000000000 ; Unsigned Binary             ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary             ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary             ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary             ;
; CLK_Freq        ; 50000000  ; Signed Integer              ;
; I2C_Freq        ; 20000     ; Signed Integer              ;
; LUT_SIZE        ; 50        ; Signed Integer              ;
; SET_LIN_L       ; 0         ; Signed Integer              ;
; SET_LIN_R       ; 1         ; Signed Integer              ;
; SET_HEAD_L      ; 2         ; Signed Integer              ;
; SET_HEAD_R      ; 3         ; Signed Integer              ;
; A_PATH_CTRL     ; 4         ; Signed Integer              ;
; D_PATH_CTRL     ; 5         ; Signed Integer              ;
; POWER_ON        ; 6         ; Signed Integer              ;
; SET_FORMAT      ; 7         ; Signed Integer              ;
; SAMPLE_CTRL     ; 8         ; Signed Integer              ;
; SET_ACTIVE      ; 9         ; Signed Integer              ;
; SET_VIDEO       ; 10        ; Signed Integer              ;
+-----------------+-----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                               ;
+------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                 ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                 ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                 ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                             ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                   ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                   ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                          ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                  ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                  ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                              ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                    ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                    ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                           ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                            ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                  ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                  ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                  ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                  ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                         ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                 ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                 ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                             ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                   ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                   ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                   ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                   ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_5041 ; Untyped                                                                                                                                          ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:inst|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+----------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                               ;
+-------------------------------+-------------------------------+----------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                            ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                            ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                            ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                            ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                            ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                            ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                            ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                            ;
; LOCK_HIGH                     ; 1                             ; Untyped                                            ;
; LOCK_LOW                      ; 1                             ; Untyped                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                            ;
; SKIP_VCO                      ; OFF                           ; Untyped                                            ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                            ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                            ;
; BANDWIDTH                     ; 0                             ; Untyped                                            ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                            ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                            ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                            ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                            ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                            ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                            ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                            ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                            ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                            ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                            ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                            ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                            ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                     ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                            ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                            ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                            ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                            ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                            ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                            ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                            ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                            ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                            ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                     ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                            ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                            ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                            ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                            ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                            ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                            ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                            ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                            ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                            ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                            ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                            ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                            ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                            ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                            ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                            ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                            ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                            ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                            ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                            ;
; VCO_MIN                       ; 0                             ; Untyped                                            ;
; VCO_MAX                       ; 0                             ; Untyped                                            ;
; VCO_CENTER                    ; 0                             ; Untyped                                            ;
; PFD_MIN                       ; 0                             ; Untyped                                            ;
; PFD_MAX                       ; 0                             ; Untyped                                            ;
; M_INITIAL                     ; 0                             ; Untyped                                            ;
; M                             ; 0                             ; Untyped                                            ;
; N                             ; 1                             ; Untyped                                            ;
; M2                            ; 1                             ; Untyped                                            ;
; N2                            ; 1                             ; Untyped                                            ;
; SS                            ; 1                             ; Untyped                                            ;
; C0_HIGH                       ; 0                             ; Untyped                                            ;
; C1_HIGH                       ; 0                             ; Untyped                                            ;
; C2_HIGH                       ; 0                             ; Untyped                                            ;
; C3_HIGH                       ; 0                             ; Untyped                                            ;
; C4_HIGH                       ; 0                             ; Untyped                                            ;
; C5_HIGH                       ; 0                             ; Untyped                                            ;
; C6_HIGH                       ; 0                             ; Untyped                                            ;
; C7_HIGH                       ; 0                             ; Untyped                                            ;
; C8_HIGH                       ; 0                             ; Untyped                                            ;
; C9_HIGH                       ; 0                             ; Untyped                                            ;
; C0_LOW                        ; 0                             ; Untyped                                            ;
; C1_LOW                        ; 0                             ; Untyped                                            ;
; C2_LOW                        ; 0                             ; Untyped                                            ;
; C3_LOW                        ; 0                             ; Untyped                                            ;
; C4_LOW                        ; 0                             ; Untyped                                            ;
; C5_LOW                        ; 0                             ; Untyped                                            ;
; C6_LOW                        ; 0                             ; Untyped                                            ;
; C7_LOW                        ; 0                             ; Untyped                                            ;
; C8_LOW                        ; 0                             ; Untyped                                            ;
; C9_LOW                        ; 0                             ; Untyped                                            ;
; C0_INITIAL                    ; 0                             ; Untyped                                            ;
; C1_INITIAL                    ; 0                             ; Untyped                                            ;
; C2_INITIAL                    ; 0                             ; Untyped                                            ;
; C3_INITIAL                    ; 0                             ; Untyped                                            ;
; C4_INITIAL                    ; 0                             ; Untyped                                            ;
; C5_INITIAL                    ; 0                             ; Untyped                                            ;
; C6_INITIAL                    ; 0                             ; Untyped                                            ;
; C7_INITIAL                    ; 0                             ; Untyped                                            ;
; C8_INITIAL                    ; 0                             ; Untyped                                            ;
; C9_INITIAL                    ; 0                             ; Untyped                                            ;
; C0_MODE                       ; BYPASS                        ; Untyped                                            ;
; C1_MODE                       ; BYPASS                        ; Untyped                                            ;
; C2_MODE                       ; BYPASS                        ; Untyped                                            ;
; C3_MODE                       ; BYPASS                        ; Untyped                                            ;
; C4_MODE                       ; BYPASS                        ; Untyped                                            ;
; C5_MODE                       ; BYPASS                        ; Untyped                                            ;
; C6_MODE                       ; BYPASS                        ; Untyped                                            ;
; C7_MODE                       ; BYPASS                        ; Untyped                                            ;
; C8_MODE                       ; BYPASS                        ; Untyped                                            ;
; C9_MODE                       ; BYPASS                        ; Untyped                                            ;
; C0_PH                         ; 0                             ; Untyped                                            ;
; C1_PH                         ; 0                             ; Untyped                                            ;
; C2_PH                         ; 0                             ; Untyped                                            ;
; C3_PH                         ; 0                             ; Untyped                                            ;
; C4_PH                         ; 0                             ; Untyped                                            ;
; C5_PH                         ; 0                             ; Untyped                                            ;
; C6_PH                         ; 0                             ; Untyped                                            ;
; C7_PH                         ; 0                             ; Untyped                                            ;
; C8_PH                         ; 0                             ; Untyped                                            ;
; C9_PH                         ; 0                             ; Untyped                                            ;
; L0_HIGH                       ; 1                             ; Untyped                                            ;
; L1_HIGH                       ; 1                             ; Untyped                                            ;
; G0_HIGH                       ; 1                             ; Untyped                                            ;
; G1_HIGH                       ; 1                             ; Untyped                                            ;
; G2_HIGH                       ; 1                             ; Untyped                                            ;
; G3_HIGH                       ; 1                             ; Untyped                                            ;
; E0_HIGH                       ; 1                             ; Untyped                                            ;
; E1_HIGH                       ; 1                             ; Untyped                                            ;
; E2_HIGH                       ; 1                             ; Untyped                                            ;
; E3_HIGH                       ; 1                             ; Untyped                                            ;
; L0_LOW                        ; 1                             ; Untyped                                            ;
; L1_LOW                        ; 1                             ; Untyped                                            ;
; G0_LOW                        ; 1                             ; Untyped                                            ;
; G1_LOW                        ; 1                             ; Untyped                                            ;
; G2_LOW                        ; 1                             ; Untyped                                            ;
; G3_LOW                        ; 1                             ; Untyped                                            ;
; E0_LOW                        ; 1                             ; Untyped                                            ;
; E1_LOW                        ; 1                             ; Untyped                                            ;
; E2_LOW                        ; 1                             ; Untyped                                            ;
; E3_LOW                        ; 1                             ; Untyped                                            ;
; L0_INITIAL                    ; 1                             ; Untyped                                            ;
; L1_INITIAL                    ; 1                             ; Untyped                                            ;
; G0_INITIAL                    ; 1                             ; Untyped                                            ;
; G1_INITIAL                    ; 1                             ; Untyped                                            ;
; G2_INITIAL                    ; 1                             ; Untyped                                            ;
; G3_INITIAL                    ; 1                             ; Untyped                                            ;
; E0_INITIAL                    ; 1                             ; Untyped                                            ;
; E1_INITIAL                    ; 1                             ; Untyped                                            ;
; E2_INITIAL                    ; 1                             ; Untyped                                            ;
; E3_INITIAL                    ; 1                             ; Untyped                                            ;
; L0_MODE                       ; BYPASS                        ; Untyped                                            ;
; L1_MODE                       ; BYPASS                        ; Untyped                                            ;
; G0_MODE                       ; BYPASS                        ; Untyped                                            ;
; G1_MODE                       ; BYPASS                        ; Untyped                                            ;
; G2_MODE                       ; BYPASS                        ; Untyped                                            ;
; G3_MODE                       ; BYPASS                        ; Untyped                                            ;
; E0_MODE                       ; BYPASS                        ; Untyped                                            ;
; E1_MODE                       ; BYPASS                        ; Untyped                                            ;
; E2_MODE                       ; BYPASS                        ; Untyped                                            ;
; E3_MODE                       ; BYPASS                        ; Untyped                                            ;
; L0_PH                         ; 0                             ; Untyped                                            ;
; L1_PH                         ; 0                             ; Untyped                                            ;
; G0_PH                         ; 0                             ; Untyped                                            ;
; G1_PH                         ; 0                             ; Untyped                                            ;
; G2_PH                         ; 0                             ; Untyped                                            ;
; G3_PH                         ; 0                             ; Untyped                                            ;
; E0_PH                         ; 0                             ; Untyped                                            ;
; E1_PH                         ; 0                             ; Untyped                                            ;
; E2_PH                         ; 0                             ; Untyped                                            ;
; E3_PH                         ; 0                             ; Untyped                                            ;
; M_PH                          ; 0                             ; Untyped                                            ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                            ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                            ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                            ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                            ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                            ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                            ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                            ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                            ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                            ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                            ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                            ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                            ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                            ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                            ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                            ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                            ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                            ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                            ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                            ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                            ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                            ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                            ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                            ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                            ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                            ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                            ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                            ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                            ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                            ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                            ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                            ;
; CBXI_PARAMETER                ; NOTHING                       ; Untyped                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                            ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                            ;
; DEVICE_FAMILY                 ; Cyclone II                    ; Untyped                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                            ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                     ;
+-------------------------------+-------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Default:inst3|VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                ;
+-------------------------------+-------------------+-----------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                             ;
; PLL_TYPE                      ; FAST              ; Untyped                                             ;
; LPM_HINT                      ; UNUSED            ; Untyped                                             ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                             ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                             ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                             ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                             ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                             ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                             ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                             ;
; LOCK_HIGH                     ; 1                 ; Untyped                                             ;
; LOCK_LOW                      ; 1                 ; Untyped                                             ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                             ;
; SKIP_VCO                      ; OFF               ; Untyped                                             ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                             ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                             ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                             ;
; BANDWIDTH                     ; 0                 ; Untyped                                             ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                             ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                             ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                             ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                             ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                             ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                             ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                             ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                             ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                             ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                             ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                                      ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                      ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                      ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                             ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                             ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                             ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                             ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                             ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                             ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                             ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                                      ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                                      ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                                      ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                             ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                             ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                             ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                             ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                             ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                             ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                             ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                                             ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                             ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                             ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                             ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                             ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                             ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                             ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                             ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                             ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                             ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                             ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                             ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                             ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                             ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                             ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                             ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                      ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                             ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                             ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                             ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                             ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                             ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                             ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                             ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                             ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                             ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                             ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                             ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                             ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                             ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                             ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                             ;
; VCO_MIN                       ; 0                 ; Untyped                                             ;
; VCO_MAX                       ; 0                 ; Untyped                                             ;
; VCO_CENTER                    ; 0                 ; Untyped                                             ;
; PFD_MIN                       ; 0                 ; Untyped                                             ;
; PFD_MAX                       ; 0                 ; Untyped                                             ;
; M_INITIAL                     ; 0                 ; Untyped                                             ;
; M                             ; 0                 ; Untyped                                             ;
; N                             ; 1                 ; Untyped                                             ;
; M2                            ; 1                 ; Untyped                                             ;
; N2                            ; 1                 ; Untyped                                             ;
; SS                            ; 1                 ; Untyped                                             ;
; C0_HIGH                       ; 0                 ; Untyped                                             ;
; C1_HIGH                       ; 0                 ; Untyped                                             ;
; C2_HIGH                       ; 0                 ; Untyped                                             ;
; C3_HIGH                       ; 0                 ; Untyped                                             ;
; C4_HIGH                       ; 0                 ; Untyped                                             ;
; C5_HIGH                       ; 0                 ; Untyped                                             ;
; C6_HIGH                       ; 0                 ; Untyped                                             ;
; C7_HIGH                       ; 0                 ; Untyped                                             ;
; C8_HIGH                       ; 0                 ; Untyped                                             ;
; C9_HIGH                       ; 0                 ; Untyped                                             ;
; C0_LOW                        ; 0                 ; Untyped                                             ;
; C1_LOW                        ; 0                 ; Untyped                                             ;
; C2_LOW                        ; 0                 ; Untyped                                             ;
; C3_LOW                        ; 0                 ; Untyped                                             ;
; C4_LOW                        ; 0                 ; Untyped                                             ;
; C5_LOW                        ; 0                 ; Untyped                                             ;
; C6_LOW                        ; 0                 ; Untyped                                             ;
; C7_LOW                        ; 0                 ; Untyped                                             ;
; C8_LOW                        ; 0                 ; Untyped                                             ;
; C9_LOW                        ; 0                 ; Untyped                                             ;
; C0_INITIAL                    ; 0                 ; Untyped                                             ;
; C1_INITIAL                    ; 0                 ; Untyped                                             ;
; C2_INITIAL                    ; 0                 ; Untyped                                             ;
; C3_INITIAL                    ; 0                 ; Untyped                                             ;
; C4_INITIAL                    ; 0                 ; Untyped                                             ;
; C5_INITIAL                    ; 0                 ; Untyped                                             ;
; C6_INITIAL                    ; 0                 ; Untyped                                             ;
; C7_INITIAL                    ; 0                 ; Untyped                                             ;
; C8_INITIAL                    ; 0                 ; Untyped                                             ;
; C9_INITIAL                    ; 0                 ; Untyped                                             ;
; C0_MODE                       ; BYPASS            ; Untyped                                             ;
; C1_MODE                       ; BYPASS            ; Untyped                                             ;
; C2_MODE                       ; BYPASS            ; Untyped                                             ;
; C3_MODE                       ; BYPASS            ; Untyped                                             ;
; C4_MODE                       ; BYPASS            ; Untyped                                             ;
; C5_MODE                       ; BYPASS            ; Untyped                                             ;
; C6_MODE                       ; BYPASS            ; Untyped                                             ;
; C7_MODE                       ; BYPASS            ; Untyped                                             ;
; C8_MODE                       ; BYPASS            ; Untyped                                             ;
; C9_MODE                       ; BYPASS            ; Untyped                                             ;
; C0_PH                         ; 0                 ; Untyped                                             ;
; C1_PH                         ; 0                 ; Untyped                                             ;
; C2_PH                         ; 0                 ; Untyped                                             ;
; C3_PH                         ; 0                 ; Untyped                                             ;
; C4_PH                         ; 0                 ; Untyped                                             ;
; C5_PH                         ; 0                 ; Untyped                                             ;
; C6_PH                         ; 0                 ; Untyped                                             ;
; C7_PH                         ; 0                 ; Untyped                                             ;
; C8_PH                         ; 0                 ; Untyped                                             ;
; C9_PH                         ; 0                 ; Untyped                                             ;
; L0_HIGH                       ; 1                 ; Untyped                                             ;
; L1_HIGH                       ; 1                 ; Untyped                                             ;
; G0_HIGH                       ; 1                 ; Untyped                                             ;
; G1_HIGH                       ; 1                 ; Untyped                                             ;
; G2_HIGH                       ; 1                 ; Untyped                                             ;
; G3_HIGH                       ; 1                 ; Untyped                                             ;
; E0_HIGH                       ; 1                 ; Untyped                                             ;
; E1_HIGH                       ; 1                 ; Untyped                                             ;
; E2_HIGH                       ; 1                 ; Untyped                                             ;
; E3_HIGH                       ; 1                 ; Untyped                                             ;
; L0_LOW                        ; 1                 ; Untyped                                             ;
; L1_LOW                        ; 1                 ; Untyped                                             ;
; G0_LOW                        ; 1                 ; Untyped                                             ;
; G1_LOW                        ; 1                 ; Untyped                                             ;
; G2_LOW                        ; 1                 ; Untyped                                             ;
; G3_LOW                        ; 1                 ; Untyped                                             ;
; E0_LOW                        ; 1                 ; Untyped                                             ;
; E1_LOW                        ; 1                 ; Untyped                                             ;
; E2_LOW                        ; 1                 ; Untyped                                             ;
; E3_LOW                        ; 1                 ; Untyped                                             ;
; L0_INITIAL                    ; 1                 ; Untyped                                             ;
; L1_INITIAL                    ; 1                 ; Untyped                                             ;
; G0_INITIAL                    ; 1                 ; Untyped                                             ;
; G1_INITIAL                    ; 1                 ; Untyped                                             ;
; G2_INITIAL                    ; 1                 ; Untyped                                             ;
; G3_INITIAL                    ; 1                 ; Untyped                                             ;
; E0_INITIAL                    ; 1                 ; Untyped                                             ;
; E1_INITIAL                    ; 1                 ; Untyped                                             ;
; E2_INITIAL                    ; 1                 ; Untyped                                             ;
; E3_INITIAL                    ; 1                 ; Untyped                                             ;
; L0_MODE                       ; BYPASS            ; Untyped                                             ;
; L1_MODE                       ; BYPASS            ; Untyped                                             ;
; G0_MODE                       ; BYPASS            ; Untyped                                             ;
; G1_MODE                       ; BYPASS            ; Untyped                                             ;
; G2_MODE                       ; BYPASS            ; Untyped                                             ;
; G3_MODE                       ; BYPASS            ; Untyped                                             ;
; E0_MODE                       ; BYPASS            ; Untyped                                             ;
; E1_MODE                       ; BYPASS            ; Untyped                                             ;
; E2_MODE                       ; BYPASS            ; Untyped                                             ;
; E3_MODE                       ; BYPASS            ; Untyped                                             ;
; L0_PH                         ; 0                 ; Untyped                                             ;
; L1_PH                         ; 0                 ; Untyped                                             ;
; G0_PH                         ; 0                 ; Untyped                                             ;
; G1_PH                         ; 0                 ; Untyped                                             ;
; G2_PH                         ; 0                 ; Untyped                                             ;
; G3_PH                         ; 0                 ; Untyped                                             ;
; E0_PH                         ; 0                 ; Untyped                                             ;
; E1_PH                         ; 0                 ; Untyped                                             ;
; E2_PH                         ; 0                 ; Untyped                                             ;
; E3_PH                         ; 0                 ; Untyped                                             ;
; M_PH                          ; 0                 ; Untyped                                             ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                             ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                             ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                             ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                             ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                             ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                             ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                             ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                             ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                             ;
; CLK0_COUNTER                  ; G0                ; Untyped                                             ;
; CLK1_COUNTER                  ; G0                ; Untyped                                             ;
; CLK2_COUNTER                  ; G0                ; Untyped                                             ;
; CLK3_COUNTER                  ; G0                ; Untyped                                             ;
; CLK4_COUNTER                  ; G0                ; Untyped                                             ;
; CLK5_COUNTER                  ; G0                ; Untyped                                             ;
; CLK6_COUNTER                  ; E0                ; Untyped                                             ;
; CLK7_COUNTER                  ; E1                ; Untyped                                             ;
; CLK8_COUNTER                  ; E2                ; Untyped                                             ;
; CLK9_COUNTER                  ; E3                ; Untyped                                             ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                             ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                             ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                             ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                             ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                             ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                             ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                             ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                             ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                             ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                             ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                             ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                             ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                             ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                             ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                             ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                             ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                             ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                             ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                             ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                             ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                             ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                             ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                             ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                             ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                             ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                             ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                             ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                             ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                             ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                             ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                             ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                             ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                             ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                             ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                             ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                             ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                             ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                             ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                             ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                             ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                             ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                             ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                             ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                      ;
+-------------------------------+-------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_Default:inst3|VGA_Controller:u1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                                          ;
; H_SYNC_BACK    ; 48    ; Signed Integer                                          ;
; H_SYNC_ACT     ; 640   ; Signed Integer                                          ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                                          ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                                          ;
; V_SYNC_CYC     ; 2     ; Signed Integer                                          ;
; V_SYNC_BACK    ; 32    ; Signed Integer                                          ;
; V_SYNC_ACT     ; 480   ; Signed Integer                                          ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                                          ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                          ;
; X_START        ; 148   ; Signed Integer                                          ;
; Y_START        ; 34    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 277                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 277                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_node_crc_hiword                             ; 15169                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_node_crc_loword                             ; 36527                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 852                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add3 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_opi ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add4 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_rpi ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add6 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 12          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_5ri ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add8 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 15          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_8ri ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: filter_demo:inst4|magnitude:inst_mag|lpm_mult:Mult1 ;
+------------------------------------------------+------------+----------------------------------------+
; Parameter Name                                 ; Value      ; Type                                   ;
+------------------------------------------------+------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                ;
; LATENCY                                        ; 0          ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                ;
; USE_EAB                                        ; OFF        ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                ;
+------------------------------------------------+------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: filter_demo:inst4|magnitude:inst_mag|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------------------------+
; Parameter Name                                 ; Value      ; Type                                   ;
+------------------------------------------------+------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                ;
; LATENCY                                        ; 0          ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                ;
; USE_EAB                                        ; OFF        ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                ;
+------------------------------------------------+------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                                                      ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_cem ; Untyped                                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                               ;
+------------------------+----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                    ;
+------------------------------------------------+------------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                          ;
; LPM_WIDTHA                                     ; 10         ; Untyped                                                                 ;
; LPM_WIDTHB                                     ; 6          ; Untyped                                                                 ;
; LPM_WIDTHP                                     ; 16         ; Untyped                                                                 ;
; LPM_WIDTHR                                     ; 16         ; Untyped                                                                 ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                 ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                 ;
; LATENCY                                        ; 0          ; Untyped                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                 ;
; USE_EAB                                        ; OFF        ; Untyped                                                                 ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                 ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                 ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                 ;
+------------------------------------------------+------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult1 ;
+------------------------------------------------+------------+-------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                    ;
+------------------------------------------------+------------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                          ;
; LPM_WIDTHA                                     ; 11         ; Untyped                                                                 ;
; LPM_WIDTHB                                     ; 6          ; Untyped                                                                 ;
; LPM_WIDTHP                                     ; 17         ; Untyped                                                                 ;
; LPM_WIDTHR                                     ; 17         ; Untyped                                                                 ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                                 ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                 ;
; LATENCY                                        ; 0          ; Untyped                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                 ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                                                                 ;
; USE_EAB                                        ; OFF        ; Untyped                                                                 ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                 ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                 ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                 ;
+------------------------------------------------+------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult3 ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                               ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                            ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                            ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                                                            ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                                                            ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                            ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                            ;
; LATENCY                                        ; 0          ; Untyped                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                            ;
; USE_EAB                                        ; OFF        ; Untyped                                                                            ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                            ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                            ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                            ;
; CBXI_PARAMETER                                 ; mult_h1t   ; Untyped                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                            ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult2 ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                               ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                            ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                            ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                                                            ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                                                            ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                            ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                            ;
; LATENCY                                        ; 0          ; Untyped                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                            ;
; USE_EAB                                        ; OFF        ; Untyped                                                                            ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                            ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                            ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                            ;
; CBXI_PARAMETER                                 ; mult_h1t   ; Untyped                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                            ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult1 ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                               ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                            ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                            ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                                                            ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                                                            ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                            ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                            ;
; LATENCY                                        ; 0          ; Untyped                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                            ;
; USE_EAB                                        ; OFF        ; Untyped                                                                            ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                            ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                            ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                            ;
; CBXI_PARAMETER                                 ; mult_h1t   ; Untyped                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                            ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult0 ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                               ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                                                            ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                                                            ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                                                            ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                                                            ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                            ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                            ;
; LATENCY                                        ; 0          ; Untyped                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                            ;
; USE_EAB                                        ; OFF        ; Untyped                                                                            ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                            ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                            ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                            ;
; CBXI_PARAMETER                                 ; mult_h1t   ; Untyped                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                            ;
+------------------------------------------------+------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                            ;
; Entity Instance            ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                 ;
;     -- lpm_width           ; 32                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                           ;
; Entity Instance            ; Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                 ;
;     -- lpm_width           ; 32                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                           ;
; Entity Instance            ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                 ;
;     -- lpm_width           ; 32                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                           ;
; Entity Instance            ; Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                 ;
;     -- lpm_width           ; 32                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                           ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                          ;
+-------------------------------+-----------------------------------------------------------------------+
; Name                          ; Value                                                                 ;
+-------------------------------+-----------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                     ;
; Entity Instance               ; Audio_Controller:inst|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                ;
;     -- PLL_TYPE               ; AUTO                                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                                     ;
; Entity Instance               ; DE2_Default:inst3|VGA_Audio_PLL:p1|altpll:altpll_component            ;
;     -- OPERATION_MODE         ; NORMAL                                                                ;
;     -- PLL_TYPE               ; FAST                                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                                     ;
+-------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                          ;
+---------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                           ;
+---------------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 8                                                                                               ;
; Entity Instance                       ; filter_demo:inst4|magnitude:inst_mag|lpm_mult:Mult1                                             ;
;     -- LPM_WIDTHA                     ; 16                                                                                              ;
;     -- LPM_WIDTHB                     ; 16                                                                                              ;
;     -- LPM_WIDTHP                     ; 32                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                              ;
; Entity Instance                       ; filter_demo:inst4|magnitude:inst_mag|lpm_mult:Mult0                                             ;
;     -- LPM_WIDTHA                     ; 16                                                                                              ;
;     -- LPM_WIDTHB                     ; 16                                                                                              ;
;     -- LPM_WIDTHP                     ; 32                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                              ;
; Entity Instance                       ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0            ;
;     -- LPM_WIDTHA                     ; 10                                                                                              ;
;     -- LPM_WIDTHB                     ; 6                                                                                               ;
;     -- LPM_WIDTHP                     ; 16                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                             ;
;     -- USE_EAB                        ; OFF                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                              ;
; Entity Instance                       ; DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult1            ;
;     -- LPM_WIDTHA                     ; 11                                                                                              ;
;     -- LPM_WIDTHB                     ; 6                                                                                               ;
;     -- LPM_WIDTHP                     ; 17                                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                             ;
;     -- USE_EAB                        ; OFF                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                              ;
; Entity Instance                       ; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16                                                                                              ;
;     -- LPM_WIDTHB                     ; 16                                                                                              ;
;     -- LPM_WIDTHP                     ; 32                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                              ;
; Entity Instance                       ; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 16                                                                                              ;
;     -- LPM_WIDTHB                     ; 16                                                                                              ;
;     -- LPM_WIDTHP                     ; 32                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                              ;
; Entity Instance                       ; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                                                                              ;
;     -- LPM_WIDTHB                     ; 16                                                                                              ;
;     -- LPM_WIDTHP                     ; 32                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                              ;
; Entity Instance                       ; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                                              ;
;     -- LPM_WIDTHB                     ; 16                                                                                              ;
;     -- LPM_WIDTHP                     ; 32                                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                              ;
;     -- USE_EAB                        ; OFF                                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                              ;
+---------------------------------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_Default:inst3|VGA_Controller:u1"                                                                                                                         ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iCursor_RGB_EN[2..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; iCursor_RGB_EN[3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; oAddress             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; iRed[5..0]           ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iGreen[5..0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iBlue[5..0]          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iCursor_X            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_Y            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_R            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_G            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_B            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oVGA_CLOCK           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:inst|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+----------------------------------------------+
; Port   ; Type   ; Severity ; Details                                      ;
+--------+--------+----------+----------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                       ;
; locked ; Output ; Info     ; Explicitly unconnected                       ;
+--------+--------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                                          ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                                     ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avconf:inst1|I2C_Controller:u0"                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 277                 ; 277              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:10     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                               ;
+-----------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------+---------+
; Name                                                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                     ; Details ;
+-----------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------+---------+
; SW[0]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]                                                                                 ; N/A     ;
; SW[0]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]                                                                                 ; N/A     ;
; SW[10]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[10]                                                                                ; N/A     ;
; SW[10]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[10]                                                                                ; N/A     ;
; SW[11]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[11]                                                                                ; N/A     ;
; SW[11]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[11]                                                                                ; N/A     ;
; SW[12]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[12]                                                                                ; N/A     ;
; SW[12]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[12]                                                                                ; N/A     ;
; SW[13]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[13]                                                                                ; N/A     ;
; SW[13]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[13]                                                                                ; N/A     ;
; SW[14]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[14]                                                                                ; N/A     ;
; SW[14]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[14]                                                                                ; N/A     ;
; SW[15]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[15]                                                                                ; N/A     ;
; SW[15]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[15]                                                                                ; N/A     ;
; SW[16]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[16]                                                                                ; N/A     ;
; SW[16]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[16]                                                                                ; N/A     ;
; SW[17]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[17]                                                                                ; N/A     ;
; SW[17]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[17]                                                                                ; N/A     ;
; SW[1]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[1]                                                                                 ; N/A     ;
; SW[1]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[1]                                                                                 ; N/A     ;
; SW[2]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[2]                                                                                 ; N/A     ;
; SW[2]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[2]                                                                                 ; N/A     ;
; SW[3]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[3]                                                                                 ; N/A     ;
; SW[3]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[3]                                                                                 ; N/A     ;
; SW[4]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[4]                                                                                 ; N/A     ;
; SW[4]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[4]                                                                                 ; N/A     ;
; SW[5]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[5]                                                                                 ; N/A     ;
; SW[5]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[5]                                                                                 ; N/A     ;
; SW[6]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[6]                                                                                 ; N/A     ;
; SW[6]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[6]                                                                                 ; N/A     ;
; SW[7]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[7]                                                                                 ; N/A     ;
; SW[7]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[7]                                                                                 ; N/A     ;
; SW[8]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[8]                                                                                 ; N/A     ;
; SW[8]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[8]                                                                                 ; N/A     ;
; SW[9]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[9]                                                                                 ; N/A     ;
; SW[9]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[9]                                                                                 ; N/A     ;
; filter_demo:inst4|buffer_fft_output:inst_buffer|ready     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|ready                                 ; N/A     ;
; filter_demo:inst4|buffer_fft_output:inst_buffer|ready     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|ready                                 ; N/A     ;
; filter_demo:inst4|buffer_fft_output:inst_buffer|valid     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|dvalid ; N/A     ;
; filter_demo:inst4|buffer_fft_output:inst_buffer|valid     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0|dvalid ; N/A     ;
; filter_demo:inst4|data_output[0][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][0]                    ; N/A     ;
; filter_demo:inst4|data_output[0][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][0]                    ; N/A     ;
; filter_demo:inst4|data_output[0][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][10]                   ; N/A     ;
; filter_demo:inst4|data_output[0][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][10]                   ; N/A     ;
; filter_demo:inst4|data_output[0][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][11]                   ; N/A     ;
; filter_demo:inst4|data_output[0][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][11]                   ; N/A     ;
; filter_demo:inst4|data_output[0][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][12]                   ; N/A     ;
; filter_demo:inst4|data_output[0][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][12]                   ; N/A     ;
; filter_demo:inst4|data_output[0][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][13]                   ; N/A     ;
; filter_demo:inst4|data_output[0][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][13]                   ; N/A     ;
; filter_demo:inst4|data_output[0][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][14]                   ; N/A     ;
; filter_demo:inst4|data_output[0][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][14]                   ; N/A     ;
; filter_demo:inst4|data_output[0][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][15]                   ; N/A     ;
; filter_demo:inst4|data_output[0][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][15]                   ; N/A     ;
; filter_demo:inst4|data_output[0][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][1]                    ; N/A     ;
; filter_demo:inst4|data_output[0][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][1]                    ; N/A     ;
; filter_demo:inst4|data_output[0][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][2]                    ; N/A     ;
; filter_demo:inst4|data_output[0][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][2]                    ; N/A     ;
; filter_demo:inst4|data_output[0][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][3]                    ; N/A     ;
; filter_demo:inst4|data_output[0][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][3]                    ; N/A     ;
; filter_demo:inst4|data_output[0][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][4]                    ; N/A     ;
; filter_demo:inst4|data_output[0][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][4]                    ; N/A     ;
; filter_demo:inst4|data_output[0][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][5]                    ; N/A     ;
; filter_demo:inst4|data_output[0][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][5]                    ; N/A     ;
; filter_demo:inst4|data_output[0][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][6]                    ; N/A     ;
; filter_demo:inst4|data_output[0][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][6]                    ; N/A     ;
; filter_demo:inst4|data_output[0][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][7]                    ; N/A     ;
; filter_demo:inst4|data_output[0][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][7]                    ; N/A     ;
; filter_demo:inst4|data_output[0][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][8]                    ; N/A     ;
; filter_demo:inst4|data_output[0][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][8]                    ; N/A     ;
; filter_demo:inst4|data_output[0][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][9]                    ; N/A     ;
; filter_demo:inst4|data_output[0][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[15][9]                    ; N/A     ;
; filter_demo:inst4|data_output[10][0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][0]                     ; N/A     ;
; filter_demo:inst4|data_output[10][0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][0]                     ; N/A     ;
; filter_demo:inst4|data_output[10][10]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][10]                    ; N/A     ;
; filter_demo:inst4|data_output[10][10]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][10]                    ; N/A     ;
; filter_demo:inst4|data_output[10][11]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][11]                    ; N/A     ;
; filter_demo:inst4|data_output[10][11]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][11]                    ; N/A     ;
; filter_demo:inst4|data_output[10][12]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][12]                    ; N/A     ;
; filter_demo:inst4|data_output[10][12]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][12]                    ; N/A     ;
; filter_demo:inst4|data_output[10][13]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][13]                    ; N/A     ;
; filter_demo:inst4|data_output[10][13]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][13]                    ; N/A     ;
; filter_demo:inst4|data_output[10][14]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][14]                    ; N/A     ;
; filter_demo:inst4|data_output[10][14]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][14]                    ; N/A     ;
; filter_demo:inst4|data_output[10][15]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][15]                    ; N/A     ;
; filter_demo:inst4|data_output[10][15]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][15]                    ; N/A     ;
; filter_demo:inst4|data_output[10][1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][1]                     ; N/A     ;
; filter_demo:inst4|data_output[10][1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][1]                     ; N/A     ;
; filter_demo:inst4|data_output[10][2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][2]                     ; N/A     ;
; filter_demo:inst4|data_output[10][2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][2]                     ; N/A     ;
; filter_demo:inst4|data_output[10][3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][3]                     ; N/A     ;
; filter_demo:inst4|data_output[10][3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][3]                     ; N/A     ;
; filter_demo:inst4|data_output[10][4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][4]                     ; N/A     ;
; filter_demo:inst4|data_output[10][4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][4]                     ; N/A     ;
; filter_demo:inst4|data_output[10][5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][5]                     ; N/A     ;
; filter_demo:inst4|data_output[10][5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][5]                     ; N/A     ;
; filter_demo:inst4|data_output[10][6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][6]                     ; N/A     ;
; filter_demo:inst4|data_output[10][6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][6]                     ; N/A     ;
; filter_demo:inst4|data_output[10][7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][7]                     ; N/A     ;
; filter_demo:inst4|data_output[10][7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][7]                     ; N/A     ;
; filter_demo:inst4|data_output[10][8]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][8]                     ; N/A     ;
; filter_demo:inst4|data_output[10][8]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][8]                     ; N/A     ;
; filter_demo:inst4|data_output[10][9]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][9]                     ; N/A     ;
; filter_demo:inst4|data_output[10][9]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[5][9]                     ; N/A     ;
; filter_demo:inst4|data_output[11][0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][0]                     ; N/A     ;
; filter_demo:inst4|data_output[11][0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][0]                     ; N/A     ;
; filter_demo:inst4|data_output[11][10]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][10]                    ; N/A     ;
; filter_demo:inst4|data_output[11][10]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][10]                    ; N/A     ;
; filter_demo:inst4|data_output[11][11]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][11]                    ; N/A     ;
; filter_demo:inst4|data_output[11][11]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][11]                    ; N/A     ;
; filter_demo:inst4|data_output[11][12]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][12]                    ; N/A     ;
; filter_demo:inst4|data_output[11][12]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][12]                    ; N/A     ;
; filter_demo:inst4|data_output[11][13]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][13]                    ; N/A     ;
; filter_demo:inst4|data_output[11][13]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][13]                    ; N/A     ;
; filter_demo:inst4|data_output[11][14]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][14]                    ; N/A     ;
; filter_demo:inst4|data_output[11][14]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][14]                    ; N/A     ;
; filter_demo:inst4|data_output[11][15]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][15]                    ; N/A     ;
; filter_demo:inst4|data_output[11][15]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][15]                    ; N/A     ;
; filter_demo:inst4|data_output[11][1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][1]                     ; N/A     ;
; filter_demo:inst4|data_output[11][1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][1]                     ; N/A     ;
; filter_demo:inst4|data_output[11][2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][2]                     ; N/A     ;
; filter_demo:inst4|data_output[11][2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][2]                     ; N/A     ;
; filter_demo:inst4|data_output[11][3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][3]                     ; N/A     ;
; filter_demo:inst4|data_output[11][3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][3]                     ; N/A     ;
; filter_demo:inst4|data_output[11][4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][4]                     ; N/A     ;
; filter_demo:inst4|data_output[11][4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][4]                     ; N/A     ;
; filter_demo:inst4|data_output[11][5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][5]                     ; N/A     ;
; filter_demo:inst4|data_output[11][5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][5]                     ; N/A     ;
; filter_demo:inst4|data_output[11][6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][6]                     ; N/A     ;
; filter_demo:inst4|data_output[11][6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][6]                     ; N/A     ;
; filter_demo:inst4|data_output[11][7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][7]                     ; N/A     ;
; filter_demo:inst4|data_output[11][7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][7]                     ; N/A     ;
; filter_demo:inst4|data_output[11][8]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][8]                     ; N/A     ;
; filter_demo:inst4|data_output[11][8]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][8]                     ; N/A     ;
; filter_demo:inst4|data_output[11][9]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][9]                     ; N/A     ;
; filter_demo:inst4|data_output[11][9]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[4][9]                     ; N/A     ;
; filter_demo:inst4|data_output[12][0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][0]                     ; N/A     ;
; filter_demo:inst4|data_output[12][0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][0]                     ; N/A     ;
; filter_demo:inst4|data_output[12][10]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][10]                    ; N/A     ;
; filter_demo:inst4|data_output[12][10]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][10]                    ; N/A     ;
; filter_demo:inst4|data_output[12][11]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][11]                    ; N/A     ;
; filter_demo:inst4|data_output[12][11]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][11]                    ; N/A     ;
; filter_demo:inst4|data_output[12][12]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][12]                    ; N/A     ;
; filter_demo:inst4|data_output[12][12]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][12]                    ; N/A     ;
; filter_demo:inst4|data_output[12][13]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][13]                    ; N/A     ;
; filter_demo:inst4|data_output[12][13]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][13]                    ; N/A     ;
; filter_demo:inst4|data_output[12][14]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][14]                    ; N/A     ;
; filter_demo:inst4|data_output[12][14]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][14]                    ; N/A     ;
; filter_demo:inst4|data_output[12][15]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][15]                    ; N/A     ;
; filter_demo:inst4|data_output[12][15]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][15]                    ; N/A     ;
; filter_demo:inst4|data_output[12][1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][1]                     ; N/A     ;
; filter_demo:inst4|data_output[12][1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][1]                     ; N/A     ;
; filter_demo:inst4|data_output[12][2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][2]                     ; N/A     ;
; filter_demo:inst4|data_output[12][2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][2]                     ; N/A     ;
; filter_demo:inst4|data_output[12][3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][3]                     ; N/A     ;
; filter_demo:inst4|data_output[12][3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][3]                     ; N/A     ;
; filter_demo:inst4|data_output[12][4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][4]                     ; N/A     ;
; filter_demo:inst4|data_output[12][4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][4]                     ; N/A     ;
; filter_demo:inst4|data_output[12][5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][5]                     ; N/A     ;
; filter_demo:inst4|data_output[12][5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][5]                     ; N/A     ;
; filter_demo:inst4|data_output[12][6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][6]                     ; N/A     ;
; filter_demo:inst4|data_output[12][6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][6]                     ; N/A     ;
; filter_demo:inst4|data_output[12][7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][7]                     ; N/A     ;
; filter_demo:inst4|data_output[12][7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][7]                     ; N/A     ;
; filter_demo:inst4|data_output[12][8]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][8]                     ; N/A     ;
; filter_demo:inst4|data_output[12][8]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][8]                     ; N/A     ;
; filter_demo:inst4|data_output[12][9]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][9]                     ; N/A     ;
; filter_demo:inst4|data_output[12][9]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[3][9]                     ; N/A     ;
; filter_demo:inst4|data_output[13][0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][0]                     ; N/A     ;
; filter_demo:inst4|data_output[13][0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][0]                     ; N/A     ;
; filter_demo:inst4|data_output[13][10]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][10]                    ; N/A     ;
; filter_demo:inst4|data_output[13][10]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][10]                    ; N/A     ;
; filter_demo:inst4|data_output[13][11]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][11]                    ; N/A     ;
; filter_demo:inst4|data_output[13][11]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][11]                    ; N/A     ;
; filter_demo:inst4|data_output[13][12]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][12]                    ; N/A     ;
; filter_demo:inst4|data_output[13][12]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][12]                    ; N/A     ;
; filter_demo:inst4|data_output[13][13]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][13]                    ; N/A     ;
; filter_demo:inst4|data_output[13][13]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][13]                    ; N/A     ;
; filter_demo:inst4|data_output[13][14]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][14]                    ; N/A     ;
; filter_demo:inst4|data_output[13][14]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][14]                    ; N/A     ;
; filter_demo:inst4|data_output[13][15]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][15]                    ; N/A     ;
; filter_demo:inst4|data_output[13][15]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][15]                    ; N/A     ;
; filter_demo:inst4|data_output[13][1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][1]                     ; N/A     ;
; filter_demo:inst4|data_output[13][1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][1]                     ; N/A     ;
; filter_demo:inst4|data_output[13][2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][2]                     ; N/A     ;
; filter_demo:inst4|data_output[13][2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][2]                     ; N/A     ;
; filter_demo:inst4|data_output[13][3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][3]                     ; N/A     ;
; filter_demo:inst4|data_output[13][3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][3]                     ; N/A     ;
; filter_demo:inst4|data_output[13][4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][4]                     ; N/A     ;
; filter_demo:inst4|data_output[13][4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][4]                     ; N/A     ;
; filter_demo:inst4|data_output[13][5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][5]                     ; N/A     ;
; filter_demo:inst4|data_output[13][5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][5]                     ; N/A     ;
; filter_demo:inst4|data_output[13][6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][6]                     ; N/A     ;
; filter_demo:inst4|data_output[13][6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][6]                     ; N/A     ;
; filter_demo:inst4|data_output[13][7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][7]                     ; N/A     ;
; filter_demo:inst4|data_output[13][7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][7]                     ; N/A     ;
; filter_demo:inst4|data_output[13][8]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][8]                     ; N/A     ;
; filter_demo:inst4|data_output[13][8]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][8]                     ; N/A     ;
; filter_demo:inst4|data_output[13][9]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][9]                     ; N/A     ;
; filter_demo:inst4|data_output[13][9]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[2][9]                     ; N/A     ;
; filter_demo:inst4|data_output[14][0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][0]                     ; N/A     ;
; filter_demo:inst4|data_output[14][0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][0]                     ; N/A     ;
; filter_demo:inst4|data_output[14][10]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][10]                    ; N/A     ;
; filter_demo:inst4|data_output[14][10]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][10]                    ; N/A     ;
; filter_demo:inst4|data_output[14][11]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][11]                    ; N/A     ;
; filter_demo:inst4|data_output[14][11]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][11]                    ; N/A     ;
; filter_demo:inst4|data_output[14][12]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][12]                    ; N/A     ;
; filter_demo:inst4|data_output[14][12]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][12]                    ; N/A     ;
; filter_demo:inst4|data_output[14][13]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][13]                    ; N/A     ;
; filter_demo:inst4|data_output[14][13]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][13]                    ; N/A     ;
; filter_demo:inst4|data_output[14][14]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][14]                    ; N/A     ;
; filter_demo:inst4|data_output[14][14]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][14]                    ; N/A     ;
; filter_demo:inst4|data_output[14][15]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][15]                    ; N/A     ;
; filter_demo:inst4|data_output[14][15]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][15]                    ; N/A     ;
; filter_demo:inst4|data_output[14][1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][1]                     ; N/A     ;
; filter_demo:inst4|data_output[14][1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][1]                     ; N/A     ;
; filter_demo:inst4|data_output[14][2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][2]                     ; N/A     ;
; filter_demo:inst4|data_output[14][2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][2]                     ; N/A     ;
; filter_demo:inst4|data_output[14][3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][3]                     ; N/A     ;
; filter_demo:inst4|data_output[14][3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][3]                     ; N/A     ;
; filter_demo:inst4|data_output[14][4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][4]                     ; N/A     ;
; filter_demo:inst4|data_output[14][4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][4]                     ; N/A     ;
; filter_demo:inst4|data_output[14][5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][5]                     ; N/A     ;
; filter_demo:inst4|data_output[14][5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][5]                     ; N/A     ;
; filter_demo:inst4|data_output[14][6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][6]                     ; N/A     ;
; filter_demo:inst4|data_output[14][6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][6]                     ; N/A     ;
; filter_demo:inst4|data_output[14][7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][7]                     ; N/A     ;
; filter_demo:inst4|data_output[14][7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][7]                     ; N/A     ;
; filter_demo:inst4|data_output[14][8]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][8]                     ; N/A     ;
; filter_demo:inst4|data_output[14][8]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][8]                     ; N/A     ;
; filter_demo:inst4|data_output[14][9]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][9]                     ; N/A     ;
; filter_demo:inst4|data_output[14][9]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[1][9]                     ; N/A     ;
; filter_demo:inst4|data_output[15][0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][0]                     ; N/A     ;
; filter_demo:inst4|data_output[15][0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][0]                     ; N/A     ;
; filter_demo:inst4|data_output[15][10]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][10]                    ; N/A     ;
; filter_demo:inst4|data_output[15][10]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][10]                    ; N/A     ;
; filter_demo:inst4|data_output[15][11]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][11]                    ; N/A     ;
; filter_demo:inst4|data_output[15][11]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][11]                    ; N/A     ;
; filter_demo:inst4|data_output[15][12]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][12]                    ; N/A     ;
; filter_demo:inst4|data_output[15][12]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][12]                    ; N/A     ;
; filter_demo:inst4|data_output[15][13]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][13]                    ; N/A     ;
; filter_demo:inst4|data_output[15][13]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][13]                    ; N/A     ;
; filter_demo:inst4|data_output[15][14]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][14]                    ; N/A     ;
; filter_demo:inst4|data_output[15][14]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][14]                    ; N/A     ;
; filter_demo:inst4|data_output[15][15]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][15]                    ; N/A     ;
; filter_demo:inst4|data_output[15][15]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][15]                    ; N/A     ;
; filter_demo:inst4|data_output[15][1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][1]                     ; N/A     ;
; filter_demo:inst4|data_output[15][1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][1]                     ; N/A     ;
; filter_demo:inst4|data_output[15][2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][2]                     ; N/A     ;
; filter_demo:inst4|data_output[15][2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][2]                     ; N/A     ;
; filter_demo:inst4|data_output[15][3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][3]                     ; N/A     ;
; filter_demo:inst4|data_output[15][3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][3]                     ; N/A     ;
; filter_demo:inst4|data_output[15][4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][4]                     ; N/A     ;
; filter_demo:inst4|data_output[15][4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][4]                     ; N/A     ;
; filter_demo:inst4|data_output[15][5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][5]                     ; N/A     ;
; filter_demo:inst4|data_output[15][5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][5]                     ; N/A     ;
; filter_demo:inst4|data_output[15][6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][6]                     ; N/A     ;
; filter_demo:inst4|data_output[15][6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][6]                     ; N/A     ;
; filter_demo:inst4|data_output[15][7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][7]                     ; N/A     ;
; filter_demo:inst4|data_output[15][7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][7]                     ; N/A     ;
; filter_demo:inst4|data_output[15][8]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][8]                     ; N/A     ;
; filter_demo:inst4|data_output[15][8]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][8]                     ; N/A     ;
; filter_demo:inst4|data_output[15][9]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][9]                     ; N/A     ;
; filter_demo:inst4|data_output[15][9]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[0][9]                     ; N/A     ;
; filter_demo:inst4|data_output[1][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][0]                    ; N/A     ;
; filter_demo:inst4|data_output[1][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][0]                    ; N/A     ;
; filter_demo:inst4|data_output[1][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][10]                   ; N/A     ;
; filter_demo:inst4|data_output[1][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][10]                   ; N/A     ;
; filter_demo:inst4|data_output[1][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][11]                   ; N/A     ;
; filter_demo:inst4|data_output[1][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][11]                   ; N/A     ;
; filter_demo:inst4|data_output[1][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][12]                   ; N/A     ;
; filter_demo:inst4|data_output[1][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][12]                   ; N/A     ;
; filter_demo:inst4|data_output[1][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][13]                   ; N/A     ;
; filter_demo:inst4|data_output[1][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][13]                   ; N/A     ;
; filter_demo:inst4|data_output[1][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][14]                   ; N/A     ;
; filter_demo:inst4|data_output[1][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][14]                   ; N/A     ;
; filter_demo:inst4|data_output[1][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][15]                   ; N/A     ;
; filter_demo:inst4|data_output[1][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][15]                   ; N/A     ;
; filter_demo:inst4|data_output[1][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][1]                    ; N/A     ;
; filter_demo:inst4|data_output[1][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][1]                    ; N/A     ;
; filter_demo:inst4|data_output[1][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][2]                    ; N/A     ;
; filter_demo:inst4|data_output[1][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][2]                    ; N/A     ;
; filter_demo:inst4|data_output[1][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][3]                    ; N/A     ;
; filter_demo:inst4|data_output[1][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][3]                    ; N/A     ;
; filter_demo:inst4|data_output[1][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][4]                    ; N/A     ;
; filter_demo:inst4|data_output[1][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][4]                    ; N/A     ;
; filter_demo:inst4|data_output[1][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][5]                    ; N/A     ;
; filter_demo:inst4|data_output[1][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][5]                    ; N/A     ;
; filter_demo:inst4|data_output[1][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][6]                    ; N/A     ;
; filter_demo:inst4|data_output[1][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][6]                    ; N/A     ;
; filter_demo:inst4|data_output[1][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][7]                    ; N/A     ;
; filter_demo:inst4|data_output[1][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][7]                    ; N/A     ;
; filter_demo:inst4|data_output[1][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][8]                    ; N/A     ;
; filter_demo:inst4|data_output[1][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][8]                    ; N/A     ;
; filter_demo:inst4|data_output[1][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][9]                    ; N/A     ;
; filter_demo:inst4|data_output[1][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[14][9]                    ; N/A     ;
; filter_demo:inst4|data_output[2][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][0]                    ; N/A     ;
; filter_demo:inst4|data_output[2][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][0]                    ; N/A     ;
; filter_demo:inst4|data_output[2][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][10]                   ; N/A     ;
; filter_demo:inst4|data_output[2][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][10]                   ; N/A     ;
; filter_demo:inst4|data_output[2][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][11]                   ; N/A     ;
; filter_demo:inst4|data_output[2][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][11]                   ; N/A     ;
; filter_demo:inst4|data_output[2][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][12]                   ; N/A     ;
; filter_demo:inst4|data_output[2][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][12]                   ; N/A     ;
; filter_demo:inst4|data_output[2][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][13]                   ; N/A     ;
; filter_demo:inst4|data_output[2][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][13]                   ; N/A     ;
; filter_demo:inst4|data_output[2][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][14]                   ; N/A     ;
; filter_demo:inst4|data_output[2][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][14]                   ; N/A     ;
; filter_demo:inst4|data_output[2][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][15]                   ; N/A     ;
; filter_demo:inst4|data_output[2][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][15]                   ; N/A     ;
; filter_demo:inst4|data_output[2][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][1]                    ; N/A     ;
; filter_demo:inst4|data_output[2][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][1]                    ; N/A     ;
; filter_demo:inst4|data_output[2][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][2]                    ; N/A     ;
; filter_demo:inst4|data_output[2][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][2]                    ; N/A     ;
; filter_demo:inst4|data_output[2][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][3]                    ; N/A     ;
; filter_demo:inst4|data_output[2][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][3]                    ; N/A     ;
; filter_demo:inst4|data_output[2][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][4]                    ; N/A     ;
; filter_demo:inst4|data_output[2][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][4]                    ; N/A     ;
; filter_demo:inst4|data_output[2][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][5]                    ; N/A     ;
; filter_demo:inst4|data_output[2][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][5]                    ; N/A     ;
; filter_demo:inst4|data_output[2][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][6]                    ; N/A     ;
; filter_demo:inst4|data_output[2][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][6]                    ; N/A     ;
; filter_demo:inst4|data_output[2][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][7]                    ; N/A     ;
; filter_demo:inst4|data_output[2][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][7]                    ; N/A     ;
; filter_demo:inst4|data_output[2][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][8]                    ; N/A     ;
; filter_demo:inst4|data_output[2][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][8]                    ; N/A     ;
; filter_demo:inst4|data_output[2][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][9]                    ; N/A     ;
; filter_demo:inst4|data_output[2][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[13][9]                    ; N/A     ;
; filter_demo:inst4|data_output[3][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][0]                    ; N/A     ;
; filter_demo:inst4|data_output[3][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][0]                    ; N/A     ;
; filter_demo:inst4|data_output[3][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][10]                   ; N/A     ;
; filter_demo:inst4|data_output[3][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][10]                   ; N/A     ;
; filter_demo:inst4|data_output[3][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][11]                   ; N/A     ;
; filter_demo:inst4|data_output[3][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][11]                   ; N/A     ;
; filter_demo:inst4|data_output[3][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][12]                   ; N/A     ;
; filter_demo:inst4|data_output[3][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][12]                   ; N/A     ;
; filter_demo:inst4|data_output[3][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][13]                   ; N/A     ;
; filter_demo:inst4|data_output[3][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][13]                   ; N/A     ;
; filter_demo:inst4|data_output[3][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][14]                   ; N/A     ;
; filter_demo:inst4|data_output[3][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][14]                   ; N/A     ;
; filter_demo:inst4|data_output[3][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][15]                   ; N/A     ;
; filter_demo:inst4|data_output[3][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][15]                   ; N/A     ;
; filter_demo:inst4|data_output[3][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][1]                    ; N/A     ;
; filter_demo:inst4|data_output[3][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][1]                    ; N/A     ;
; filter_demo:inst4|data_output[3][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][2]                    ; N/A     ;
; filter_demo:inst4|data_output[3][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][2]                    ; N/A     ;
; filter_demo:inst4|data_output[3][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][3]                    ; N/A     ;
; filter_demo:inst4|data_output[3][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][3]                    ; N/A     ;
; filter_demo:inst4|data_output[3][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][4]                    ; N/A     ;
; filter_demo:inst4|data_output[3][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][4]                    ; N/A     ;
; filter_demo:inst4|data_output[3][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][5]                    ; N/A     ;
; filter_demo:inst4|data_output[3][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][5]                    ; N/A     ;
; filter_demo:inst4|data_output[3][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][6]                    ; N/A     ;
; filter_demo:inst4|data_output[3][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][6]                    ; N/A     ;
; filter_demo:inst4|data_output[3][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][7]                    ; N/A     ;
; filter_demo:inst4|data_output[3][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][7]                    ; N/A     ;
; filter_demo:inst4|data_output[3][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][8]                    ; N/A     ;
; filter_demo:inst4|data_output[3][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][8]                    ; N/A     ;
; filter_demo:inst4|data_output[3][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][9]                    ; N/A     ;
; filter_demo:inst4|data_output[3][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[12][9]                    ; N/A     ;
; filter_demo:inst4|data_output[4][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][0]                    ; N/A     ;
; filter_demo:inst4|data_output[4][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][0]                    ; N/A     ;
; filter_demo:inst4|data_output[4][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][10]                   ; N/A     ;
; filter_demo:inst4|data_output[4][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][10]                   ; N/A     ;
; filter_demo:inst4|data_output[4][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][11]                   ; N/A     ;
; filter_demo:inst4|data_output[4][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][11]                   ; N/A     ;
; filter_demo:inst4|data_output[4][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][12]                   ; N/A     ;
; filter_demo:inst4|data_output[4][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][12]                   ; N/A     ;
; filter_demo:inst4|data_output[4][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][13]                   ; N/A     ;
; filter_demo:inst4|data_output[4][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][13]                   ; N/A     ;
; filter_demo:inst4|data_output[4][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][14]                   ; N/A     ;
; filter_demo:inst4|data_output[4][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][14]                   ; N/A     ;
; filter_demo:inst4|data_output[4][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][15]                   ; N/A     ;
; filter_demo:inst4|data_output[4][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][15]                   ; N/A     ;
; filter_demo:inst4|data_output[4][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][1]                    ; N/A     ;
; filter_demo:inst4|data_output[4][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][1]                    ; N/A     ;
; filter_demo:inst4|data_output[4][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][2]                    ; N/A     ;
; filter_demo:inst4|data_output[4][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][2]                    ; N/A     ;
; filter_demo:inst4|data_output[4][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][3]                    ; N/A     ;
; filter_demo:inst4|data_output[4][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][3]                    ; N/A     ;
; filter_demo:inst4|data_output[4][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][4]                    ; N/A     ;
; filter_demo:inst4|data_output[4][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][4]                    ; N/A     ;
; filter_demo:inst4|data_output[4][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][5]                    ; N/A     ;
; filter_demo:inst4|data_output[4][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][5]                    ; N/A     ;
; filter_demo:inst4|data_output[4][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][6]                    ; N/A     ;
; filter_demo:inst4|data_output[4][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][6]                    ; N/A     ;
; filter_demo:inst4|data_output[4][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][7]                    ; N/A     ;
; filter_demo:inst4|data_output[4][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][7]                    ; N/A     ;
; filter_demo:inst4|data_output[4][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][8]                    ; N/A     ;
; filter_demo:inst4|data_output[4][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][8]                    ; N/A     ;
; filter_demo:inst4|data_output[4][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][9]                    ; N/A     ;
; filter_demo:inst4|data_output[4][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[11][9]                    ; N/A     ;
; filter_demo:inst4|data_output[5][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][0]                    ; N/A     ;
; filter_demo:inst4|data_output[5][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][0]                    ; N/A     ;
; filter_demo:inst4|data_output[5][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][10]                   ; N/A     ;
; filter_demo:inst4|data_output[5][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][10]                   ; N/A     ;
; filter_demo:inst4|data_output[5][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][11]                   ; N/A     ;
; filter_demo:inst4|data_output[5][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][11]                   ; N/A     ;
; filter_demo:inst4|data_output[5][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][12]                   ; N/A     ;
; filter_demo:inst4|data_output[5][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][12]                   ; N/A     ;
; filter_demo:inst4|data_output[5][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][13]                   ; N/A     ;
; filter_demo:inst4|data_output[5][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][13]                   ; N/A     ;
; filter_demo:inst4|data_output[5][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][14]                   ; N/A     ;
; filter_demo:inst4|data_output[5][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][14]                   ; N/A     ;
; filter_demo:inst4|data_output[5][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][15]                   ; N/A     ;
; filter_demo:inst4|data_output[5][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][15]                   ; N/A     ;
; filter_demo:inst4|data_output[5][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][1]                    ; N/A     ;
; filter_demo:inst4|data_output[5][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][1]                    ; N/A     ;
; filter_demo:inst4|data_output[5][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][2]                    ; N/A     ;
; filter_demo:inst4|data_output[5][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][2]                    ; N/A     ;
; filter_demo:inst4|data_output[5][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][3]                    ; N/A     ;
; filter_demo:inst4|data_output[5][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][3]                    ; N/A     ;
; filter_demo:inst4|data_output[5][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][4]                    ; N/A     ;
; filter_demo:inst4|data_output[5][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][4]                    ; N/A     ;
; filter_demo:inst4|data_output[5][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][5]                    ; N/A     ;
; filter_demo:inst4|data_output[5][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][5]                    ; N/A     ;
; filter_demo:inst4|data_output[5][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][6]                    ; N/A     ;
; filter_demo:inst4|data_output[5][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][6]                    ; N/A     ;
; filter_demo:inst4|data_output[5][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][7]                    ; N/A     ;
; filter_demo:inst4|data_output[5][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][7]                    ; N/A     ;
; filter_demo:inst4|data_output[5][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][8]                    ; N/A     ;
; filter_demo:inst4|data_output[5][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][8]                    ; N/A     ;
; filter_demo:inst4|data_output[5][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][9]                    ; N/A     ;
; filter_demo:inst4|data_output[5][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[10][9]                    ; N/A     ;
; filter_demo:inst4|data_output[6][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][0]                     ; N/A     ;
; filter_demo:inst4|data_output[6][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][0]                     ; N/A     ;
; filter_demo:inst4|data_output[6][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][10]                    ; N/A     ;
; filter_demo:inst4|data_output[6][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][10]                    ; N/A     ;
; filter_demo:inst4|data_output[6][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][11]                    ; N/A     ;
; filter_demo:inst4|data_output[6][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][11]                    ; N/A     ;
; filter_demo:inst4|data_output[6][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][12]                    ; N/A     ;
; filter_demo:inst4|data_output[6][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][12]                    ; N/A     ;
; filter_demo:inst4|data_output[6][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][13]                    ; N/A     ;
; filter_demo:inst4|data_output[6][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][13]                    ; N/A     ;
; filter_demo:inst4|data_output[6][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][14]                    ; N/A     ;
; filter_demo:inst4|data_output[6][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][14]                    ; N/A     ;
; filter_demo:inst4|data_output[6][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][15]                    ; N/A     ;
; filter_demo:inst4|data_output[6][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][15]                    ; N/A     ;
; filter_demo:inst4|data_output[6][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][1]                     ; N/A     ;
; filter_demo:inst4|data_output[6][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][1]                     ; N/A     ;
; filter_demo:inst4|data_output[6][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][2]                     ; N/A     ;
; filter_demo:inst4|data_output[6][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][2]                     ; N/A     ;
; filter_demo:inst4|data_output[6][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][3]                     ; N/A     ;
; filter_demo:inst4|data_output[6][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][3]                     ; N/A     ;
; filter_demo:inst4|data_output[6][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][4]                     ; N/A     ;
; filter_demo:inst4|data_output[6][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][4]                     ; N/A     ;
; filter_demo:inst4|data_output[6][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][5]                     ; N/A     ;
; filter_demo:inst4|data_output[6][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][5]                     ; N/A     ;
; filter_demo:inst4|data_output[6][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][6]                     ; N/A     ;
; filter_demo:inst4|data_output[6][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][6]                     ; N/A     ;
; filter_demo:inst4|data_output[6][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][7]                     ; N/A     ;
; filter_demo:inst4|data_output[6][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][7]                     ; N/A     ;
; filter_demo:inst4|data_output[6][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][8]                     ; N/A     ;
; filter_demo:inst4|data_output[6][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][8]                     ; N/A     ;
; filter_demo:inst4|data_output[6][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][9]                     ; N/A     ;
; filter_demo:inst4|data_output[6][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[9][9]                     ; N/A     ;
; filter_demo:inst4|data_output[7][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][0]                     ; N/A     ;
; filter_demo:inst4|data_output[7][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][0]                     ; N/A     ;
; filter_demo:inst4|data_output[7][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][10]                    ; N/A     ;
; filter_demo:inst4|data_output[7][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][10]                    ; N/A     ;
; filter_demo:inst4|data_output[7][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][11]                    ; N/A     ;
; filter_demo:inst4|data_output[7][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][11]                    ; N/A     ;
; filter_demo:inst4|data_output[7][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][12]                    ; N/A     ;
; filter_demo:inst4|data_output[7][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][12]                    ; N/A     ;
; filter_demo:inst4|data_output[7][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][13]                    ; N/A     ;
; filter_demo:inst4|data_output[7][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][13]                    ; N/A     ;
; filter_demo:inst4|data_output[7][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][14]                    ; N/A     ;
; filter_demo:inst4|data_output[7][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][14]                    ; N/A     ;
; filter_demo:inst4|data_output[7][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][15]                    ; N/A     ;
; filter_demo:inst4|data_output[7][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][15]                    ; N/A     ;
; filter_demo:inst4|data_output[7][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][1]                     ; N/A     ;
; filter_demo:inst4|data_output[7][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][1]                     ; N/A     ;
; filter_demo:inst4|data_output[7][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][2]                     ; N/A     ;
; filter_demo:inst4|data_output[7][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][2]                     ; N/A     ;
; filter_demo:inst4|data_output[7][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][3]                     ; N/A     ;
; filter_demo:inst4|data_output[7][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][3]                     ; N/A     ;
; filter_demo:inst4|data_output[7][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][4]                     ; N/A     ;
; filter_demo:inst4|data_output[7][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][4]                     ; N/A     ;
; filter_demo:inst4|data_output[7][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][5]                     ; N/A     ;
; filter_demo:inst4|data_output[7][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][5]                     ; N/A     ;
; filter_demo:inst4|data_output[7][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][6]                     ; N/A     ;
; filter_demo:inst4|data_output[7][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][6]                     ; N/A     ;
; filter_demo:inst4|data_output[7][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][7]                     ; N/A     ;
; filter_demo:inst4|data_output[7][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][7]                     ; N/A     ;
; filter_demo:inst4|data_output[7][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][8]                     ; N/A     ;
; filter_demo:inst4|data_output[7][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][8]                     ; N/A     ;
; filter_demo:inst4|data_output[7][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][9]                     ; N/A     ;
; filter_demo:inst4|data_output[7][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[8][9]                     ; N/A     ;
; filter_demo:inst4|data_output[8][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][0]                     ; N/A     ;
; filter_demo:inst4|data_output[8][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][0]                     ; N/A     ;
; filter_demo:inst4|data_output[8][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][10]                    ; N/A     ;
; filter_demo:inst4|data_output[8][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][10]                    ; N/A     ;
; filter_demo:inst4|data_output[8][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][11]                    ; N/A     ;
; filter_demo:inst4|data_output[8][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][11]                    ; N/A     ;
; filter_demo:inst4|data_output[8][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][12]                    ; N/A     ;
; filter_demo:inst4|data_output[8][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][12]                    ; N/A     ;
; filter_demo:inst4|data_output[8][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][13]                    ; N/A     ;
; filter_demo:inst4|data_output[8][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][13]                    ; N/A     ;
; filter_demo:inst4|data_output[8][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][14]                    ; N/A     ;
; filter_demo:inst4|data_output[8][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][14]                    ; N/A     ;
; filter_demo:inst4|data_output[8][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][15]                    ; N/A     ;
; filter_demo:inst4|data_output[8][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][15]                    ; N/A     ;
; filter_demo:inst4|data_output[8][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][1]                     ; N/A     ;
; filter_demo:inst4|data_output[8][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][1]                     ; N/A     ;
; filter_demo:inst4|data_output[8][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][2]                     ; N/A     ;
; filter_demo:inst4|data_output[8][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][2]                     ; N/A     ;
; filter_demo:inst4|data_output[8][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][3]                     ; N/A     ;
; filter_demo:inst4|data_output[8][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][3]                     ; N/A     ;
; filter_demo:inst4|data_output[8][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][4]                     ; N/A     ;
; filter_demo:inst4|data_output[8][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][4]                     ; N/A     ;
; filter_demo:inst4|data_output[8][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][5]                     ; N/A     ;
; filter_demo:inst4|data_output[8][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][5]                     ; N/A     ;
; filter_demo:inst4|data_output[8][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][6]                     ; N/A     ;
; filter_demo:inst4|data_output[8][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][6]                     ; N/A     ;
; filter_demo:inst4|data_output[8][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][7]                     ; N/A     ;
; filter_demo:inst4|data_output[8][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][7]                     ; N/A     ;
; filter_demo:inst4|data_output[8][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][8]                     ; N/A     ;
; filter_demo:inst4|data_output[8][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][8]                     ; N/A     ;
; filter_demo:inst4|data_output[8][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][9]                     ; N/A     ;
; filter_demo:inst4|data_output[8][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[7][9]                     ; N/A     ;
; filter_demo:inst4|data_output[9][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][0]                     ; N/A     ;
; filter_demo:inst4|data_output[9][0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][0]                     ; N/A     ;
; filter_demo:inst4|data_output[9][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][10]                    ; N/A     ;
; filter_demo:inst4|data_output[9][10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][10]                    ; N/A     ;
; filter_demo:inst4|data_output[9][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][11]                    ; N/A     ;
; filter_demo:inst4|data_output[9][11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][11]                    ; N/A     ;
; filter_demo:inst4|data_output[9][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][12]                    ; N/A     ;
; filter_demo:inst4|data_output[9][12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][12]                    ; N/A     ;
; filter_demo:inst4|data_output[9][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][13]                    ; N/A     ;
; filter_demo:inst4|data_output[9][13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][13]                    ; N/A     ;
; filter_demo:inst4|data_output[9][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][14]                    ; N/A     ;
; filter_demo:inst4|data_output[9][14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][14]                    ; N/A     ;
; filter_demo:inst4|data_output[9][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][15]                    ; N/A     ;
; filter_demo:inst4|data_output[9][15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][15]                    ; N/A     ;
; filter_demo:inst4|data_output[9][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][1]                     ; N/A     ;
; filter_demo:inst4|data_output[9][1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][1]                     ; N/A     ;
; filter_demo:inst4|data_output[9][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][2]                     ; N/A     ;
; filter_demo:inst4|data_output[9][2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][2]                     ; N/A     ;
; filter_demo:inst4|data_output[9][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][3]                     ; N/A     ;
; filter_demo:inst4|data_output[9][3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][3]                     ; N/A     ;
; filter_demo:inst4|data_output[9][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][4]                     ; N/A     ;
; filter_demo:inst4|data_output[9][4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][4]                     ; N/A     ;
; filter_demo:inst4|data_output[9][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][5]                     ; N/A     ;
; filter_demo:inst4|data_output[9][5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][5]                     ; N/A     ;
; filter_demo:inst4|data_output[9][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][6]                     ; N/A     ;
; filter_demo:inst4|data_output[9][6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][6]                     ; N/A     ;
; filter_demo:inst4|data_output[9][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][7]                     ; N/A     ;
; filter_demo:inst4|data_output[9][7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][7]                     ; N/A     ;
; filter_demo:inst4|data_output[9][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][8]                     ; N/A     ;
; filter_demo:inst4|data_output[9][8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][8]                     ; N/A     ;
; filter_demo:inst4|data_output[9][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][9]                     ; N/A     ;
; filter_demo:inst4|data_output[9][9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|data_output[6][9]                     ; N/A     ;
; filter_demo:inst4|data_ready                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|ready                                 ; N/A     ;
; filter_demo:inst4|data_ready                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|buffer_fft_output:inst_buffer|ready                                 ; N/A     ;
; filter_demo:inst4|fft_controller_block:inst_fft_ctl|clock ; pre-synthesis ; connected ; Top            ; post-synthesis    ; filter_demo:inst4|inst                                                                ; N/A     ;
+-----------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 19 13:33:57 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AudioLab -c DE2_Audio_Example
Info (12021): Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/fft_controller_block.vhd
    Info (12022): Found design unit 1: fft_controller_block-arch
    Info (12023): Found entity 1: fft_controller_block
Info (12021): Found 2 design units, including 0 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/sqrt.vhd
    Info (12022): Found design unit 1: sqrt_p
    Info (12022): Found design unit 2: sqrt_p-body
Info (12021): Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/magnitude.vhd
    Info (12022): Found design unit 1: magnitude-arch
    Info (12023): Found entity 1: magnitude
Info (12021): Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/buffer_fft_output.vhd
    Info (12022): Found design unit 1: buffer_fft_output-arch
    Info (12023): Found entity 1: buffer_fft_output
Info (12021): Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/twiddletable.vhd
    Info (12022): Found design unit 1: TwiddleTable-rtl
    Info (12023): Found entity 1: TwiddleTable
Info (12021): Found 1 design units, including 0 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/hdlfftdut_pkg.vhd
    Info (12022): Found design unit 1: HDLFFTDUT_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/hdlfftdut.vhd
    Info (12022): Found design unit 1: HDLFFTDUT-rtl
    Info (12023): Found entity 1: HDLFFTDUT
Info (12021): Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/hdl_fft.vhd
    Info (12022): Found design unit 1: HDL_FFT-rtl
    Info (12023): Found entity 1: HDL_FFT
Info (12021): Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/fftlogic.vhd
    Info (12022): Found design unit 1: FFTLogic-rtl
    Info (12023): Found entity 1: FFTLogic
Info (12021): Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/dualportram0.vhd
    Info (12022): Found design unit 1: DualPortRam0-rtl
    Info (12023): Found entity 1: DualPortRam0
Info (12021): Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/dualportram.vhd
    Info (12022): Found design unit 1: DualPortRam-rtl
    Info (12023): Found entity 1: DualPortRam
Info (12021): Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/butterfly.vhd
    Info (12022): Found design unit 1: Butterfly-rtl
    Info (12023): Found entity 1: Butterfly
Info (12021): Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/src/show_square.v
    Info (12023): Found entity 1: show_square
Info (12021): Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/src/screen_test.v
    Info (12023): Found entity 1: screen_test
Info (12021): Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/src/color_map.v
    Info (12023): Found entity 1: color_map
Info (12021): Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/vga_controller/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/vga_controller/vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL
Info (12021): Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/video_generator.bdf
    Info (12023): Found entity 1: video_generator
Info (12021): Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/top_level.bdf
    Info (12023): Found entity 1: top_level
Info (12021): Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/switch_to_array.vhd
    Info (12022): Found design unit 1: switch_to_array-arch
    Info (12023): Found entity 1: switch_to_array
Info (12021): Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/sub10.v
    Info (12023): Found entity 1: sub10
Info (12021): Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/mult10.v
    Info (12023): Found entity 1: mult10
Info (12021): Found 3 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/graph_display.vhd
    Info (12022): Found design unit 1: graph_data_parameters
    Info (12022): Found design unit 2: graph_display-arch
    Info (12023): Found entity 1: graph_display
Info (12021): Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/de2_default.v
    Info (12023): Found entity 1: DE2_Default
Info (12021): Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/const_4.v
    Info (12023): Found entity 1: const4
Info (12021): Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/compare_lt.v
    Info (12023): Found entity 1: compare_lt
Info (12021): Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/compar_eq.v
    Info (12023): Found entity 1: compare_eq
Info (12021): Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/add10.v
    Info (12023): Found entity 1: add10
Info (12021): Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/2mux1_4.v
    Info (12023): Found entity 1: mux1_2_4
Info (12021): Found 1 design units, including 1 entities, in source file modules/mult_32.v
    Info (12023): Found entity 1: mult_32
Info (12021): Found 1 design units, including 1 entities, in source file modules/add32.v
    Info (12023): Found entity 1: add32
Info (12021): Found 1 design units, including 1 entities, in source file modules/const32.v
    Info (12023): Found entity 1: const32
Info (12021): Found 1 design units, including 1 entities, in source file modules/mux1_32.v
    Info (12023): Found entity 1: mux1_32
Info (12021): Found 1 design units, including 1 entities, in source file modules/reg32.v
    Info (12023): Found entity 1: reg32
Info (12021): Found 1 design units, including 1 entities, in source file avconf/avconf.v
    Info (12023): Found entity 1: avconf
Info (12021): Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller
Warning (10275): Verilog HDL Module Instantiation warning at DE2_Audio_Example.v(140): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file de2_audio_example.v
    Info (12023): Found entity 1: DE2_Audio_Example
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.bdf
    Info (12023): Found entity 1: toplevel
Info (12021): Found 1 design units, including 1 entities, in source file leddriver.v
    Info (12023): Found entity 1: LEDdriver
Info (12021): Found 1 design units, including 1 entities, in source file filter_demo.bdf
    Info (12023): Found entity 1: filter_demo
Info (12021): Found 1 design units, including 1 entities, in source file modules/sll2_32.v
    Info (12023): Found entity 1: sll2_32
Info (12021): Found 1 design units, including 1 entities, in source file modules/srl2_32.v
    Info (12023): Found entity 1: srl2_32
Warning (10236): Verilog HDL Implicit Net warning at mux1_32.v(15): created implicit net for "mux_out"
Info (12127): Elaborating entity "toplevel" for the top level hierarchy
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:inst1"
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)
Warning (10270): Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "LUT_DATA[0]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[1]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[2]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[3]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[4]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[5]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[6]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[7]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[8]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[9]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[10]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[11]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[12]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[13]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[14]" at avconf.v(130)
Info (10041): Inferred latch for "LUT_DATA[15]" at avconf.v(130)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:inst1|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:inst"
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:inst|Altera_UP_Clock_Edge:Bit_Clock_Edges"
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter"
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO"
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12130): Elaborated megafunction instantiation "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO"
Info (12133): Instantiated megafunction "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_5041.tdf
    Info (12023): Found entity 1: scfifo_5041
Info (12128): Elaborating entity "scfifo_5041" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_on31.tdf
    Info (12023): Found entity 1: a_dpfifo_on31
Info (12128): Elaborating entity "a_dpfifo_on31" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf
    Info (12023): Found entity 1: altsyncram_rc81
Info (12128): Elaborating entity "altsyncram_rc81" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf
    Info (12023): Found entity 1: cmpr_2o8
Info (12128): Elaborating entity "cmpr_2o8" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_2o8" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf
    Info (12023): Found entity 1: cntr_d5b
Info (12128): Elaborating entity "cntr_d5b" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf
    Info (12023): Found entity 1: cntr_q57
Info (12128): Elaborating entity "cntr_q57" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf
    Info (12023): Found entity 1: cntr_e5b
Info (12128): Elaborating entity "cntr_e5b" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr"
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:inst|Audio_Clock:Audio_Clock"
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:inst|Audio_Clock:Audio_Clock|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Audio_Controller:inst|Audio_Clock:Audio_Clock|altpll:altpll_component"
Info (12133): Instantiated megafunction "Audio_Controller:inst|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "filter_demo" for hierarchy "filter_demo:inst4"
Info (12128): Elaborating entity "buffer_fft_output" for hierarchy "filter_demo:inst4|buffer_fft_output:inst_buffer"
Warning (10036): Verilog HDL or VHDL warning at buffer_fft_output.vhd(23): object "last_valid" assigned a value but never read
Info (12128): Elaborating entity "HDLFFTDUT" for hierarchy "filter_demo:inst4|HDLFFTDUT:inst_fftdut"
Info (12129): Elaborating entity "HDL_FFT" using architecture "A:rtl" for hierarchy "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT"
Info (12129): Elaborating entity "TwiddleTable" using architecture "A:rtl" for hierarchy "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0"
Info (12129): Elaborating entity "Butterfly" using architecture "A:rtl" for hierarchy "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0"
Warning (10036): Verilog HDL or VHDL warning at Butterfly.vhd(96): object "bfin1_cast_re" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Butterfly.vhd(97): object "bfin1_cast_im" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Butterfly.vhd(98): object "bfin2_cast_re" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Butterfly.vhd(99): object "bfin2_cast_im" assigned a value but never read
Info (12129): Elaborating entity "DualPortRam" using architecture "A:rtl" for hierarchy "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m2b2"
Info (12129): Elaborating entity "DualPortRam0" using architecture "A:rtl" for hierarchy "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m2b2|DualPortRam0:u_DualPortRam0"
Info (12129): Elaborating entity "FFTLogic" using architecture "A:rtl" for hierarchy "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0"
Info (12128): Elaborating entity "fft_controller_block" for hierarchy "filter_demo:inst4|fft_controller_block:inst_fft_ctl"
Info (12128): Elaborating entity "magnitude" for hierarchy "filter_demo:inst4|magnitude:inst_mag"
Info (12128): Elaborating entity "DE2_Default" for hierarchy "DE2_Default:inst3"
Warning (10034): Output port "HEX0" at DE2_Default.v(180) has no driver
Warning (10034): Output port "HEX1" at DE2_Default.v(181) has no driver
Warning (10034): Output port "HEX2" at DE2_Default.v(182) has no driver
Warning (10034): Output port "HEX3" at DE2_Default.v(183) has no driver
Warning (10034): Output port "HEX4" at DE2_Default.v(184) has no driver
Warning (10034): Output port "HEX5" at DE2_Default.v(185) has no driver
Warning (10034): Output port "HEX6" at DE2_Default.v(186) has no driver
Warning (10034): Output port "HEX7" at DE2_Default.v(187) has no driver
Warning (10034): Output port "DRAM_ADDR" at DE2_Default.v(199) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_Default.v(212) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_Default.v(227) has no driver
Warning (10034): Output port "UART_TXD" at DE2_Default.v(192) has no driver
Warning (10034): Output port "IRDA_TXD" at DE2_Default.v(195) has no driver
Warning (10034): Output port "DRAM_LDQM" at DE2_Default.v(200) has no driver
Warning (10034): Output port "DRAM_UDQM" at DE2_Default.v(201) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE2_Default.v(202) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE2_Default.v(203) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE2_Default.v(204) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE2_Default.v(205) has no driver
Warning (10034): Output port "DRAM_BA_0" at DE2_Default.v(206) has no driver
Warning (10034): Output port "DRAM_BA_1" at DE2_Default.v(207) has no driver
Warning (10034): Output port "DRAM_CLK" at DE2_Default.v(208) has no driver
Warning (10034): Output port "DRAM_CKE" at DE2_Default.v(209) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_Default.v(213) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_Default.v(214) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_Default.v(215) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_Default.v(216) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_Default.v(228) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_Default.v(229) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_Default.v(230) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_Default.v(231) has no driver
Warning (10034): Output port "OTG_FSPEED" at DE2_Default.v(232) has no driver
Warning (10034): Output port "OTG_LSPEED" at DE2_Default.v(233) has no driver
Warning (10034): Output port "OTG_DACK0_N" at DE2_Default.v(238) has no driver
Warning (10034): Output port "OTG_DACK1_N" at DE2_Default.v(239) has no driver
Warning (10034): Output port "LCD_RW" at DE2_Default.v(244) has no driver
Warning (10034): Output port "LCD_EN" at DE2_Default.v(245) has no driver
Warning (10034): Output port "LCD_RS" at DE2_Default.v(246) has no driver
Warning (10034): Output port "SD_CLK" at DE2_Default.v(251) has no driver
Warning (10034): Output port "TDO" at DE2_Default.v(262) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_Default.v(254) has no driver
Warning (10034): Output port "ENET_CMD" at DE2_Default.v(274) has no driver
Warning (10034): Output port "ENET_CS_N" at DE2_Default.v(275) has no driver
Warning (10034): Output port "ENET_WR_N" at DE2_Default.v(276) has no driver
Warning (10034): Output port "ENET_RD_N" at DE2_Default.v(277) has no driver
Warning (10034): Output port "ENET_RST_N" at DE2_Default.v(278) has no driver
Warning (10034): Output port "ENET_CLK" at DE2_Default.v(280) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE2_Default.v(285) has no driver
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "DE2_Default:inst3|Reset_Delay:r0"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "DE2_Default:inst3|VGA_Audio_PLL:p1"
Info (12128): Elaborating entity "altpll" for hierarchy "DE2_Default:inst3|VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "DE2_Default:inst3|VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12133): Instantiated megafunction "DE2_Default:inst3|VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "DE2_Default:inst3|VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(79): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(82): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(161): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(187): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "video_generator" for hierarchy "DE2_Default:inst3|video_generator:video_generator"
Warning (275009): Pin "SW" not connected
Info (12128): Elaborating entity "graph_display" for hierarchy "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"
Warning (10631): VHDL Process Statement warning at graph_display.vhd(35): inferring latch(es) for signal or variable "data_reg", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at graph_display.vhd(53): signal "data_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at graph_display.vhd(63): signal "data_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "data_reg[15][0]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[15][1]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[15][2]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[15][3]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[15][4]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[15][5]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[15][6]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[15][7]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[15][8]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[15][9]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[15][10]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[15][11]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[15][12]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[15][13]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[15][14]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[15][15]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[14][0]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[14][1]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[14][2]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[14][3]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[14][4]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[14][5]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[14][6]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[14][7]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[14][8]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[14][9]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[14][10]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[14][11]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[14][12]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[14][13]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[14][14]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[14][15]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[13][0]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[13][1]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[13][2]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[13][3]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[13][4]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[13][5]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[13][6]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[13][7]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[13][8]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[13][9]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[13][10]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[13][11]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[13][12]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[13][13]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[13][14]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[13][15]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[12][0]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[12][1]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[12][2]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[12][3]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[12][4]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[12][5]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[12][6]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[12][7]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[12][8]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[12][9]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[12][10]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[12][11]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[12][12]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[12][13]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[12][14]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[12][15]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[11][0]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[11][1]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[11][2]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[11][3]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[11][4]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[11][5]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[11][6]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[11][7]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[11][8]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[11][9]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[11][10]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[11][11]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[11][12]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[11][13]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[11][14]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[11][15]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[10][0]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[10][1]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[10][2]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[10][3]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[10][4]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[10][5]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[10][6]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[10][7]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[10][8]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[10][9]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[10][10]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[10][11]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[10][12]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[10][13]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[10][14]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[10][15]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[9][0]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[9][1]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[9][2]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[9][3]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[9][4]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[9][5]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[9][6]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[9][7]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[9][8]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[9][9]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[9][10]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[9][11]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[9][12]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[9][13]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[9][14]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[9][15]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[8][0]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[8][1]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[8][2]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[8][3]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[8][4]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[8][5]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[8][6]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[8][7]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[8][8]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[8][9]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[8][10]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[8][11]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[8][12]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[8][13]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[8][14]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[8][15]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[7][0]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[7][1]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[7][2]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[7][3]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[7][4]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[7][5]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[7][6]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[7][7]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[7][8]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[7][9]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[7][10]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[7][11]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[7][12]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[7][13]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[7][14]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[7][15]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[6][0]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[6][1]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[6][2]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[6][3]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[6][4]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[6][5]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[6][6]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[6][7]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[6][8]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[6][9]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[6][10]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[6][11]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[6][12]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[6][13]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[6][14]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[6][15]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[5][0]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[5][1]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[5][2]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[5][3]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[5][4]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[5][5]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[5][6]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[5][7]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[5][8]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[5][9]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[5][10]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[5][11]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[5][12]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[5][13]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[5][14]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[5][15]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[4][0]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[4][1]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[4][2]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[4][3]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[4][4]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[4][5]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[4][6]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[4][7]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[4][8]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[4][9]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[4][10]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[4][11]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[4][12]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[4][13]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[4][14]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[4][15]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[3][0]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[3][1]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[3][2]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[3][3]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[3][4]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[3][5]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[3][6]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[3][7]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[3][8]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[3][9]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[3][10]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[3][11]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[3][12]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[3][13]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[3][14]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[3][15]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[2][0]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[2][1]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[2][2]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[2][3]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[2][4]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[2][5]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[2][6]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[2][7]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[2][8]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[2][9]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[2][10]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[2][11]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[2][12]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[2][13]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[2][14]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[2][15]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[1][0]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[1][1]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[1][2]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[1][3]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[1][4]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[1][5]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[1][6]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[1][7]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[1][8]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[1][9]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[1][10]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[1][11]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[1][12]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[1][13]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[1][14]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[1][15]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[0][0]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[0][1]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[0][2]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[0][3]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[0][4]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[0][5]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[0][6]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[0][7]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[0][8]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[0][9]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[0][10]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[0][11]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[0][12]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[0][13]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[0][14]" at graph_display.vhd(35)
Info (10041): Inferred latch for "data_reg[0][15]" at graph_display.vhd(35)
Info (12128): Elaborating entity "LEDdriver" for hierarchy "LEDdriver:inst2"
Warning (10230): Verilog HDL assignment warning at LEDdriver.v(8): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LEDdriver.v(10): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LEDdriver.v(12): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LEDdriver.v(14): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LEDdriver.v(16): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LEDdriver.v(18): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LEDdriver.v(20): truncated value with size 20 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LEDdriver.v(22): truncated value with size 20 to match size of target (18)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_et14.tdf
    Info (12023): Found entity 1: altsyncram_et14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rdi.tdf
    Info (12023): Found entity 1: cntr_rdi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_dcc.tdf
    Info (12023): Found entity 1: cmpr_dcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12161): Node "DE2_Default:inst3|SD_DAT3" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst3|SD_CMD" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst3|LCD_DATA[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst3|LCD_DATA[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst3|LCD_DATA[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst3|LCD_DATA[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst3|LCD_DATA[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst3|LCD_DATA[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst3|LCD_DATA[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst3|LCD_DATA[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst3|I2C_SDAT" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst3|AUD_DACLRCK" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "DE2_Default:inst3|AUD_BCLK" is stuck at GND because node is in wire loop and does not have a source
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276004): RAM logic "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m1b2|DualPortRam0:u_DualPortRam0|ram" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m1b1|DualPortRam0:u_DualPortRam0|ram" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m2b1|DualPortRam0:u_DualPortRam0|ram" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m2b2|DualPortRam0:u_DualPortRam0|ram" is uninferred due to inappropriate RAM size
Info (278001): Inferred 13 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "filter_demo:inst4|magnitude:inst_mag|Add3"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "filter_demo:inst4|magnitude:inst_mag|Add4"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "filter_demo:inst4|magnitude:inst_mag|Add6"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "filter_demo:inst4|magnitude:inst_mag|Add8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "filter_demo:inst4|magnitude:inst_mag|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "filter_demo:inst4|magnitude:inst_mag|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|Mult0"
Info (12130): Elaborated megafunction instantiation "filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add3"
Info (12133): Instantiated megafunction "filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_opi.tdf
    Info (12023): Found entity 1: add_sub_opi
Info (12130): Elaborated megafunction instantiation "filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add4"
Info (12133): Instantiated megafunction "filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rpi.tdf
    Info (12023): Found entity 1: add_sub_rpi
Info (12130): Elaborated megafunction instantiation "filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add6"
Info (12133): Instantiated megafunction "filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "12"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5ri.tdf
    Info (12023): Found entity 1: add_sub_5ri
Info (12130): Elaborated megafunction instantiation "filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add8"
Info (12133): Instantiated megafunction "filter_demo:inst4|magnitude:inst_mag|lpm_add_sub:Add8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "15"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf
    Info (12023): Found entity 1: add_sub_8ri
Info (12130): Elaborated megafunction instantiation "filter_demo:inst4|magnitude:inst_mag|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "filter_demo:inst4|magnitude:inst_mag|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Info (12130): Elaborated megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_divide:Div0"
Info (12133): Instantiated megafunction "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cem.tdf
    Info (12023): Found entity 1: lpm_divide_cem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf
    Info (12023): Found entity 1: alt_u_div_e2f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1ch.tdf
    Info (12023): Found entity 1: add_sub_1ch
Info (12131): Elaborated megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5ch.tdf
    Info (12023): Found entity 1: add_sub_5ch
Info (12131): Elaborated megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf
    Info (12023): Found entity 1: mult_h1t
Info (12130): Elaborated megafunction instantiation "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_B[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_B[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_B[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_B[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_G[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_G[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_G[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_G[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_R[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_R[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_R[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_R[6]" and its non-tri-state driver.
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst3|SRAM_DQ[7]" to the node "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_B[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst3|SRAM_DQ[6]" to the node "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_B[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst3|SRAM_DQ[5]" to the node "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_B[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst3|SRAM_DQ[4]" to the node "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_B[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst3|SRAM_DQ[11]" to the node "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_G[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst3|SRAM_DQ[10]" to the node "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_G[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst3|SRAM_DQ[9]" to the node "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_G[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst3|SRAM_DQ[8]" to the node "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_G[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst3|SRAM_DQ[15]" to the node "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_R[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst3|SRAM_DQ[14]" to the node "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_R[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst3|SRAM_DQ[13]" to the node "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_R[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DE2_Default:inst3|SRAM_DQ[12]" to the node "DE2_Default:inst3|VGA_Controller:u1|Cur_Color_R[6]"
Warning (13012): Latch avconf:inst1|LUT_DATA[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[4]
Warning (13012): Latch avconf:inst1|LUT_DATA[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[4]
Warning (13012): Latch avconf:inst1|LUT_DATA[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[4]
Warning (13012): Latch avconf:inst1|LUT_DATA[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Warning (13012): Latch avconf:inst1|LUT_DATA[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[2]
Warning (13012): Latch avconf:inst1|LUT_DATA[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[3]
Warning (13012): Latch avconf:inst1|LUT_DATA[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[4]
Warning (13012): Latch avconf:inst1|LUT_DATA[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:inst1|LUT_INDEX[5]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at VCC
    Warning (13410): Pin "LEDR[16]" is stuck at VCC
    Warning (13410): Pin "LEDR[15]" is stuck at VCC
    Warning (13410): Pin "LEDR[14]" is stuck at VCC
    Warning (13410): Pin "LEDR[13]" is stuck at VCC
    Warning (13410): Pin "LEDR[12]" is stuck at VCC
    Warning (13410): Pin "LEDR[11]" is stuck at VCC
    Warning (13410): Pin "LEDR[10]" is stuck at VCC
    Warning (13410): Pin "LEDR[8]" is stuck at VCC
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/DE2_Audio_Example.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 555 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9906 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 57 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 9400 logic cells
    Info (21064): Implemented 405 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 187 warnings
    Info: Peak virtual memory: 478 megabytes
    Info: Processing ended: Mon Dec 19 13:34:21 2016
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/DE2_Audio_Example.map.smsg.


