xilinx rtfpga
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'inputModuleCT_CP_7661.inputModuleCT_cp_element_group_34.gj_inputModuleCT_cp_element_group_34/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'inputModuleCT_CP_7661.inputModuleCT_cp_element_group_15.gj_inputModuleCT_cp_element_group_15/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'inputModuleCT_CP_7661.inputModuleCT_cp_element_group_52.gj_inputModuleCT_cp_element_group_52/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'inputModuleCT_CP_7661.inputModuleCT_cp_element_group_15.gj_inputModuleCT_cp_element_group_15/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'inputModuleCT_CP_7661.inputModuleCT_cp_element_group_70.gj_inputModuleCT_cp_element_group_70/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'inputModuleCT_CP_7661.inputModuleCT_cp_element_group_15.gj_inputModuleCT_cp_element_group_15/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'inputModuleCT_CP_7661.inputModuleCT_cp_element_group_89.gj_inputModuleCT_cp_element_group_89/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'inputModuleCT_CP_7661.inputModuleCT_cp_element_group_15.gj_inputModuleCT_cp_element_group_15/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
DSP Report: Generating DSP x, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP x.
DSP Report: register A is absorbed into DSP x.
DSP Report: operator x is absorbed into DSP x.
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[4].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design readModule_convolution has unconnected port readModule_convolution2_return_data[0]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized37__1 has unconnected port dataL[63]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized37__1 has unconnected port dataL[62]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized37__1 has unconnected port dataL[61]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized35__1 has unconnected port dataL[63]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized35__1 has unconnected port dataL[62]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized35__1 has unconnected port dataL[61]
INFO: [Synth 8-3886] merging instance 'loadInput_in1_instance/data_path.readModule_convolution_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][29]' (FDRE) to 'loadInput_in1_instance/data_path.readModule_convolution_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'loadInput_in1_instance/data_path.readModule_convolution_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][29]' (FDRE) to 'loadInput_in1_instance/data_path.readModule_convolution_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'loadInput_in1_instance/data_path.readModule_convolution_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][30]' (FDRE) to 'loadInput_in1_instance/data_path.readModule_convolution_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'loadInput_in1_instance/data_path.readModule_convolution_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][30]' (FDRE) to 'loadInput_in1_instance/data_path.readModule_convolution_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadInput_in1_instance/\data_path.readModule_convolution_call_group_0.CallReq /\RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadInput_in1_instance/\data_path.readModule_convolution_call_group_0.CallReq /\RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][31] )
INFO: [Synth 8-3886] merging instance 'loadInput_in1_instance/tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' (FDR) to 'loadInput_in1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg'
INFO: [Synth 8-3886] merging instance 'inputModuleCT_instance/tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' (FDR) to 'inputModuleCT_instance/tagIlock/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg'
