*************************************************************

Copyright (c) 2014 by PANGO MICROSYSTEMS, INC
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_MULTACC27]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

***************************************************************************/

implementation impl of GTP_MULTACC27
{
    bit SC_PSE_A[25:0] = 26'b00000000000000000000000000;
    bit SC_PSE_B[25:0] = 26'b00000000000000000000000000;
    operator gopAPM64 macc27
    parameter map
    (
        CTRL_IRBYP_0_OP0 => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        CTRL_IRBYP_1_OP7 => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        CTRL_IRBYP_4_OP8 => (INREG_EN == "FALSE") ? 1'h1 : 1'b0,
        CTRL_PRBYP_0_OP0 => (PIPEREG_EN == "FALSE") ? 1'b1 : 1'b0,
        CTRL_PRBYP_1_OP7 => (PIPEREG_EN == "FALSE") ? 1'b1 : 1'b0,
        CTRL_PRBYP_2_OP8 => (PIPEREG_EN == "FALSE") ? 1'b1 : 1'b0,
        IREG_BYP => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        IREG_BYP_ZA => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        IREG_BYP_ZB => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        AREG_BYP => 1'b1,
        MREG_BYP => (PIPEREG_EN == "FALSE") ? 1'b1 : 1'b0,
        OREG_BYP => 1'b0,
        IREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        AREG_SYNC => 1'b0,
        MREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        OREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        OP_PRAD_A => 0,
        OP_PRAD_B => 0,
        OP_MULT_A => 27,
        OP_MULT_B => 27,
        ALU_MODE => "ACC27",
        IS_ACC => 1'b1,
        ALU_FLAGEN => 1'b1,
        OR2CASCADE_EN => 1'b1,
        OPCD         => {2'b01, {2{ACC_ADDSUB_OP}}, 7'b101_0001},
        OPCD_DYN_SEL => {2'b00, {2{DYN_ACC_ADDSUB_OP}}, DYN_ACC_INIT, 1'b1, DYN_ACC_INIT?1'b0:1'b1, 4'b1110},
        OPCD_DYN_POL => {2'b00, {2{DYN_ACC_ADDSUB_OP}}, 7'b010_1110},
        RTI => ACC_INIT_VALUE,
        MASKPAT => MASKPAT,
        MCPAT => PATTERN,
        MASK01 => OVERFLOW_MASK,
        PSE_A1 => {8'hFF, SC_PSE_A[25], SC_PSE_A[25:18]},
        PSE_B1 => {8'hFF, SC_PSE_B[25], SC_PSE_B[25:18]},
        GRS_DISABLED => (GRS_EN == "FALSE") ? 1'b1 : 1'b0
    )
    port map
    (
        CLK => CLK,
        CE  => CE,
        RST => RST,
    //  OP_PRAD => {PREADDSUB,PREADDSUB},
        OP_POST_6 => DYN_ACC_INIT ? RELOAD : 1'b0,
        OP_POST_5 => RELOAD,
        OP_POST_4 => DYN_ACC_INIT ? 1'b0 : RELOAD,
        OP_POST_3 => RELOAD,
        OP_POST_2 => RELOAD,
        OP_POST_1 => RELOAD,
        OP_POST_7 => ACC_ADDSUB,
        OP_POST_8 => ACC_ADDSUB,
        DXA => A[17:0],
        DYA => B[17:0],
        DZA => ACC_INIT[31:0],
        DXA_SIGNED => 1'b0,
        DYA_SIGNED => 1'b0,
    //  DZA_SIGNED =>,
        DXB[17]   => A[26],
        DXB[16:9] => 8'h00,
        DXB[8:0]  => A[26:18],
        DYB[17]   => B[26],
        DYB[16:9] => 8'h00,
        DYB[8:0]  => B[26:18],
        DZB => ACC_INIT[63:32],
        DXB_SIGNED => A_SIGNED,
        DYB_SIGNED => B_SIGNED,
    //  DZB_SIGNED => C_SIGNED,
        DP => P,
        OVER => OVER,
        UNDER => UNDER,
        EQZ => EQZ,
        EQZM => EQZM,
        EQOM => EQOM,
        EQPAT => EQPAT,
        EQPATN => EQPATN
    );
};

