--------------------------------------------------------------------------------
Release 12.2 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vgamult.twx vgamult.ncd -o vgamult.twr vgamult.pcf

Design file:              vgamult.ncd
Physical constraint file: vgamult.pcf
Device,package,speed:     xc5vlx110t,ff1136,-3 (PRODUCTION 1.70 2010-06-22, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
down        |    4.618(R)|   -2.628(R)|clk_OBUF          |   0.000|
left        |    4.523(R)|   -2.508(R)|clk_OBUF          |   0.000|
right       |    4.793(R)|   -2.430(R)|clk_OBUF          |   0.000|
rst         |    6.235(R)|   -2.391(R)|clk_OBUF          |   0.000|
up          |    4.717(R)|   -2.867(R)|clk_OBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
D<0>        |    8.283(R)|clk_OBUF          |   0.000|
D<1>        |    8.285(R)|clk_OBUF          |   0.000|
D<2>        |    6.700(R)|clk_OBUF          |   0.000|
D<3>        |    6.883(R)|clk_OBUF          |   0.000|
D<4>        |    7.818(R)|clk_OBUF          |   0.000|
D<5>        |    7.810(R)|clk_OBUF          |   0.000|
D<6>        |    8.326(R)|clk_OBUF          |   0.000|
D<7>        |    8.031(R)|clk_OBUF          |   0.000|
D<8>        |    8.023(R)|clk_OBUF          |   0.000|
D<9>        |    7.958(R)|clk_OBUF          |   0.000|
D<10>       |    8.500(R)|clk_OBUF          |   0.000|
D<11>       |    8.028(R)|clk_OBUF          |   0.000|
blank       |    5.474(R)|clk_OBUF          |   0.000|
hsync       |    4.940(R)|clk_OBUF          |   0.000|
pixel_b<0>  |    7.463(R)|clk_OBUF          |   0.000|
pixel_b<1>  |    7.180(R)|clk_OBUF          |   0.000|
pixel_b<2>  |    7.503(R)|clk_OBUF          |   0.000|
pixel_b<3>  |    7.388(R)|clk_OBUF          |   0.000|
pixel_b<4>  |    7.089(R)|clk_OBUF          |   0.000|
pixel_b<5>  |    7.252(R)|clk_OBUF          |   0.000|
pixel_b<6>  |    7.559(R)|clk_OBUF          |   0.000|
pixel_b<7>  |    7.546(R)|clk_OBUF          |   0.000|
pixel_g<0>  |    7.492(R)|clk_OBUF          |   0.000|
pixel_g<1>  |    7.512(R)|clk_OBUF          |   0.000|
pixel_g<2>  |    7.945(R)|clk_OBUF          |   0.000|
pixel_g<3>  |    7.884(R)|clk_OBUF          |   0.000|
pixel_g<4>  |    7.573(R)|clk_OBUF          |   0.000|
pixel_g<5>  |    7.561(R)|clk_OBUF          |   0.000|
pixel_g<6>  |    7.383(R)|clk_OBUF          |   0.000|
pixel_g<7>  |    7.576(R)|clk_OBUF          |   0.000|
pixel_r<0>  |    7.086(R)|clk_OBUF          |   0.000|
pixel_r<1>  |    7.597(R)|clk_OBUF          |   0.000|
pixel_r<2>  |    7.665(R)|clk_OBUF          |   0.000|
pixel_r<3>  |    8.094(R)|clk_OBUF          |   0.000|
pixel_r<4>  |    7.767(R)|clk_OBUF          |   0.000|
pixel_r<5>  |    6.811(R)|clk_OBUF          |   0.000|
pixel_r<6>  |    7.860(R)|clk_OBUF          |   0.000|
pixel_r<7>  |    6.934(R)|clk_OBUF          |   0.000|
vsync       |    6.092(R)|clk_OBUF          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.887|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk_100mhz     |D<0>           |    4.087|
clk_100mhz     |D<1>           |    3.993|
clk_100mhz     |D<2>           |    4.004|
clk_100mhz     |D<3>           |    3.965|
clk_100mhz     |D<4>           |    4.272|
clk_100mhz     |D<5>           |    4.095|
clk_100mhz     |D<6>           |    4.119|
clk_100mhz     |D<7>           |    4.289|
clk_100mhz     |D<8>           |    4.153|
clk_100mhz     |D<9>           |    4.110|
clk_100mhz     |D<10>          |    3.856|
clk_100mhz     |D<11>          |    4.046|
clk_100mhz     |clk            |    2.416|
clk_100mhz     |clk_n          |    2.421|
rst            |D<0>           |   11.199|
rst            |D<1>           |   11.201|
rst            |D<2>           |   10.096|
rst            |D<3>           |   10.279|
rst            |D<4>           |   10.734|
rst            |D<5>           |   10.726|
rst            |D<6>           |   11.242|
rst            |D<7>           |   10.947|
rst            |D<8>           |   10.939|
rst            |D<9>           |   10.874|
rst            |D<10>          |   11.416|
rst            |D<11>          |   10.944|
rst            |dvi_rst        |    7.727|
rst            |pixel_b<0>     |   10.859|
rst            |pixel_b<1>     |   10.576|
rst            |pixel_b<2>     |   10.899|
rst            |pixel_b<3>     |   10.784|
rst            |pixel_b<4>     |   10.247|
rst            |pixel_b<5>     |   10.648|
rst            |pixel_b<6>     |   10.692|
rst            |pixel_b<7>     |   10.574|
rst            |pixel_g<0>     |   10.263|
rst            |pixel_g<1>     |   10.428|
rst            |pixel_g<2>     |   10.861|
rst            |pixel_g<3>     |   10.800|
rst            |pixel_g<4>     |   10.248|
rst            |pixel_g<5>     |   10.427|
rst            |pixel_g<6>     |   10.779|
rst            |pixel_g<7>     |   10.709|
rst            |pixel_r<0>     |   10.002|
rst            |pixel_r<1>     |   10.368|
rst            |pixel_r<2>     |   10.665|
rst            |pixel_r<3>     |   11.097|
rst            |pixel_r<4>     |   10.767|
rst            |pixel_r<5>     |    9.117|
rst            |pixel_r<6>     |   11.184|
rst            |pixel_r<7>     |    9.040|
---------------+---------------+---------+


Analysis completed Tue Feb 11 19:47:45 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 421 MB



