./top_syn.v
./SRAM/SRAM.v
/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn/SRAM/SRAM.v
/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include/SRAM/SRAM.v
.//usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib
/home/max.chen/Training_Summer2/VLSI_2018/hw1/./syn//usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib
/home/max.chen/Training_Summer2/VLSI_2018/hw1/./include//usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib
/home/max.chen/Training_Summer2/VLSI_2018/hw1/./sim//usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib
