digraph "CFG for '_Z7BlurrigPhS_ii' function" {
	label="CFG for '_Z7BlurrigPhS_ii' function";

	Node0x5297ed0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = add i32 %12, %5\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !5, !invariant.load !6\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = add i32 %20, %14\l  %22 = icmp slt i32 %13, %3\l  %23 = icmp slt i32 %21, %2\l  %24 = select i1 %22, i1 %23, i1 false\l  br i1 %24, label %25, label %174\l|{<s0>T|<s1>F}}"];
	Node0x5297ed0:s0 -> Node0x529b980;
	Node0x5297ed0:s1 -> Node0x529ba10;
	Node0x529b980 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%25:\l25:                                               \l  %26 = add nsw i32 %21, -1\l  %27 = icmp sgt i32 %21, 0\l  %28 = mul nsw i32 %26, %3\l  %29 = add nsw i32 %13, -1\l  br i1 %27, label %30, label %40\l|{<s0>T|<s1>F}}"];
	Node0x529b980:s0 -> Node0x529bdf0;
	Node0x529b980:s1 -> Node0x529be40;
	Node0x529bdf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%30:\l30:                                               \l  %31 = icmp sgt i32 %13, 0\l  %32 = icmp sle i32 %13, %3\l  %33 = select i1 %31, i1 %32, i1 false\l  br i1 %33, label %34, label %40\l|{<s0>T|<s1>F}}"];
	Node0x529bdf0:s0 -> Node0x529a890;
	Node0x529bdf0:s1 -> Node0x529be40;
	Node0x529a890 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%34:\l34:                                               \l  %35 = add nsw i32 %29, %28\l  %36 = sext i32 %35 to i64\l  %37 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %36\l  %38 = load i8, i8 addrspace(1)* %37, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %39 = zext i8 %38 to i32\l  br label %40\l}"];
	Node0x529a890 -> Node0x529be40;
	Node0x529be40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%40:\l40:                                               \l  %41 = phi i32 [ 1, %34 ], [ 0, %30 ], [ 0, %25 ]\l  %42 = phi i32 [ %39, %34 ], [ 0, %30 ], [ 0, %25 ]\l  %43 = icmp sgt i32 %13, -1\l  %44 = select i1 %27, i1 %43, i1 false\l  br i1 %44, label %45, label %53\l|{<s0>T|<s1>F}}"];
	Node0x529be40:s0 -> Node0x529cae0;
	Node0x529be40:s1 -> Node0x529cb30;
	Node0x529cae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%45:\l45:                                               \l  %46 = add nsw i32 %13, %28\l  %47 = sext i32 %46 to i64\l  %48 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %47\l  %49 = load i8, i8 addrspace(1)* %48, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %50 = zext i8 %49 to i32\l  %51 = add nuw nsw i32 %42, %50\l  %52 = add nuw nsw i32 %41, 1\l  br label %53\l}"];
	Node0x529cae0 -> Node0x529cb30;
	Node0x529cb30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%53:\l53:                                               \l  %54 = phi i32 [ %52, %45 ], [ %41, %40 ]\l  %55 = phi i32 [ %51, %45 ], [ %42, %40 ]\l  %56 = add nsw i32 %13, 1\l  br i1 %27, label %57, label %69\l|{<s0>T|<s1>F}}"];
	Node0x529cb30:s0 -> Node0x529d880;
	Node0x529cb30:s1 -> Node0x529d8d0;
	Node0x529d880 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%57:\l57:                                               \l  %58 = icmp sgt i32 %13, -2\l  %59 = icmp slt i32 %56, %3\l  %60 = select i1 %58, i1 %59, i1 false\l  br i1 %60, label %61, label %69\l|{<s0>T|<s1>F}}"];
	Node0x529d880:s0 -> Node0x529dc10;
	Node0x529d880:s1 -> Node0x529d8d0;
	Node0x529dc10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%61:\l61:                                               \l  %62 = add nsw i32 %56, %28\l  %63 = sext i32 %62 to i64\l  %64 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %63\l  %65 = load i8, i8 addrspace(1)* %64, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %66 = zext i8 %65 to i32\l  %67 = add nuw nsw i32 %55, %66\l  %68 = add nuw nsw i32 %54, 1\l  br label %69\l}"];
	Node0x529dc10 -> Node0x529d8d0;
	Node0x529d8d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%69:\l69:                                               \l  %70 = phi i32 [ %68, %61 ], [ %54, %57 ], [ %54, %53 ]\l  %71 = phi i32 [ %67, %61 ], [ %55, %57 ], [ %55, %53 ]\l  %72 = icmp sgt i32 %21, -1\l  %73 = mul nsw i32 %21, %3\l  br i1 %72, label %74, label %86\l|{<s0>T|<s1>F}}"];
	Node0x529d8d0:s0 -> Node0x529e610;
	Node0x529d8d0:s1 -> Node0x529e660;
	Node0x529e610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%74:\l74:                                               \l  %75 = icmp sgt i32 %13, 0\l  %76 = icmp sle i32 %13, %3\l  %77 = select i1 %75, i1 %76, i1 false\l  br i1 %77, label %78, label %86\l|{<s0>T|<s1>F}}"];
	Node0x529e610:s0 -> Node0x529e970;
	Node0x529e610:s1 -> Node0x529e660;
	Node0x529e970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%78:\l78:                                               \l  %79 = add nsw i32 %29, %73\l  %80 = sext i32 %79 to i64\l  %81 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %80\l  %82 = load i8, i8 addrspace(1)* %81, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %83 = zext i8 %82 to i32\l  %84 = add nuw nsw i32 %71, %83\l  %85 = add nuw nsw i32 %70, 1\l  br label %86\l}"];
	Node0x529e970 -> Node0x529e660;
	Node0x529e660 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%86:\l86:                                               \l  %87 = phi i32 [ %85, %78 ], [ %70, %74 ], [ %70, %69 ]\l  %88 = phi i32 [ %84, %78 ], [ %71, %74 ], [ %71, %69 ]\l  %89 = icmp sgt i32 %13, -1\l  %90 = select i1 %72, i1 %89, i1 false\l  br i1 %90, label %91, label %99\l|{<s0>T|<s1>F}}"];
	Node0x529e660:s0 -> Node0x529f160;
	Node0x529e660:s1 -> Node0x529f1b0;
	Node0x529f160 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%91:\l91:                                               \l  %92 = add nsw i32 %13, %73\l  %93 = sext i32 %92 to i64\l  %94 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %93\l  %95 = load i8, i8 addrspace(1)* %94, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %96 = zext i8 %95 to i32\l  %97 = add nuw nsw i32 %88, %96\l  %98 = add nuw nsw i32 %87, 1\l  br label %99\l}"];
	Node0x529f160 -> Node0x529f1b0;
	Node0x529f1b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%99:\l99:                                               \l  %100 = phi i32 [ %98, %91 ], [ %87, %86 ]\l  %101 = phi i32 [ %97, %91 ], [ %88, %86 ]\l  br i1 %72, label %102, label %114\l|{<s0>T|<s1>F}}"];
	Node0x529f1b0:s0 -> Node0x529f860;
	Node0x529f1b0:s1 -> Node0x529f8b0;
	Node0x529f860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%102:\l102:                                              \l  %103 = icmp sgt i32 %13, -2\l  %104 = icmp slt i32 %56, %3\l  %105 = select i1 %103, i1 %104, i1 false\l  br i1 %105, label %106, label %114\l|{<s0>T|<s1>F}}"];
	Node0x529f860:s0 -> Node0x529fbc0;
	Node0x529f860:s1 -> Node0x529f8b0;
	Node0x529fbc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%106:\l106:                                              \l  %107 = add nsw i32 %56, %73\l  %108 = sext i32 %107 to i64\l  %109 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %108\l  %110 = load i8, i8 addrspace(1)* %109, align 1, !tbaa !7, !amdgpu.noclobber\l... !6\l  %111 = zext i8 %110 to i32\l  %112 = add nuw nsw i32 %101, %111\l  %113 = add nuw nsw i32 %100, 1\l  br label %114\l}"];
	Node0x529fbc0 -> Node0x529f8b0;
	Node0x529f8b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%114:\l114:                                              \l  %115 = phi i32 [ %113, %106 ], [ %100, %102 ], [ %100, %99 ]\l  %116 = phi i32 [ %112, %106 ], [ %101, %102 ], [ %101, %99 ]\l  %117 = add nsw i32 %21, 1\l  %118 = icmp sgt i32 %21, -2\l  %119 = icmp slt i32 %117, %2\l  %120 = mul nsw i32 %117, %3\l  br i1 %118, label %121, label %134\l|{<s0>T|<s1>F}}"];
	Node0x529f8b0:s0 -> Node0x52a04b0;
	Node0x529f8b0:s1 -> Node0x52a0500;
	Node0x52a04b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%121:\l121:                                              \l  %122 = icmp sgt i32 %13, 0\l  %123 = select i1 %119, i1 %122, i1 false\l  %124 = icmp sle i32 %13, %3\l  %125 = select i1 %123, i1 %124, i1 false\l  br i1 %125, label %126, label %134\l|{<s0>T|<s1>F}}"];
	Node0x52a04b0:s0 -> Node0x52a08c0;
	Node0x52a04b0:s1 -> Node0x52a0500;
	Node0x52a08c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%126:\l126:                                              \l  %127 = add nsw i32 %29, %120\l  %128 = sext i32 %127 to i64\l  %129 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %128\l  %130 = load i8, i8 addrspace(1)* %129, align 1, !tbaa !7, !amdgpu.noclobber\l... !6\l  %131 = zext i8 %130 to i32\l  %132 = add nuw nsw i32 %116, %131\l  %133 = add nuw nsw i32 %115, 1\l  br label %134\l}"];
	Node0x52a08c0 -> Node0x52a0500;
	Node0x52a0500 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%134:\l134:                                              \l  %135 = phi i1 [ %119, %126 ], [ %119, %121 ], [ false, %114 ]\l  %136 = phi i32 [ %133, %126 ], [ %115, %121 ], [ %115, %114 ]\l  %137 = phi i32 [ %132, %126 ], [ %116, %121 ], [ %116, %114 ]\l  %138 = icmp sgt i32 %13, -1\l  %139 = select i1 %135, i1 %138, i1 false\l  br i1 %139, label %140, label %148\l|{<s0>T|<s1>F}}"];
	Node0x52a0500:s0 -> Node0x52a15b0;
	Node0x52a0500:s1 -> Node0x52a1600;
	Node0x52a15b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%140:\l140:                                              \l  %141 = add nsw i32 %13, %120\l  %142 = sext i32 %141 to i64\l  %143 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %142\l  %144 = load i8, i8 addrspace(1)* %143, align 1, !tbaa !7, !amdgpu.noclobber\l... !6\l  %145 = zext i8 %144 to i32\l  %146 = add nuw nsw i32 %137, %145\l  %147 = add nuw nsw i32 %136, 1\l  br label %148\l}"];
	Node0x52a15b0 -> Node0x52a1600;
	Node0x52a1600 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%148:\l148:                                              \l  %149 = phi i32 [ %147, %140 ], [ %136, %134 ]\l  %150 = phi i32 [ %146, %140 ], [ %137, %134 ]\l  br i1 %118, label %151, label %164\l|{<s0>T|<s1>F}}"];
	Node0x52a1600:s0 -> Node0x52a1cb0;
	Node0x52a1600:s1 -> Node0x52a1d00;
	Node0x52a1cb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%151:\l151:                                              \l  %152 = icmp sgt i32 %13, -2\l  %153 = select i1 %119, i1 %152, i1 false\l  %154 = icmp slt i32 %56, %3\l  %155 = select i1 %153, i1 %154, i1 false\l  br i1 %155, label %156, label %164\l|{<s0>T|<s1>F}}"];
	Node0x52a1cb0:s0 -> Node0x52a20c0;
	Node0x52a1cb0:s1 -> Node0x52a1d00;
	Node0x52a20c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%156:\l156:                                              \l  %157 = add nsw i32 %56, %120\l  %158 = sext i32 %157 to i64\l  %159 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %158\l  %160 = load i8, i8 addrspace(1)* %159, align 1, !tbaa !7, !amdgpu.noclobber\l... !6\l  %161 = zext i8 %160 to i32\l  %162 = add nuw nsw i32 %150, %161\l  %163 = add nuw nsw i32 %149, 1\l  br label %164\l}"];
	Node0x52a20c0 -> Node0x52a1d00;
	Node0x52a1d00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%164:\l164:                                              \l  %165 = phi i32 [ %163, %156 ], [ %149, %151 ], [ %149, %148 ]\l  %166 = phi i32 [ %162, %156 ], [ %150, %151 ], [ %150, %148 ]\l  %167 = trunc i32 %166 to i16\l  %168 = trunc i32 %165 to i16\l  %169 = udiv i16 %167, %168\l  %170 = trunc i16 %169 to i8\l  %171 = add nsw i32 %73, %13\l  %172 = sext i32 %171 to i64\l  %173 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %172\l  store i8 %170, i8 addrspace(1)* %173, align 1, !tbaa !7\l  br label %174\l}"];
	Node0x52a1d00 -> Node0x529ba10;
	Node0x529ba10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%174:\l174:                                              \l  ret void\l}"];
}
