==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:12:58 ; elapsed = 00:18:50 . Memory (MB): peak = 772.609 ; gain = 400.004 ; free physical = 2059 ; free virtual = 11509
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:12:58 ; elapsed = 00:18:50 . Memory (MB): peak = 772.609 ; gain = 400.004 ; free physical = 2059 ; free virtual = 11509
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:12:59 ; elapsed = 00:18:52 . Memory (MB): peak = 772.609 ; gain = 400.004 ; free physical = 2057 ; free virtual = 11510
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div7_chunk' into 'int_27_div7' (test.cpp:7598) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div7' (test.cpp:7622) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div7' into 'operator_float_div7' (test.cpp:7653) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div7' (test.cpp:7655) automatically.
WARNING: [SYNCHK 200-23] test.cpp:7597: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:13:00 ; elapsed = 00:18:52 . Memory (MB): peak = 772.609 ; gain = 400.004 ; free physical = 2015 ; free virtual = 11470
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:7594) in function 'int_27_div7' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div7' into 'lut_div7_chunk' (test.cpp:3956) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div7' into 'lut_div7_chunk' (test.cpp:3957) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div7' into 'lut_div7_chunk' (test.cpp:3958) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div7' into 'lut_div7_chunk' (test.cpp:3959) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div7' into 'lut_div7_chunk' (test.cpp:3960) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div7' into 'lut_div7_chunk' (test.cpp:3961) automatically.
INFO: [XFORM 203-602] Inlining function 'int_27_div7' into 'operator_int_27_div7' (test.cpp:7606) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div7' (test.cpp:7622) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div7' into 'operator_float_div7' (test.cpp:7653) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div7' (test.cpp:7655) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7635:7) in function 'operator_float_div7'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:7636:8) to (test.cpp:7654:3) in function 'operator_float_div7'... converting 11 basic blocks.
INFO: [XFORM 203-602] Inlining function 'lut_div7_chunk' into 'operator_float_div7' (test.cpp:7598->test.cpp:7606->test.cpp:7653) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:13:00 ; elapsed = 00:18:53 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 1977 ; free virtual = 11434
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:13:01 ; elapsed = 00:18:53 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 1968 ; free virtual = 11425
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div7' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div7/in' to 'operator_float_div7/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (14.767ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mux' operation ('agg_result_V_i_i2', test.cpp:2747->test.cpp:3956->test.cpp:7598->test.cpp:7606->test.cpp:7653) (1.96 ns)
	'mux' operation ('agg_result_V_i_i3', test.cpp:2747->test.cpp:3956->test.cpp:7598->test.cpp:7606->test.cpp:7653) (1.96 ns)
	'mux' operation ('agg_result_V_i_i4', test.cpp:2747->test.cpp:3956->test.cpp:7598->test.cpp:7606->test.cpp:7653) (1.96 ns)
	'mux' operation ('agg_result_V_i_i5', test.cpp:2747->test.cpp:3956->test.cpp:7598->test.cpp:7606->test.cpp:7653) (1.96 ns)
	'mux' operation ('agg_result_V_i2_i6', test.cpp:2747->test.cpp:3956->test.cpp:7598->test.cpp:7606->test.cpp:7653) (1.96 ns)
	'mux' operation ('agg_result_V_i_i7', test.cpp:2747->test.cpp:3956->test.cpp:7598->test.cpp:7606->test.cpp:7653) (1.96 ns)
	'mux' operation ('agg_result_V_i6_i8', test.cpp:2747->test.cpp:3956->test.cpp:7598->test.cpp:7606->test.cpp:7653) (1.96 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<23 + 1024 * 0, false>.V', test.cpp:7237->test.cpp:7622) ('new_mant.V', test.cpp:7653) (1.06 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 222.95 seconds; current allocated memory: 377.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 380.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div7/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div7' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div7_mux_646_1_1_1' to 'operator_float_dibkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dibkb': 54 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div7'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 394.266 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:13:03 ; elapsed = 00:18:55 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 1923 ; free virtual = 11387
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div7.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div7.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div7.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div9'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:07:16 ; elapsed = 00:15:02 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 1981 ; free virtual = 10228
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:07:16 ; elapsed = 00:15:02 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 1981 ; free virtual = 10228
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:07:17 ; elapsed = 00:15:02 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 1984 ; free virtual = 10230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div7_chunk' into 'int_27_div7' (test.cpp:481) automatically.
INFO: [XFORM 203-602] Inlining function 'int_27_div7' into 'operator_int_27_div7' (test.cpp:488) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div7' (test.cpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div7' into 'operator_float_div7' (test.cpp:532) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div7' (test.cpp:537) automatically.
WARNING: [SYNCHK 200-23] test.cpp:480: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:17 ; elapsed = 00:15:03 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 1980 ; free virtual = 10226
INFO: [XFORM 203-602] Inlining function 'lut_div7_chunk' into 'int_27_div7' (test.cpp:481) automatically.
INFO: [XFORM 203-602] Inlining function 'int_27_div7' into 'operator_int_27_div7' (test.cpp:488) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div7' (test.cpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div7' into 'operator_float_div7' (test.cpp:532) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div7' (test.cpp:537) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:479:6) in function 'operator_float_div7'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:17 ; elapsed = 00:15:03 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 1952 ; free virtual = 10199
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:17 ; elapsed = 00:15:03 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 1948 ; free virtual = 10196
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div7' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div7/in' to 'operator_float_div7/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 223.84 seconds; current allocated memory: 241.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 241.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div7/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div7' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div7_r0' to 'operator_float_dibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div7_r1' to 'operator_float_dicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div7_r2' to 'operator_float_didEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div7_q0' to 'operator_float_dieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div7_q1' to 'operator_float_difYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div7_q2' to 'operator_float_dig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div7_lshr_23ns_8ns_23_4_1' to 'operator_float_dihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div7_shl_32ns_8ns_32_4_1' to 'operator_float_diibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div7_lshr_27ns_5ns_27_4_1' to 'operator_float_dijbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_diibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_dijbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div7'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 242.716 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dihbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_diibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dijbC'
INFO: [RTMG 210-279] Implementing memory 'operator_float_dibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dicud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_didEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dieOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_difYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_float_dig8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:19 ; elapsed = 00:15:04 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 1945 ; free virtual = 10195
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div7.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div7.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div7.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div9'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:07:40 ; elapsed = 00:11:48 . Memory (MB): peak = 628.609 ; gain = 256.000 ; free physical = 2137 ; free virtual = 9787
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:07:40 ; elapsed = 00:11:48 . Memory (MB): peak = 628.609 ; gain = 256.000 ; free physical = 2137 ; free virtual = 9787
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:07:41 ; elapsed = 00:11:49 . Memory (MB): peak = 628.609 ; gain = 256.000 ; free physical = 2137 ; free virtual = 9786
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_27_div7' into 'operator_int_27_div7' (test.cpp:558) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div7' (test.cpp:573) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div7' into 'operator_float_div7' (test.cpp:602) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div7' (test.cpp:607) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:41 ; elapsed = 00:11:49 . Memory (MB): peak = 628.609 ; gain = 256.000 ; free physical = 2134 ; free virtual = 9786
INFO: [XFORM 203-602] Inlining function 'int_27_div7' into 'operator_int_27_div7' (test.cpp:558) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div7' (test.cpp:573) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div7' into 'operator_float_div7' (test.cpp:602) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div7' (test.cpp:607) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:608:3) in function 'operator_float_div7'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:42 ; elapsed = 00:11:49 . Memory (MB): peak = 629.117 ; gain = 256.508 ; free physical = 2106 ; free virtual = 9760
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:42 ; elapsed = 00:11:49 . Memory (MB): peak = 629.117 ; gain = 256.508 ; free physical = 2101 ; free virtual = 9756
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div7' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div7/in' to 'operator_float_div7/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div7_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 233.64 seconds; current allocated memory: 218.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 218.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 218.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 218.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div7_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div7_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 219.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div7/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div7' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div7_lshr_23ns_8ns_23_4_1' to 'operator_float_dibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div7_shl_32ns_8ns_32_4_1' to 'operator_float_dicud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dibkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_dicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div7'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 220.468 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div7_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div7_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div7_chunk_r2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div7_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div7_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div7_chunk_q2_rom' using distributed ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dibkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dicud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:43 ; elapsed = 00:11:51 . Memory (MB): peak = 629.117 ; gain = 256.508 ; free physical = 2087 ; free virtual = 9747
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div7.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div7.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div7.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div9'.
INFO: [HLS 200-10] Cleaning up the solution database.
