{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 12:34:26 2016 " "Info: Processing started: Tue Apr 05 12:34:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Csa_16bit -c Csa_16bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Csa_16bit -c Csa_16bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[1\] " "Info: Assuming node \"key\[1\]\" is an undefined clock" {  } { { "Csa_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "key\[1\] register ff_asyncrst_sign16bit:reg01\|Q\[10\] register ff_asyncrst_sign16bit:reg03\|Q\[1\] 208.33 MHz 4.8 ns Internal " "Info: Clock \"key\[1\]\" has Internal fmax of 208.33 MHz between source register \"ff_asyncrst_sign16bit:reg01\|Q\[10\]\" and destination register \"ff_asyncrst_sign16bit:reg03\|Q\[1\]\" (period= 4.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.588 ns + Longest register register " "Info: + Longest register to register delay is 4.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ff_asyncrst_sign16bit:reg01\|Q\[10\] 1 REG LCFF_X44_Y33_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 4; REG Node = 'ff_asyncrst_sign16bit:reg01\|Q\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ff_asyncrst_sign16bit:reg01|Q[10] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.413 ns) 0.956 ns full_adder_16bit:adder\|full_adder_4bit:add31\|carry\[3\]~0 2 COMB LCCOMB_X44_Y33_N4 3 " "Info: 2: + IC(0.543 ns) + CELL(0.413 ns) = 0.956 ns; Loc. = LCCOMB_X44_Y33_N4; Fanout = 3; COMB Node = 'full_adder_16bit:adder\|full_adder_4bit:add31\|carry\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { ff_asyncrst_sign16bit:reg01|Q[10] full_adder_16bit:adder|full_adder_4bit:add31|carry[3]~0 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_4bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.420 ns) 1.837 ns full_adder_16bit:adder\|full_adder_4bit:add30\|carry_o~0 3 COMB LCCOMB_X44_Y33_N16 1 " "Info: 3: + IC(0.461 ns) + CELL(0.420 ns) = 1.837 ns; Loc. = LCCOMB_X44_Y33_N16; Fanout = 1; COMB Node = 'full_adder_16bit:adder\|full_adder_4bit:add30\|carry_o~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { full_adder_16bit:adder|full_adder_4bit:add31|carry[3]~0 full_adder_16bit:adder|full_adder_4bit:add30|carry_o~0 } "NODE_NAME" } } { "full_adder_4bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_4bit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.438 ns) 2.954 ns full_adder_16bit:adder\|c_add3~1 4 COMB LCCOMB_X45_Y33_N28 3 " "Info: 4: + IC(0.679 ns) + CELL(0.438 ns) = 2.954 ns; Loc. = LCCOMB_X45_Y33_N28; Fanout = 3; COMB Node = 'full_adder_16bit:adder\|c_add3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { full_adder_16bit:adder|full_adder_4bit:add30|carry_o~0 full_adder_16bit:adder|c_add3~1 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.420 ns) 4.111 ns full_adder_16bit:adder\|sum\[1\]~1 5 COMB LCCOMB_X44_Y34_N12 1 " "Info: 5: + IC(0.737 ns) + CELL(0.420 ns) = 4.111 ns; Loc. = LCCOMB_X44_Y34_N12; Fanout = 1; COMB Node = 'full_adder_16bit:adder\|sum\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { full_adder_16bit:adder|c_add3~1 full_adder_16bit:adder|sum[1]~1 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.504 ns full_adder_16bit:adder\|sum\[1\]~2 6 COMB LCCOMB_X44_Y34_N10 1 " "Info: 6: + IC(0.243 ns) + CELL(0.150 ns) = 4.504 ns; Loc. = LCCOMB_X44_Y34_N10; Fanout = 1; COMB Node = 'full_adder_16bit:adder\|sum\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { full_adder_16bit:adder|sum[1]~1 full_adder_16bit:adder|sum[1]~2 } "NODE_NAME" } } { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/full_adder_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.588 ns ff_asyncrst_sign16bit:reg03\|Q\[1\] 7 REG LCFF_X44_Y34_N11 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 4.588 ns; Loc. = LCFF_X44_Y34_N11; Fanout = 1; REG Node = 'ff_asyncrst_sign16bit:reg03\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { full_adder_16bit:adder|sum[1]~2 ff_asyncrst_sign16bit:reg03|Q[1] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.925 ns ( 41.96 % ) " "Info: Total cell delay = 1.925 ns ( 41.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.663 ns ( 58.04 % ) " "Info: Total interconnect delay = 2.663 ns ( 58.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.588 ns" { ff_asyncrst_sign16bit:reg01|Q[10] full_adder_16bit:adder|full_adder_4bit:add31|carry[3]~0 full_adder_16bit:adder|full_adder_4bit:add30|carry_o~0 full_adder_16bit:adder|c_add3~1 full_adder_16bit:adder|sum[1]~1 full_adder_16bit:adder|sum[1]~2 ff_asyncrst_sign16bit:reg03|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.588 ns" { ff_asyncrst_sign16bit:reg01|Q[10] {} full_adder_16bit:adder|full_adder_4bit:add31|carry[3]~0 {} full_adder_16bit:adder|full_adder_4bit:add30|carry_o~0 {} full_adder_16bit:adder|c_add3~1 {} full_adder_16bit:adder|sum[1]~1 {} full_adder_16bit:adder|sum[1]~2 {} ff_asyncrst_sign16bit:reg03|Q[1] {} } { 0.000ns 0.543ns 0.461ns 0.679ns 0.737ns 0.243ns 0.000ns } { 0.000ns 0.413ns 0.420ns 0.438ns 0.420ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 2.682 ns + Shortest register " "Info: + Shortest clock path from clock \"key\[1\]\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns key\[1\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Csa_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns key\[1\]~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { key[1] key[1]~clkctrl } "NODE_NAME" } } { "Csa_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns ff_asyncrst_sign16bit:reg03\|Q\[1\] 3 REG LCFF_X44_Y34_N11 1 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X44_Y34_N11; Fanout = 1; REG Node = 'ff_asyncrst_sign16bit:reg03\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { key[1]~clkctrl ff_asyncrst_sign16bit:reg03|Q[1] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg03|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg03|Q[1] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"key\[1\]\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns key\[1\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Csa_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns key\[1\]~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { key[1] key[1]~clkctrl } "NODE_NAME" } } { "Csa_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns ff_asyncrst_sign16bit:reg01\|Q\[10\] 3 REG LCFF_X44_Y33_N1 4 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X44_Y33_N1; Fanout = 4; REG Node = 'ff_asyncrst_sign16bit:reg01\|Q\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[10] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg01|Q[10] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg03|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg03|Q[1] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg01|Q[10] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.588 ns" { ff_asyncrst_sign16bit:reg01|Q[10] full_adder_16bit:adder|full_adder_4bit:add31|carry[3]~0 full_adder_16bit:adder|full_adder_4bit:add30|carry_o~0 full_adder_16bit:adder|c_add3~1 full_adder_16bit:adder|sum[1]~1 full_adder_16bit:adder|sum[1]~2 ff_asyncrst_sign16bit:reg03|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.588 ns" { ff_asyncrst_sign16bit:reg01|Q[10] {} full_adder_16bit:adder|full_adder_4bit:add31|carry[3]~0 {} full_adder_16bit:adder|full_adder_4bit:add30|carry_o~0 {} full_adder_16bit:adder|c_add3~1 {} full_adder_16bit:adder|sum[1]~1 {} full_adder_16bit:adder|sum[1]~2 {} ff_asyncrst_sign16bit:reg03|Q[1] {} } { 0.000ns 0.543ns 0.461ns 0.679ns 0.737ns 0.243ns 0.000ns } { 0.000ns 0.413ns 0.420ns 0.438ns 0.420ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg03|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg03|Q[1] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg01|Q[10] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ff_asyncrst_sign16bit:reg01\|Q\[1\] sw\[17\] key\[1\] 4.866 ns register " "Info: tsu for register \"ff_asyncrst_sign16bit:reg01\|Q\[1\]\" (data pin = \"sw\[17\]\", clock pin = \"key\[1\]\") is 4.866 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.583 ns + Longest pin register " "Info: + Longest pin to register delay is 7.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns sw\[17\] 1 PIN PIN_U10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U10; Fanout = 1; PIN Node = 'sw\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[17] } "NODE_NAME" } } { "Csa_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.508 ns) + CELL(0.149 ns) 7.499 ns ff_asyncrst_sign16bit:reg01\|Q\[1\]~feeder 2 COMB LCCOMB_X46_Y33_N8 1 " "Info: 2: + IC(6.508 ns) + CELL(0.149 ns) = 7.499 ns; Loc. = LCCOMB_X46_Y33_N8; Fanout = 1; COMB Node = 'ff_asyncrst_sign16bit:reg01\|Q\[1\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.657 ns" { sw[17] ff_asyncrst_sign16bit:reg01|Q[1]~feeder } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.583 ns ff_asyncrst_sign16bit:reg01\|Q\[1\] 3 REG LCFF_X46_Y33_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.583 ns; Loc. = LCFF_X46_Y33_N9; Fanout = 2; REG Node = 'ff_asyncrst_sign16bit:reg01\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ff_asyncrst_sign16bit:reg01|Q[1]~feeder ff_asyncrst_sign16bit:reg01|Q[1] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.075 ns ( 14.18 % ) " "Info: Total cell delay = 1.075 ns ( 14.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.508 ns ( 85.82 % ) " "Info: Total interconnect delay = 6.508 ns ( 85.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.583 ns" { sw[17] ff_asyncrst_sign16bit:reg01|Q[1]~feeder ff_asyncrst_sign16bit:reg01|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.583 ns" { sw[17] {} sw[17]~combout {} ff_asyncrst_sign16bit:reg01|Q[1]~feeder {} ff_asyncrst_sign16bit:reg01|Q[1] {} } { 0.000ns 0.000ns 6.508ns 0.000ns } { 0.000ns 0.842ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"key\[1\]\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns key\[1\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Csa_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns key\[1\]~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { key[1] key[1]~clkctrl } "NODE_NAME" } } { "Csa_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns ff_asyncrst_sign16bit:reg01\|Q\[1\] 3 REG LCFF_X46_Y33_N9 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X46_Y33_N9; Fanout = 2; REG Node = 'ff_asyncrst_sign16bit:reg01\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[1] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg01|Q[1] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.583 ns" { sw[17] ff_asyncrst_sign16bit:reg01|Q[1]~feeder ff_asyncrst_sign16bit:reg01|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.583 ns" { sw[17] {} sw[17]~combout {} ff_asyncrst_sign16bit:reg01|Q[1]~feeder {} ff_asyncrst_sign16bit:reg01|Q[1] {} } { 0.000ns 0.000ns 6.508ns 0.000ns } { 0.000ns 0.842ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg01|Q[1] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "key\[1\] output\[10\] ff_asyncrst_sign16bit:reg03\|Q\[10\] 9.812 ns register " "Info: tco from clock \"key\[1\]\" to destination pin \"output\[10\]\" through register \"ff_asyncrst_sign16bit:reg03\|Q\[10\]\" is 9.812 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] source 2.681 ns + Longest register " "Info: + Longest clock path from clock \"key\[1\]\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns key\[1\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Csa_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns key\[1\]~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { key[1] key[1]~clkctrl } "NODE_NAME" } } { "Csa_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns ff_asyncrst_sign16bit:reg03\|Q\[10\] 3 REG LCFF_X47_Y33_N21 1 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X47_Y33_N21; Fanout = 1; REG Node = 'ff_asyncrst_sign16bit:reg03\|Q\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { key[1]~clkctrl ff_asyncrst_sign16bit:reg03|Q[10] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg03|Q[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg03|Q[10] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.881 ns + Longest register pin " "Info: + Longest register to pin delay is 6.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ff_asyncrst_sign16bit:reg03\|Q\[10\] 1 REG LCFF_X47_Y33_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y33_N21; Fanout = 1; REG Node = 'ff_asyncrst_sign16bit:reg03\|Q\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ff_asyncrst_sign16bit:reg03|Q[10] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.073 ns) + CELL(2.808 ns) 6.881 ns output\[10\] 2 PIN PIN_AE22 0 " "Info: 2: + IC(4.073 ns) + CELL(2.808 ns) = 6.881 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'output\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.881 ns" { ff_asyncrst_sign16bit:reg03|Q[10] output[10] } "NODE_NAME" } } { "Csa_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 40.81 % ) " "Info: Total cell delay = 2.808 ns ( 40.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.073 ns ( 59.19 % ) " "Info: Total interconnect delay = 4.073 ns ( 59.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.881 ns" { ff_asyncrst_sign16bit:reg03|Q[10] output[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.881 ns" { ff_asyncrst_sign16bit:reg03|Q[10] {} output[10] {} } { 0.000ns 4.073ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg03|Q[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg03|Q[10] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.881 ns" { ff_asyncrst_sign16bit:reg03|Q[10] output[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.881 ns" { ff_asyncrst_sign16bit:reg03|Q[10] {} output[10] {} } { 0.000ns 4.073ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ff_asyncrst_sign16bit:reg01\|Q\[12\] sw\[28\] key\[1\] 0.227 ns register " "Info: th for register \"ff_asyncrst_sign16bit:reg01\|Q\[12\]\" (data pin = \"sw\[28\]\", clock pin = \"key\[1\]\") is 0.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 2.682 ns + Longest register " "Info: + Longest clock path from clock \"key\[1\]\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns key\[1\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "Csa_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns key\[1\]~clkctrl 2 COMB CLKCTRL_G3 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'key\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { key[1] key[1]~clkctrl } "NODE_NAME" } } { "Csa_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns ff_asyncrst_sign16bit:reg01\|Q\[12\] 3 REG LCFF_X44_Y34_N13 3 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X44_Y34_N13; Fanout = 3; REG Node = 'ff_asyncrst_sign16bit:reg01\|Q\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[12] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg01|Q[12] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.721 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns sw\[28\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'sw\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[28] } "NODE_NAME" } } { "Csa_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/Csa_16bit.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.366 ns) 2.721 ns ff_asyncrst_sign16bit:reg01\|Q\[12\] 2 REG LCFF_X44_Y34_N13 3 " "Info: 2: + IC(1.376 ns) + CELL(0.366 ns) = 2.721 ns; Loc. = LCFF_X44_Y34_N13; Fanout = 3; REG Node = 'ff_asyncrst_sign16bit:reg01\|Q\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { sw[28] ff_asyncrst_sign16bit:reg01|Q[12] } "NODE_NAME" } } { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/CSA 16bit/ff_asyncrst_sign16bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 49.43 % ) " "Info: Total cell delay = 1.345 ns ( 49.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.376 ns ( 50.57 % ) " "Info: Total interconnect delay = 1.376 ns ( 50.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { sw[28] ff_asyncrst_sign16bit:reg01|Q[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { sw[28] {} sw[28]~combout {} ff_asyncrst_sign16bit:reg01|Q[12] {} } { 0.000ns 0.000ns 1.376ns } { 0.000ns 0.979ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { key[1] key[1]~clkctrl ff_asyncrst_sign16bit:reg01|Q[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { key[1] {} key[1]~combout {} key[1]~clkctrl {} ff_asyncrst_sign16bit:reg01|Q[12] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { sw[28] ff_asyncrst_sign16bit:reg01|Q[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { sw[28] {} sw[28]~combout {} ff_asyncrst_sign16bit:reg01|Q[12] {} } { 0.000ns 0.000ns 1.376ns } { 0.000ns 0.979ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 12:34:27 2016 " "Info: Processing ended: Tue Apr 05 12:34:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
