# Vermilion

> [!WARNING]
> Vermilion is very much ***in development*** and may not function as expected, or at all.

Vermilion is a [Verilog], [Verilog-AMS], [SystemVerilog], [VHDL], and [VHDL-AMS] linter and formatter, and language server.

## License

Vermilion is licensed under the [BSD-3-Clause], the full text of which can be found in the [`LICENSE`] file in the root of the [git repository].

The Vermilion documentation is licensed under the [CC-BY-SA 4.0], the full text of which can be found in the [`LICENSE.docs`] file in the root of the [git repository].

[Verilog]: https://standards.ieee.org/ieee/1364/3641/
[Verilog-AMS]: https://www.accellera.org/downloads/standards/v-ams
[SystemVerilog]: https://standards.ieee.org/ieee/1800/7743/
[VHDL]: https://standards.ieee.org/ieee/1076/5179/
[VHDL-AMS]: https://standards.ieee.org/ieee/1076.1/5180/
[BSD-3-Clause]: https://spdx.org/licenses/BSD-3-Clause.html
[`LICENSE`]: https://github.com/shrine-maiden-heavy-industries/vermilion/blob/main/LICENSE
[CC-BY-SA 4.0]: https://creativecommons.org/licenses/by-sa/4.0/
[`LICENSE.docs`]: https://github.com/shrine-maiden-heavy-industries/vermilion/blob/main/LICENSE.docs
[git repository]: https://github.com/shrine-maiden-heavy-industries/vermilion
