# run openocd riscv compliance tests
debug_level 2
adapter_khz     10000

interface remote_bitbang
remote_bitbang_host localhost

if {[info exists ::env(JTAG_VPI_PORT)]} {
   puts "Waiting on port $::env(JTAG_VPI_PORT)"
   remote_bitbang_port $::env(JTAG_VPI_PORT)
} else {
   puts "Waiting on port 9999"
   remote_bitbang_port 9999
}

set _CHIPNAME riscv
jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x249511C3

foreach t [jtag names] {
    puts [format "TAP: %s\n" $t]
}

set _TARGETNAME $_CHIPNAME.cpu
#target create $_TARGETNAME riscv -chain-position $_TARGETNAME -coreid 0x3e0
target create $_TARGETNAME riscv -chain-position $_TARGETNAME -rtos riscv

riscv set_reset_timeout_sec 2000
riscv set_command_timeout_sec 2000

# prefer to use sba for system bus access
riscv set_prefer_sba on

# dump jtag chain
scan_chain

echo "initalizing ..."
init

echo "halting..."
halt

echo "finished"
shutdown
