+====================+===================+=================================+
| Launch Setup Clock | Launch Hold Clock | Pin                             |
+====================+===================+=================================+
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]_rep__2/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[2]_rep__3/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep__5/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep__6/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__3/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep/CE     |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep__0/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[2]_rep__5/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep__3/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]_rep__8/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]/CE         |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[8]_rep__0/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep__1/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep__10/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]_rep__13/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep__8/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[7]/CE         |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[7]_rep__0/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]_rep__0/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[8]_rep/CE     |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[2]/CE         |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[8]/CE         |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[9]/CE         |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[5]_rep__7/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__12/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[5]_rep__3/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[5]_rep__4/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__11/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__6/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[6]_rep__0/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__15/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__2/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[6]_rep__3/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__5/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep__9/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[7]_rep/CE     |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]_rep__1/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[2]_rep__11/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[6]/CE         |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep__4/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[6]_rep__2/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]_rep__9/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__7/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]/CE         |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep__11/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[5]_rep__8/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[6]_rep/CE     |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep__7/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[2]_rep__9/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep/CE     |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]_rep__11/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep__12/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[5]_rep__6/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]_rep__3/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[2]_rep__2/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]_rep__4/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__4/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[2]_rep__8/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[2]_rep__0/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[9]_rep/CE     |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[2]_rep__1/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]_rep__5/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[6]_rep__1/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]_rep/CE     |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__9/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__1/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[9]_rep__0/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[2]_rep__4/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]/CE         |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__10/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep__13/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[2]_rep__10/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__13/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[5]_rep/CE     |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__8/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__0/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[5]_rep__5/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep__2/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__14/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[2]_rep__6/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[5]_rep__1/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[8]_rep__1/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[2]_rep/CE     |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]_rep__6/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]_rep__7/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[2]_rep__7/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[5]/CE         |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[5]_rep__0/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[5]_rep__2/CE  |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]_rep__10/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]_rep__12/CE |
+--------------------+-------------------+---------------------------------+
