/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/dist_mem_gen_v8_0_12
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap dist_mem_gen_v8_0_12 /home/feilong/Storages/fpga/000_vivado_sim_linux32/dist_mem_gen_v8_0_12
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work dist_mem_gen_v8_0_12 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/dist_mem_gen_v8_0_12/.cxl.verilog.dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12.lin64.cmf
