// Seed: 397256749
module module_0 (
    output tri  id_0,
    input  wor  id_1,
    input  tri1 id_2
);
  assign id_0 = id_2;
  module_2 modCall_1 (id_2);
  assign modCall_1.id_4 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1,
    output tri0 id_2,
    output tri0 id_3
);
  tri id_5;
  assign id_5 = id_0;
  supply0 id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.type_1 = 0;
  assign id_1 = 1'b0;
  assign id_3 = id_6;
endmodule
module module_2 (
    input wire id_0
);
  wire id_2;
  wire id_4 = 1;
endmodule
