From 9d893252f05765fc5ced2aedf28c9ab7c01b1b34 Mon Sep 17 00:00:00 2001
From: Tudor Laurentiu <laurentiu.tudor@freescale.com>
Date: Thu, 5 Jul 2012 15:23:32 +0000
Subject: [PATCH 049/227] Add 'regs' and 'compatible' properties to l2 cache
 nodes

Signed-off-by: Laurentiu Tudor <Laurentiu.Tudor@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
[Kevin: Original patch taken from fsl sdk 1.3.1
QorIQ-SDK-V1.3.1-SOURCE-20121220-yocto.iso.]
Signed-off-by: Kevin Hao <kexin.hao@windriver.com>
---
 arch/powerpc/boot/dts/fsl/t4240si-post.dtsi |    6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/arch/powerpc/boot/dts/fsl/t4240si-post.dtsi b/arch/powerpc/boot/dts/fsl/t4240si-post.dtsi
index ae06f5d..21053c4 100644
--- a/arch/powerpc/boot/dts/fsl/t4240si-post.dtsi
+++ b/arch/powerpc/boot/dts/fsl/t4240si-post.dtsi
@@ -256,12 +256,18 @@
 	 * removed once u-boot can create cpu node with cache info.
 	 */
 	L2_1: l2-cache-controller@c20000 {
+		compatible = "fsl,t4240-l2-cache-controller";
+		reg = <0xc20000 0x40000>;
 		next-level-cache = <&cpc>;
 	};
 	L2_2: l2-cache-controller@c60000 {
+		compatible = "fsl,t4240-l2-cache-controller";
+		reg = <0xc60000 0x40000>;
 		next-level-cache = <&cpc>;
 	};
 	L2_3: l2-cache-controller@ca0000 {
+		compatible = "fsl,t4240-l2-cache-controller";
+		reg = <0xca0000 0x40000>;
 		next-level-cache = <&cpc>;
 	};
 
-- 
1.7.9.7

