Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Rezaie/Xilinx-workspace/LabProject/cu_tb_isim_beh.exe -prj C:/Users/Rezaie/Xilinx-workspace/LabProject/cu_tb_beh.prj work.cu_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Rezaie/Xilinx-workspace/LabProject/half_adder.v" into library work
Analyzing Verilog file "C:/Users/Rezaie/Xilinx-workspace/LabProject/full_adder.v" into library work
Analyzing Verilog file "C:/Users/Rezaie/Xilinx-workspace/LabProject/comparator.v" into library work
Analyzing Verilog file "C:/Users/Rezaie/Xilinx-workspace/LabProject/one_bit_comparator.v" into library work
Analyzing Verilog file "C:/Users/Rezaie/Xilinx-workspace/LabProject/full_adder_substractor.v" into library work
Analyzing Verilog file "C:/Users/Rezaie/Xilinx-workspace/LabProject/JK_FF.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/Rezaie/Xilinx-workspace/LabProject/JK_FF.v" Line 32: Redeclaration of ansi port q is not allowed
Analyzing Verilog file "C:/Users/Rezaie/Xilinx-workspace/LabProject/eight_bit_comparator.v" into library work
Analyzing Verilog file "C:/Users/Rezaie/Xilinx-workspace/LabProject/eight_bit_adder_substractor.v" into library work
Analyzing Verilog file "C:/Users/Rezaie/Xilinx-workspace/LabProject/D_FF.v" into library work
WARNING:HDLCompiler:751 - "C:/Users/Rezaie/Xilinx-workspace/LabProject/D_FF.v" Line 31: Redeclaration of ansi port q is not allowed
Analyzing Verilog file "C:/Users/Rezaie/Xilinx-workspace/LabProject/seven_bit_counter.v" into library work
Analyzing Verilog file "C:/Users/Rezaie/Xilinx-workspace/LabProject/eight_bit_parallel_register.v" into library work
Analyzing Verilog file "C:/Users/Rezaie/Xilinx-workspace/LabProject/ALU.v" into library work
Analyzing Verilog file "C:/Users/Rezaie/Xilinx-workspace/LabProject/control_unit.v" into library work
Analyzing Verilog file "C:/Users/Rezaie/Xilinx-workspace/LabProject/cu_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:835 - "C:/Users/Rezaie/Xilinx-workspace/LabProject/control_unit.v" Line 42: Too many parameters for module instance r0
WARNING:HDLCompiler:327 - "C:/Users/Rezaie/Xilinx-workspace/LabProject/control_unit.v" Line 59: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:189 - "C:/Users/Rezaie/Xilinx-workspace/LabProject/eight_bit_comparator.v" Line 32: Size mismatch in connection of port <in_g>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Rezaie/Xilinx-workspace/LabProject/ALU.v" Line 37: Size mismatch in connection of port <b>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Rezaie/Xilinx-workspace/LabProject/control_unit.v" Line 59: Size mismatch in connection of port <load>. Formal port size is 3-bit while actual signal size is 65-bit.
Completed static elaboration
Compiling module comparator
Compiling module one_bit_comparator
Compiling module eight_bit_comparator
Compiling module half_adder
Compiling module full_adder
Compiling module full_adder_substractor
Compiling module eight_bit_adder_substractor
Compiling module ALU
Compiling module D_FF
Compiling module eight_bit_parallel_register
Compiling module JK_FF
Compiling module three_bit_counter
Compiling module control_unit
Compiling module cu_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 12 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable C:/Users/Rezaie/Xilinx-workspace/LabProject/cu_tb_isim_beh.exe
Fuse Memory Usage: 27696 KB
Fuse CPU Usage: 670 ms
