# PRO-TIP: Set editior syntax to bash (or sh)

################################################################################
# Tag Trace Replay Packet Format
#
# M = number of masters
# N = max(1, clog2(#_of_tag_clients))
# D = max(client_1_width, client_2_width, ..., client_n_width)
# L = clog2(D+1)
#
# |<    4-bits    >|< M-bits >|< N-bits >|<     1-bit    >|< L-bits >|< D-bits >|
# +----------------+----------+----------+----------------+----------+----------+
# | replay command | masterEn |  nodeID  | data_not_reset |  length  |   data   |
# +----------------+----------+----------+----------------+----------+----------+
#
# Replay Commands
#   0 = 0000 = Wait a cycle
#   1 = 0001 = Send data
#   2 = 0010 = Receive data
#   3 = 0011 = Assert done_o ouput signal
#   4 = 0100 = End test (calls $finish)
#   5 = 0101 = Wait for cycle_counter == 0
#   6 = 0110 = Initialize cycle_counter with a 16 bit number

################################################################################
# DESIGN SPECIFIC TAG INFO
#
# Number | Description            | Width
# -------+------------------------+-------
#    0   | Prev Link IO Control   | 3-bits
#    1   | Prev Link CORE Control | 2-bits
#    2   | Prev CT CORE Control   | 2-bits
#    3   | Next Link IO Control   | 3-bits
#    4   | Next Link CORE Control | 2-bits
#    5   | Next CT CORE Control   | 2-bits
#    6   | Router Control         | 5-bits
#
# Number of masters = 2
# Number of clients = 7
# Max data width = 5
#
# Packet lengths
# <4b-cmd> <2b-master en> <3b-nodeid> <1b-data not reset> <3b-length> <5b-data>
# <4b-cmd> <14b-immediate>
#
# There are 2 masters (ASIC and GW) but they are replicated systems. The lsb of
# the masterEn is the ASIC and the msb is the GW. The GW will be given WHID 0,0
# and the ASIC will be given WHID 1,0. Therefore, we want to keep the prev link
# of the GW in reset and the next link of the ASIC in reset.
#

################################################################################
#
# RESET BSG TAG MASTER
#
# First, we must reset the bsg_tag_master. To do this, we send a 1, then we
# send a bunch of 0's! By a bunch, the exact amount is (2^clog2(N+1+L+D))+1

# Send a full 0 packet to all masters
0001___11___000_0_000___00000

# Wait
0110___00000000100000
0101___00000000000000

####################################################################################################
#  ___  ___   ___ _____ ___ _____ ___    _   ___   ___ ___     ___ ___  __  __ ___ _    _____  __
# | _ )/ _ \ / _ \_   _/ __|_   _| _ \  /_\ | _ \ |_ _/ _ \   / __/ _ \|  \/  | _ \ |  | __\ \/ /
# | _ \ (_) | (_) || | \__ \ | | |   / / _ \|  _/  | | (_) | | (_| (_) | |\/| |  _/ |__| _| >  <
# |___/\___/ \___/ |_| |___/ |_| |_|_\/_/ \_\_|   |___\___/   \___\___/|_|  |_|_| |____|___/_/\_\
#
####################################################################################################

################################################################################
#
# RESET BSG TAG CLIENTS
#
# Next, we should reset each client node. To do this we send a packet
# that has all 1's for data, and has data_not_reset=0. The nodeID should
# be the ID of the client we are reseting, and length should be the
# corrent length of the packet. We should send this packet to each client.

#SEND  en  id=0 r l=3
0001___11___000_0_011___00111
#SEND  en  id=1 r l=2
0001___11___001_0_010___00011
#SEND  en  id=2 r l=2
0001___11___010_0_010___00011
#SEND  en  id=3 r l=3
0001___11___011_0_011___00111
#SEND  en  id=4 r l=2
0001___11___100_0_010___00011
#SEND  en  id=5 r l=2
0001___11___101_0_010___00011
#SEND  en  id=6 r l=5
0001___11___110_0_101___11111

################################################################################
#
# START CONFIGURATION
#
# The bsg tag network is now live! We can begin our configuration.

### STEP 1: INITIALIZE EVERYTHING

# Reset both ASIC and GW Prev Link IO Control
#SEND  en  id=0 d l=3   {up_link_reset, down_link_reset, async_token_reset}
0001___11___000_1_011___00110

# Reset both ASIC and GW Prev Link CORE Control
#SEND  en  id=1 d l=2   {up_link_reset, down_link_reset}
0001___11___001_1_010___00011

# Reset both ASIC and GW Prev CT CORE Control
#SEND  en  id=2 d l=2   {reset, fifo_reset}
0001___11___010_1_010___00011

# Reset both ASIC and GW Next Link IO Control
#SEND  en  id=3 d l=3   {up_link_reset, down_link_reset, async_token_reset}
0001___11___011_1_011___00110

# Reset both ASIC and GW Next Link CORE Control
#SEND  en  id=4 d l=2   {up_link_reset, down_link_reset}
0001___11___100_1_010___00011

# Reset both ASIC and GW Next CT CORE Control
#SEND  en  id=5 d l=2   {reset, fifo_reset}
0001___11___101_1_010___00011

# Reset ASIC Router Control and set cord to 1
#SEND  en  id=6 d l=5   {reset, cord}
0001___01___110_1_101___10001

# Reset GW Router Control and set cord to 0
#SEND  en  id=6 d l=5   {reset, cord}
0001___10___110_1_101___10000

### STEP 2: Perform async token resets

# Async token reset for ASIC Prev IO Link
#SEND  en  id=0 d l=3   {up_link_reset, down_link_reset, async_token_reset}
0001___01___000_1_011___00111
0001___01___000_1_011___00110

# Assert async token reset for GW Next IO Link
#SEND  en  id=3 d l=3   {up_link_reset, down_link_reset, async_token_reset}
0001___11___011_1_011___00111
0001___11___011_1_011___00110

### STEP 3: De-assert Upstream IO Links reset

# De-assert upstream reset for ASIC Prev IO Link
#SEND  en  id=0 d l=3   {up_link_reset, down_link_reset, async_token_reset}
0001___01___000_1_011___00010

# De-assert upstream reset for GW Next IO Link
#SEND  en  id=3 d l=3   {up_link_reset, down_link_reset, async_token_reset}
0001___10___011_1_011___00010

### STEP 4: De-assert Downstream IO Links reset

# De-assert downstream reset for ASIC Prev IO Link
#SEND  en  id=0 d l=3   {up_link_reset, down_link_reset, async_token_reset}
0001___01___000_1_011___00000

# De-assert downstream reset for GW Next IO Link
#SEND  en  id=3 d l=3   {up_link_reset, down_link_reset, async_token_reset}
0001___10___011_1_011___00000

### STEP 5/6: De-assert Upstream/Downstream CORE Links reset

# De-assert upstream/downstream reset for ASIC Prev CORE Link
#SEND  en  id=1 d l=2   {up_link_reset, down_link_reset}
0001___01___001_1_010___00000

# De-assert upstream/downstream reset for GW Next CORE Link
#SEND  en  id=4 d l=2   {up_link_reset, down_link_reset}
0001___10___100_1_010___00000

### STEP 7: De-assert CT reset and fifo reset

# De-assert reset and fifo_reset for ASIC Prev CT CORE Control
#SEND  en  id=2 d l=2   {reset, fifo_reset}
0001___01___010_1_010___00000

# De-assert reset and fifo_reset for GW Next CT CORE Control
#SEND  en  id=5 d l=2   {reset, fifo_reset}
0001___10___101_1_010___00000

### STEP 8: De-assert Router reset

# De-assert reset for ASIC Router Control
#SEND  en  id=6 d l=5   {reset, cord}
0001___01___110_1_101___00001

# De-assert reset for GW Router Control
#SEND  en  id=6 d l=5   {reset, cord}
0001___10___110_1_101___00000

################################################################################
#
# Done!
#
# Configuration is complete and we are out of reset. We should indicate we are
# done to allow the next part of the testbench to come alive.

# Wait
0110___00001111111111
0101___00000000000000

# Assert done_o
0011___00000000000000

