// Seed: 2943230235
module module_0;
  wand id_1;
  assign id_2 = 1;
  assign id_1 = id_2;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wand  id_4;
  uwire id_5;
  tri1  id_6;
  supply0 id_7, id_8;
  module_0 modCall_1 ();
  wire id_9, id_10;
  always id_5 = id_6 !== id_4;
  assign id_4 = {id_5{-1'd0}};
  assign id_3[-1 :-1][1][1][1'b0][1] = id_8 != -1 || -1;
endmodule
