
---------- Begin Simulation Statistics ----------
final_tick                               2017417956500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84249                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702484                       # Number of bytes of host memory used
host_op_rate                                    84521                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27950.63                       # Real time elapsed on the host
host_tick_rate                               72177919                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354816708                       # Number of instructions simulated
sim_ops                                    2362425604                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.017418                       # Number of seconds simulated
sim_ticks                                2017417956500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            89.037625                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              316055030                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           354967948                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         48295218                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        463353331                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          37502216                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       38332297                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          830081                       # Number of indirect misses.
system.cpu0.branchPred.lookups              595661224                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3962355                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801862                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         25900841                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555018982                       # Number of branches committed
system.cpu0.commit.bw_lim_events             59079082                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419471                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      123174613                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224750000                       # Number of instructions committed
system.cpu0.commit.committedOps            2228557145                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3722383277                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.598691                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.346435                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2639735209     70.92%     70.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    637741057     17.13%     88.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    162497832      4.37%     92.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    147649413      3.97%     96.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     46453566      1.25%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15796283      0.42%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8571995      0.23%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4858840      0.13%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     59079082      1.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3722383277                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44161688                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150859341                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691543750                       # Number of loads committed
system.cpu0.commit.membars                    7608881                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608887      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238734900     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695345604     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264748222     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228557145                       # Class of committed instruction
system.cpu0.commit.refs                     960093854                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224750000                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228557145                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.810294                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.810294                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            664217419                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             22408098                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           308844668                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2408478141                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1391511819                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1667274367                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              25916280                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             26778476                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10442441                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  595661224                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                419465772                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2368013202                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12764722                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          235                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2460299006                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          353                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               96621426                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.147900                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1343037745                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         353557246                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.610882                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3759362326                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.655459                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.904656                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2016977703     53.65%     53.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1298219131     34.53%     88.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               233733198      6.22%     94.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               166802875      4.44%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32658878      0.87%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6060644      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1102517      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     468      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3806912      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3759362326                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      26                       # number of floating regfile writes
system.cpu0.idleCycles                      268088630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            27847971                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               563975274                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.578776                       # Inst execution rate
system.cpu0.iew.exec_refs                  1033528657                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 271871298                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              559881931                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            762413690                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810822                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         14090422                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           273518347                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2351692824                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            761657359                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         20235298                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2330990754                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3763582                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6006762                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              25916280                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13940027                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       190283                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        35821643                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        83860                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16241                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7924709                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     70869940                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4968243                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16241                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1983171                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      25864800                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1034366847                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2307830110                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841099                       # average fanout of values written-back
system.cpu0.iew.wb_producers                870005427                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.573025                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2308078141                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2844684906                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1488821610                       # number of integer regfile writes
system.cpu0.ipc                              0.552397                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.552397                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611808      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1279748673     54.43%     54.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650120      0.79%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802410      0.16%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           772913909     32.87%     88.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          268499073     11.42%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2351226052                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     63                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                122                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           54                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                90                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4454218                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001894                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 712866     16.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3272339     73.47%     89.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               468993     10.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2348068399                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8466529074                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2307830056                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2474843439                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2340272880                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2351226052                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419944                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      123135676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           260548                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           473                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     37650495                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3759362326                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.625432                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.846637                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2109581820     56.12%     56.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1118234186     29.75%     85.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          386919287     10.29%     96.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          125543155      3.34%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15863537      0.42%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1194846      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1364034      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             380443      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             281018      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3759362326                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.583800                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35169189                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         7322599                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           762413690                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          273518347                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2891                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4027450956                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7385018                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              602043088                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421302305                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25462454                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1419868637                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14381848                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                62669                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2912301616                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2392788733                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1561195299                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1647176799                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23587443                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              25916280                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             64122060                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               139892990                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2912301572                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        235462                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8840                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52800693                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8831                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6014998838                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4740488388                       # The number of ROB writes
system.cpu0.timesIdled                       40828463                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2858                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.417641                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17564270                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18801877                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1780531                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31690419                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            920275                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         930129                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9854                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34899149                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47645                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801578                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1378307                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517128                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2866508                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405394                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12830349                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130066708                       # Number of instructions committed
system.cpu1.commit.committedOps             133868459                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    674986756                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.198328                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.865797                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    618497520     91.63%     91.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     28106447      4.16%     95.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9716976      1.44%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8943458      1.32%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2074690      0.31%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       872380      0.13%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3456477      0.51%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       452300      0.07%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2866508      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    674986756                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457125                       # Number of function calls committed.
system.cpu1.commit.int_insts                125272664                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890054                       # Number of loads committed
system.cpu1.commit.membars                    7603269                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603269      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77451037     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40691632     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122377      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133868459                       # Class of committed instruction
system.cpu1.commit.refs                      48814021                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130066708                       # Number of Instructions Simulated
system.cpu1.committedOps                    133868459                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.224344                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.224344                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            592894910                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               419062                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            16881822                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             152236008                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22849057                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52522721                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1379513                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1166763                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              7906078                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34899149                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22839293                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    651003312                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               349329                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     153657439                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3563476                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051359                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24767210                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18484545                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.226129                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         677552279                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.232395                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.674263                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               582403775     85.96%     85.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                55306777      8.16%     94.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23890131      3.53%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11196075      1.65%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3516166      0.52%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  716964      0.11%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  522087      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     291      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           677552279                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1960909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1477244                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31285128                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.210277                       # Inst execution rate
system.cpu1.iew.exec_refs                    51790937                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12356050                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              509888866                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39890117                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802299                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1476960                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12751435                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          146685387                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39434887                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1283552                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            142885703                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3486706                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3850716                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1379513                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11630598                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        52382                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1090942                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        40304                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1423                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3555                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3000063                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       827468                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1423                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       497048                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        980196                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 81308103                       # num instructions consuming a value
system.cpu1.iew.wb_count                    141879933                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.846471                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 68824981                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.208796                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     141931910                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               177595659                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95257636                       # number of integer regfile writes
system.cpu1.ipc                              0.191412                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.191412                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603373      5.27%      5.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84425188     58.56%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43533772     30.20%     94.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8606776      5.97%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             144169255                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3997697                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027729                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 581132     14.54%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3064017     76.64%     91.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               352544      8.82%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             140563563                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         970145271                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    141879921                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        159503494                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 135279645                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144169255                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405742                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12816927                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           256813                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           348                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5439172                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    677552279                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.212780                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.664458                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          586759144     86.60%     86.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           60514281      8.93%     95.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17455523      2.58%     98.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6148421      0.91%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4847718      0.72%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             604327      0.09%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             831349      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             234064      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             157452      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      677552279                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.212165                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23718423                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2294105                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39890117                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12751435                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       679513188                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3355304160                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              548787903                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89325019                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24519944                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26044215                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4609950                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                38524                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            187594279                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             150182553                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          100804124                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 55108347                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15936860                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1379513                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             46210169                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11479105                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       187594267                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22132                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               647                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 47810855                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           646                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   818818835                       # The number of ROB reads
system.cpu1.rob.rob_writes                  295970666                       # The number of ROB writes
system.cpu1.timesIdled                          56232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         13498799                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 5286                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13577251                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                319045                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18356081                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      36582867                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       748883                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       240312                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     96772956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7161442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    193533573                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7401754                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13882984                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5558585                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12668057                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              346                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            250                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4470277                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4470270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13882984                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2368                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     54936121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               54936121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1530357696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1530357696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18356225                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18356225    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18356225                       # Request fanout histogram
system.membus.respLayer1.occupancy        95005122747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         63535646002                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       738502300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   766258794.842072                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      6893500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1740778500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2013725445000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3692511500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    361720501                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       361720501                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    361720501                       # number of overall hits
system.cpu0.icache.overall_hits::total      361720501                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     57745271                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      57745271                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     57745271                       # number of overall misses
system.cpu0.icache.overall_misses::total     57745271                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 744000305492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 744000305492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 744000305492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 744000305492                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    419465772                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    419465772                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    419465772                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    419465772                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137664                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137664                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137664                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137664                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12884.177225                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12884.177225                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12884.177225                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12884.177225                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3637                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.821918                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     51765553                       # number of writebacks
system.cpu0.icache.writebacks::total         51765553                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5979685                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5979685                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5979685                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5979685                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     51765586                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     51765586                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     51765586                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     51765586                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 639016830494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 639016830494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 639016830494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 639016830494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.123408                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.123408                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.123408                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.123408                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12344.433433                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12344.433433                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12344.433433                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12344.433433                       # average overall mshr miss latency
system.cpu0.icache.replacements              51765553                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    361720501                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      361720501                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     57745271                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     57745271                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 744000305492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 744000305492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    419465772                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    419465772                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137664                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137664                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12884.177225                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12884.177225                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5979685                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5979685                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     51765586                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     51765586                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 639016830494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 639016830494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.123408                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.123408                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12344.433433                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12344.433433                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999981                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          413484681                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         51765553                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.987642                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999981                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        890697129                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       890697129                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    925841578                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       925841578                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    925841578                       # number of overall hits
system.cpu0.dcache.overall_hits::total      925841578                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56035941                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56035941                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56035941                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56035941                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1677426564507                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1677426564507                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1677426564507                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1677426564507                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    981877519                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    981877519                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    981877519                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    981877519                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.057070                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.057070                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.057070                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.057070                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29934.833512                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29934.833512                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29934.833512                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29934.833512                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11883689                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1161505                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           214795                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          12348                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.325725                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    94.064221                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41292692                       # number of writebacks
system.cpu0.dcache.writebacks::total         41292692                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16200001                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16200001                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16200001                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16200001                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39835940                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39835940                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39835940                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39835940                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 792168946571                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 792168946571                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 792168946571                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 792168946571                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040571                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040571                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040571                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040571                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19885.785212                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19885.785212                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19885.785212                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19885.785212                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41292692                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    672762454                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      672762454                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44372688                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44372688                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1107526262000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1107526262000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    717135142                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    717135142                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.061875                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.061875                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24959.638731                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24959.638731                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9323037                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9323037                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35049651                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35049651                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 599161968000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 599161968000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17094.662883                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17094.662883                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    253079124                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     253079124                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11663253                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11663253                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 569900302507                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 569900302507                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264742377                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264742377                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.044055                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044055                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48862.894641                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48862.894641                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6876964                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6876964                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4786289                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4786289                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 193006978571                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 193006978571                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018079                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018079                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40324.973810                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40324.973810                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3252                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3252                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2686                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2686                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     17698000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     17698000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.452341                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.452341                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6588.979896                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6588.979896                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2673                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2673                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       966000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       966000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002189                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002189                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 74307.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74307.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5725                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5725                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       627000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       627000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.023704                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023704                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4510.791367                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4510.791367                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       488000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       488000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.023704                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.023704                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3510.791367                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3510.791367                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336546                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336546                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465316                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465316                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 128243787500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 128243787500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801862                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801862                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385421                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385421                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87519.543566                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87519.543566                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465316                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465316                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 126778471500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 126778471500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385421                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385421                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86519.543566                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86519.543566                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          969488495                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41301025                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.473715                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994312                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999822                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999822                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2012683423                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2012683423                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            51565901                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37386333                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               53341                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              801384                       # number of demand (read+write) hits
system.l2.demand_hits::total                 89806959                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           51565901                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37386333                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              53341                       # number of overall hits
system.l2.overall_hits::.cpu1.data             801384                       # number of overall hits
system.l2.overall_hits::total                89806959                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            199682                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3903279                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12141                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2833046                       # number of demand (read+write) misses
system.l2.demand_misses::total                6948148                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           199682                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3903279                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12141                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2833046                       # number of overall misses
system.l2.overall_misses::total               6948148                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  16803725000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 384151684000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1134099500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 292732045000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     694821553500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  16803725000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 384151684000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1134099500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 292732045000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    694821553500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        51765583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41289612                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           65482                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3634430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96755107                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       51765583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41289612                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          65482                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3634430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96755107                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.094534                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.185410                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.779502                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071812                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.094534                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.185410                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.779502                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071812                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84152.427360                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98417.685233                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93410.715757                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103327.670994                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100000.971986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84152.427360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98417.685233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93410.715757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103327.670994                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100000.971986                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  9                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs              9                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  10540571                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5558585                       # number of writebacks
system.l2.writebacks::total                   5558585                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         446237                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            158                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         211122                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              657718                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        446237                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           158                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        211122                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             657718                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       199481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3457042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2621924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6290430                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       199481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3457042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2621924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12315282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18605712                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  14795552000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 315410580001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1005373500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 248074393504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 579285899005                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  14795552000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 315410580001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1005373500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 248074393504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1002174202014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1581460101019                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.083727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.182997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.721413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065014                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.083727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.182997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.721413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192297                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74170.231751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91237.127001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83899.983310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94615.402088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92090.031843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74170.231751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91237.127001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83899.983310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94615.402088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81376.472095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84998.633808                       # average overall mshr miss latency
system.l2.replacements                       25321330                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9275835                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9275835                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9275835                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9275835                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     87110464                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         87110464                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     87110464                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     87110464                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12315282                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12315282                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1002174202014                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1002174202014                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81376.472095                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81376.472095                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 54                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       241000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.931034                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4576.923077                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4357.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4462.962963                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       517500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       555000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1072500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.933333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.931034                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19903.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19821.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19861.111111                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.611111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       181500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       221500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.611111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20136.363636                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3564603                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           341611                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3906214                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2675835                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2128306                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4804141                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 269537609500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 221492779000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  491030388500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6240438                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2469917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8710355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.428790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.861691                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.551544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100730.280268                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104069.987586                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102209.820340                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       243093                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       129249                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           372342                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2432742                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1999057                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4431799                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 224419717500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 189363570001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 413783287501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.389835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.809362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.508797                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92249.699105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94726.448521                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93366.889496                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      51565901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         53341                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           51619242                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       199682                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12141                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           211823                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  16803725000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1134099500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17937824500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     51765583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        65482                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       51831065                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.185410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004087                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84152.427360                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93410.715757                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84683.082102                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          201                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          158                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           359                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       199481                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11983                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       211464                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  14795552000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1005373500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15800925500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.182997                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74170.231751                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83899.983310                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74721.586180                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33821730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       459773                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34281503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1227444                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       704740                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1932184                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 114614074500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71239266000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 185853340500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35049174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1164513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36213687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.035021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.605180                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.053355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93376.214719                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101085.884156                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96188.220428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       203144                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        81873                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       285017                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1024300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       622867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1647167                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  90990862501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  58710823503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 149701686004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.534873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045485                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88832.239091                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94259.004736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90884.340206                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          129                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               132                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2718                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           85                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2803                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     33367000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2633000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     36000000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2847                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           88                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2935                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.954689                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.965909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.955026                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12276.306107                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 30976.470588                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12843.382091                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          424                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           28                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          452                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2294                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           57                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2351                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     45414983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1131500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     46546483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.805760                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.647727                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.801022                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19797.289887                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19850.877193                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19798.589111                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999966                       # Cycle average of tags in use
system.l2.tags.total_refs                   204546527                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  25321897                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.077852                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.818880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.890637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.438105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.805773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.029855                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.434670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.076416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.131845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.344216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.859375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1570477305                       # Number of tag accesses
system.l2.tags.data_accesses               1570477305                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      12766848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     222708736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        766976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     169001856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    769363840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1174608256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     12766848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       766976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13533824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    355749440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       355749440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         199482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3479824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2640654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12021310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18353254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5558585                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5558585                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6328311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        110392958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           380177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         83771365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    381360658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             582233469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6328311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       380177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6708488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176338988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176338988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176338988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6328311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       110392958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          380177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        83771365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    381360658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            758572457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5502112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    199481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3390904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2561280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  11990226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015668426252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       338305                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       338305                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            34950780                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5179812                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18353255                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5558585                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18353255                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5558585                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 199380                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 56473                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            920979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            936333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1156389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1469676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1303104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1279105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1272498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1186522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1143705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1157638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1329640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           975866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           994035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1087874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           944893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           995618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            340427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            329682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            418219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            393841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            411229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            386014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            368632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            378916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           356480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           324314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           308696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           317005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           297013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           291223                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 600053202936                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                90769375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            940438359186                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33053.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51803.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13683766                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2956467                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18353255                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5558585                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3583909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3776961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4075631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2344163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1924585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1380960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  398499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  295099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  202203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   71682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  45664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  28312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 252176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 329331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 358690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 362713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 362353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 362372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 363902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 368017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 381843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 365862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 361029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 352220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 345708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 344739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 348304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7015733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.798005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.105126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   198.950090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2099879     29.93%     29.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3283097     46.80%     76.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       666888      9.51%     86.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       439022      6.26%     92.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       152318      2.17%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        68982      0.98%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61564      0.88%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        39293      0.56%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       204690      2.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7015733                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       338305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.661249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    450.745609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       338300    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        338305                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       338305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.263709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.246596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.781967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           298931     88.36%     88.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4109      1.21%     89.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25087      7.42%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7026      2.08%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2299      0.68%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              572      0.17%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              195      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               64      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        338305                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1161848000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12760320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               352134016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1174608320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            355749440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       575.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       174.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    582.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2017417938500                       # Total gap between requests
system.mem_ctrls.avgGap                      84369.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     12766784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    217017856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       766976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    163921920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    767374464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    352134016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6328279.154483673163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 107572085.050983831286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 380177.046371997043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 81253326.546367526054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 380374558.245387554169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 174546882.992413759232                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       199482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3479825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2640654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12021310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5558585                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6557430829                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 171891560147                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    500413818                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 139053749981                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 622435204411                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 48095466443061                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32872.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49396.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41756.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52658.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51777.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8652465.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24270573600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12900108210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         61612980660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13792696380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     159253224000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     358643075460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     472673274240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1103145932550                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.810803                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1224749792939                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  67366000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 725302163561                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25821781440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13724598525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         68005686840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14928234300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     159253224000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     543101995260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     317339447040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1142174967405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.156836                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 818850175614                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  67366000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1131201780886                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    19733397376.470589                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   94176893889.771149                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     94.12%     94.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        88500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 725868304000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   340079179500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1677338777000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22768196                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22768196                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22768196                       # number of overall hits
system.cpu1.icache.overall_hits::total       22768196                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        71097                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         71097                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        71097                       # number of overall misses
system.cpu1.icache.overall_misses::total        71097                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1998054000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1998054000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1998054000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1998054000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22839293                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22839293                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22839293                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22839293                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003113                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003113                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003113                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003113                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28103.211106                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28103.211106                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28103.211106                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28103.211106                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           80                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    26.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        65450                       # number of writebacks
system.cpu1.icache.writebacks::total            65450                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5615                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5615                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5615                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5615                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        65482                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        65482                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        65482                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        65482                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1831830500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1831830500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1831830500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1831830500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002867                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002867                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002867                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002867                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27974.565529                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27974.565529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27974.565529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27974.565529                       # average overall mshr miss latency
system.cpu1.icache.replacements                 65450                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22768196                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22768196                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        71097                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        71097                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1998054000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1998054000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22839293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22839293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003113                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003113                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28103.211106                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28103.211106                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5615                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5615                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        65482                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        65482                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1831830500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1831830500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002867                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002867                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27974.565529                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27974.565529                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994861                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22482014                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            65450                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           343.499068                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        322701500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994861                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999839                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999839                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45744068                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45744068                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38069691                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38069691                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38069691                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38069691                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8203246                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8203246                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8203246                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8203246                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 694460817365                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 694460817365                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 694460817365                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 694460817365                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46272937                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46272937                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46272937                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46272937                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177280                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177280                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177280                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177280                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84656.831864                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84656.831864                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84656.831864                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84656.831864                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3497123                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       726949                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            52169                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7354                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.034503                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    98.850829                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3634276                       # number of writebacks
system.cpu1.dcache.writebacks::total          3634276                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5906856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5906856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5906856                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5906856                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2296390                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2296390                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2296390                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2296390                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 189403091585                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 189403091585                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 189403091585                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 189403091585                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049627                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049627                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049627                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049627                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82478.625837                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82478.625837                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82478.625837                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82478.625837                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3634276                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33263897                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33263897                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4887096                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4887096                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 345631031000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 345631031000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38150993                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38150993                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.128099                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.128099                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70723.192464                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70723.192464                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3722354                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3722354                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1164742                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1164742                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  78711160500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  78711160500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 67578.193712                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67578.193712                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4805794                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4805794                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3316150                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3316150                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 348829786365                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 348829786365                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8121944                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8121944                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.408295                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.408295                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 105191.196528                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 105191.196528                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2184502                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2184502                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1131648                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1131648                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 110691931085                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 110691931085                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139332                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139332                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97814.807330                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97814.807330                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          151                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6761500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6761500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.316562                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.316562                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44778.145695                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44778.145695                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          103                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2965000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2965000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100629                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100629                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61770.833333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61770.833333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       790000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       790000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.265766                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.265766                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6694.915254                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6694.915254                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       672000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       672000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.265766                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.265766                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5694.915254                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5694.915254                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455010                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455010                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346568                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346568                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120647013000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120647013000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801578                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801578                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354213                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354213                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89595.930543                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89595.930543                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346568                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346568                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119300445000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119300445000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354213                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354213                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88595.930543                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88595.930543                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.236570                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44166183                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3642848                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.124081                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        322713000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.236570                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.944893                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.944893                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        103793747                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       103793747                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2017417956500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          88045484                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14834420                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     87482135                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19762745                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         18924641                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             344                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           257                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            601                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8726581                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8726580                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      51831068                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36214417                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2935                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2935                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    155296721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    123886591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       196414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10911974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             290291700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6625992640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5285267520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8379648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465197760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12384837568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        44263467                       # Total snoops (count)
system.tol2bus.snoopTraffic                 356835584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        141021574                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059626                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.243983                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              132856040     94.21%     94.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7923364      5.62%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 241374      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    796      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          141021574                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       193524762987                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61954417460                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       77670649864                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5466794099                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          98390661                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            18004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2240265816000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 514734                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710404                       # Number of bytes of host memory used
host_op_rate                                   516361                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5267.39                       # Real time elapsed on the host
host_tick_rate                               42307076                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711303475                       # Number of instructions simulated
sim_ops                                    2719872828                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.222848                       # Number of seconds simulated
sim_ticks                                222847859500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.869026                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               40623631                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            43276928                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7604780                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         73688694                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             49937                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          69387                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19450                       # Number of indirect misses.
system.cpu0.branchPred.lookups               79374518                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11360                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9606                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5603341                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38545837                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11003099                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1375009                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      112754481                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181681844                       # Number of instructions committed
system.cpu0.commit.committedOps             182362380                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    412397722                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.442200                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.501411                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    351460004     85.22%     85.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     32475245      7.87%     93.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6832360      1.66%     94.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4555019      1.10%     95.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1533076      0.37%     96.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1092683      0.26%     96.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1186805      0.29%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2259431      0.55%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11003099      2.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    412397722                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89202                       # Number of function calls committed.
system.cpu0.commit.int_insts                178797108                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42079354                       # Number of loads committed
system.cpu0.commit.membars                    1023962                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1024727      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133543255     73.23%     73.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7566      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42088332     23.08%     96.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5692659      3.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182362380                       # Class of committed instruction
system.cpu0.commit.refs                      47781955                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181681844                       # Number of Instructions Simulated
system.cpu0.committedOps                    182362380                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.439865                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.439865                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            226346682                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2009737                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34521140                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             322737118                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32801169                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                162210996                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5605493                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              6103870                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6127039                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   79374518                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 21863252                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    397415197                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               277351                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          267                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     369554597                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               15213864                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.179062                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28068954                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          40673568                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.833684                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         433091379                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.863903                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.035623                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               201605403     46.55%     46.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               129629123     29.93%     76.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73387004     16.94%     93.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22820408      5.27%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1937198      0.45%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1637888      0.38%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1595443      0.37%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   57589      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  421323      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           433091379                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3110                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2313                       # number of floating regfile writes
system.cpu0.idleCycles                       10187803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6088524                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52809861                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.586428                       # Inst execution rate
system.cpu0.iew.exec_refs                    73915106                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5882767                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              119608490                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             68738102                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            638601                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3675352                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6220204                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          294945163                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             68032339                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5984404                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            259951543                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1240170                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14795552                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5605493                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16951286                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1560445                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          103904                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          399                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          579                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26658748                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       517603                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           579                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1863588                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4224936                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                195611443                       # num instructions consuming a value
system.cpu0.iew.wb_count                    246939175                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.800727                       # average fanout of values written-back
system.cpu0.iew.wb_producers                156631457                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.557074                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     247555704                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               333415422                       # number of integer regfile reads
system.cpu0.int_regfile_writes              188279661                       # number of integer regfile writes
system.cpu0.ipc                              0.409859                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.409859                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1026404      0.39%      0.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            188829403     71.01%     71.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7998      0.00%     71.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2287      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 18      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1540      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              3      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               340      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            70186559     26.39%     97.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5879546      2.21%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            748      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             265935947                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3773                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7527                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3678                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3845                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2942924                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.011066                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1704343     57.91%     57.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    24      0.00%     57.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     52      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1197919     40.71%     98.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                40563      1.38%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             267848694                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         968993480                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    246935497                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        407524672                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 292959384                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                265935947                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1985779                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      112582785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1094810                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        610770                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     55091643                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    433091379                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.614041                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.179829                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          296820595     68.54%     68.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           71200478     16.44%     84.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           32480414      7.50%     92.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14674302      3.39%     95.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10798038      2.49%     98.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2595440      0.60%     98.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2407288      0.56%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1779937      0.41%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             334887      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      433091379                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.599929                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1005008                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           73136                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            68738102                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6220204                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5602                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       443279182                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2416551                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              160464752                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137487043                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4857410                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41110986                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              31119515                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1151766                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            399644682                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             310372040                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          238334948                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                157788028                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2538794                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5605493                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             40970933                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               100847909                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3176                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       399641506                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      27151187                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            631282                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21067683                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        631298                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   696491906                       # The number of ROB reads
system.cpu0.rob.rob_writes                  610991143                       # The number of ROB writes
system.cpu0.timesIdled                         125214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1646                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.141244                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               37547257                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            38652230                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6777839                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         67596685                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             28605                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          34660                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6055                       # Number of indirect misses.
system.cpu1.branchPred.lookups               73201372                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1581                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8928                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5178961                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36977940                       # Number of branches committed
system.cpu1.commit.bw_lim_events             10928884                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         571424                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      111700104                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174804923                       # Number of instructions committed
system.cpu1.commit.committedOps             175084844                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    381916647                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.458437                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.543440                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    325211129     85.15%     85.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30020285      7.86%     93.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5487636      1.44%     94.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4361990      1.14%     95.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1476971      0.39%     95.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1087242      0.28%     96.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1169419      0.31%     96.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2173091      0.57%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     10928884      2.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    381916647                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37736                       # Number of function calls committed.
system.cpu1.commit.int_insts                172147780                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40460821                       # Number of loads committed
system.cpu1.commit.membars                     423128                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       423128      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129409603     73.91%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40469749     23.11%     97.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4781665      2.73%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        175084844                       # Class of committed instruction
system.cpu1.commit.refs                      45251414                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174804923                       # Number of Instructions Simulated
system.cpu1.committedOps                    175084844                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.314782                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.314782                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            204594388                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1605992                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33403940                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             313130975                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28702565                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                157836132                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5179908                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5167187                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5868182                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   73201372                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20212601                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    371399846                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               246906                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     352116843                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13557572                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.180907                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24002533                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          37575862                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.870208                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         402181175                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.877218                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.978648                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               178364427     44.35%     44.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               126872851     31.55%     75.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                71185180     17.70%     93.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22047340      5.48%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1780538      0.44%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1592082      0.40%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  161836      0.04%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   53762      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  123159      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           402181175                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2454188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5660813                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51232269                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.623813                       # Inst execution rate
system.cpu1.iew.exec_refs                    71125749                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4961982                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              118818986                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             66868015                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            190231                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3430414                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5048250                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          286620039                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             66163767                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6025300                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            252416764                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1231542                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             13041943                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5179908                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             15185724                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1491289                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           93419                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          225                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          171                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     26407194                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       257657                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           171                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1833017                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3827796                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                191740110                       # num instructions consuming a value
system.cpu1.iew.wb_count                    239612367                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.799876                       # average fanout of values written-back
system.cpu1.iew.wb_producers                153368329                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.592169                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     240225462                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               323393638                       # number of integer regfile reads
system.cpu1.int_regfile_writes              183822795                       # number of integer regfile writes
system.cpu1.ipc                              0.432006                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.432006                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423933      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            184745171     71.48%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 323      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            68314880     26.43%     98.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4957375      1.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             258442064                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2873355                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011118                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1704064     59.31%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     59.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1165083     40.55%     99.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 4208      0.15%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             260891486                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         923024360                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    239612367                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        398155401                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 285946759                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                258442064                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             673280                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      111535195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1085702                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        101856                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     54313031                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    402181175                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.642601                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.207380                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          271551298     67.52%     67.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           66578108     16.55%     84.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31966290      7.95%     92.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14406178      3.58%     95.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10627037      2.64%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2548913      0.63%     98.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2396175      0.60%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1774329      0.44%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             332847      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      402181175                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.638704                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           750798                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           69833                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            66868015                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5048250                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    805                       # number of misc regfile reads
system.cpu1.numCycles                       404635363                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    40984672                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158067187                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            133063375                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4863168                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36384337                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              30367418                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1166778                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            388328216                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             301778808                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          233246589                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                153793118                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1333619                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5179908                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             38821738                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               100183214                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       388328216                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       9934887                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            170886                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 20506391                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        171037                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   657769474                       # The number of ROB reads
system.cpu1.rob.rob_writes                  593899464                       # The number of ROB writes
system.cpu1.timesIdled                          24971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         14324484                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                26023                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14511730                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                351706                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18071048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      35563220                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1311074                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       534616                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11263922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7710039                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22528122                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8244655                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17813381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       856530                       # Transaction distribution
system.membus.trans_dist::WritebackClean            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16636044                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           100441                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4200                       # Transaction distribution
system.membus.trans_dist::ReadExReq            152204                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151779                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17813381                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           411                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     53528380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               53528380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1204588736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1204588736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            98540                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18070637                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18070637    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18070637                       # Request fanout histogram
system.membus.respLayer1.occupancy        92268686609                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             41.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         42273784776                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   222847859500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   222847859500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                278                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          139                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8693129.496403                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17816885.753524                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          139    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    131320500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            139                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   221639514500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1208345000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     21733984                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21733984                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     21733984                       # number of overall hits
system.cpu0.icache.overall_hits::total       21733984                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       129267                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        129267                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       129267                       # number of overall misses
system.cpu0.icache.overall_misses::total       129267                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8043751496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8043751496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8043751496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8043751496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     21863251                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21863251                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     21863251                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21863251                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005913                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005913                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005913                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005913                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62225.869681                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62225.869681                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62225.869681                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62225.869681                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        11467                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           28                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              158                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    72.575949                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           28                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       119022                       # number of writebacks
system.cpu0.icache.writebacks::total           119022                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10211                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10211                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10211                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10211                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       119056                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       119056                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       119056                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       119056                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7462692497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7462692497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7462692497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7462692497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005445                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005445                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005445                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005445                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62682.204148                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62682.204148                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62682.204148                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62682.204148                       # average overall mshr miss latency
system.cpu0.icache.replacements                119022                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     21733984                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21733984                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       129267                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       129267                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8043751496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8043751496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     21863251                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21863251                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005913                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005913                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62225.869681                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62225.869681                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10211                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10211                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       119056                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       119056                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7462692497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7462692497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005445                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005445                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62682.204148                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62682.204148                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.976686                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21854445                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           119088                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           183.515090                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.976686                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999271                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999271                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43845558                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43845558                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     46252701                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        46252701                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     46252701                       # number of overall hits
system.cpu0.dcache.overall_hits::total       46252701                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19261334                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19261334                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19261334                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19261334                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1238405072819                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1238405072819                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1238405072819                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1238405072819                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     65514035                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65514035                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     65514035                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65514035                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.294003                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.294003                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.294003                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.294003                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 64294.875569                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64294.875569                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 64294.875569                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64294.875569                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     77147302                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        60282                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1662397                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            932                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.407267                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.680258                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5616894                       # number of writebacks
system.cpu0.dcache.writebacks::total          5616894                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13511834                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13511834                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13511834                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13511834                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5749500                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5749500                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5749500                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5749500                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 413956901611                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 413956901611                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 413956901611                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 413956901611                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087760                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087760                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087760                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087760                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 71998.765390                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71998.765390                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 71998.765390                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71998.765390                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5616821                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     42548644                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       42548644                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17611425                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17611425                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1123140936000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1123140936000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60160069                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60160069                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.292743                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.292743                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 63773.427534                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 63773.427534                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12155220                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12155220                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5456205                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5456205                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 398227325500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 398227325500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090695                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090695                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 72986.136976                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 72986.136976                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3704057                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3704057                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1649909                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1649909                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 115264136819                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 115264136819                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5353966                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5353966                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.308166                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.308166                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69860.905552                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69860.905552                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1356614                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1356614                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       293295                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       293295                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15729576111                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15729576111                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054781                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054781                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 53630.563463                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53630.563463                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338341                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338341                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1413                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1413                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     45203500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     45203500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       339754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       339754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004159                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004159                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31991.153574                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31991.153574                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1123                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1123                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          290                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          290                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3909000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3909000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.000854                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000854                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13479.310345                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13479.310345                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2389                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2389                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     22484000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     22484000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339012                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339012                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.007047                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.007047                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9411.469234                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9411.469234                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2310                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2310                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     20183000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     20183000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006814                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006814                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8737.229437                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8737.229437                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       247500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       247500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       238500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       238500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2471                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2471                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7135                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7135                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    143670000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    143670000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9606                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9606                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.742765                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.742765                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 20135.949544                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 20135.949544                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7135                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7135                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    136535000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    136535000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.742765                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.742765                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 19135.949544                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 19135.949544                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.941970                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           52697338                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5698969                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.246820                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.941970                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998187                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998187                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        138103751                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       138103751                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               45042                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1843250                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7098                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1789208                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3684598                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              45042                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1843250                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7098                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1789208                       # number of overall hits
system.l2.overall_hits::total                 3684598                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             73981                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3769808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17225                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3570695                       # number of demand (read+write) misses
system.l2.demand_misses::total                7431709                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            73981                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3769808                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17225                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3570695                       # number of overall misses
system.l2.overall_misses::total               7431709                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6791374500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 379857455493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1633050500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 362645008993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     750926889486                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6791374500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 379857455493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1633050500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 362645008993                       # number of overall miss cycles
system.l2.overall_miss_latency::total    750926889486                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          119023                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5613058                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24323                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5359903                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11116307                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         119023                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5613058                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24323                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5359903                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11116307                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.621569                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.671614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.708177                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.666186                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.668541                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.621569                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.671614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.708177                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.666186                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.668541                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91798.901069                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100763.077455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94806.995646                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101561.463243                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101043.634713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91798.901069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100763.077455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94806.995646                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101561.463243                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101043.634713                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              46129                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       909                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      50.746975                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  10127562                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              856530                       # number of writebacks
system.l2.writebacks::total                    856530                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            581                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         411682                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            555                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         355852                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              768670                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           581                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        411682                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           555                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        355852                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             768670                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        73400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3358126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3214843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6663039                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        73400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3358126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3214843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12070753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18733792                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6020412005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 321805817022                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1439487008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 309663319020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 638929035055                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6020412005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 321805817022                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1439487008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 309663319020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 901748517601                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1540677552656                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.616688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.598270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.685360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.599795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.599393                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.616688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.598270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.685360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.599795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.685253                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82021.961921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95828.988258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86351.950090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96322.998983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95891.534637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82021.961921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95828.988258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86351.950090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96322.998983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74705.241471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82240.560408                       # average overall mshr miss latency
system.l2.replacements                       24906444                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1226347                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1226347                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1226347                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1226347                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8734662                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8734662                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            9                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              9                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      8734671                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8734671                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            9                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            9                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12070753                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12070753                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 901748517601                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 901748517601                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74705.241471                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74705.241471                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9097                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9202                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                18299                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2937                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2988                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5925                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3278000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3322500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6600500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        12034                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        12190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            24224                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.244059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.245119                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.244592                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1116.104869                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1111.947791                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1114.008439                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           14                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              25                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2926                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2974                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5900                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     58941979                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     59812985                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    118754964                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.243144                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.243970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.243560                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20144.217020                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20111.965367                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20127.960000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            79                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            96                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                175                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          432                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          172                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              604                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1236000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       644500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1880500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          511                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          268                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            779                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.845401                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.641791                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.775353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2861.111111                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3747.093023                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3113.410596                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          431                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          169                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          600                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8674000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3403000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     12077000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.843444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.630597                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.770218                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20125.290023                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20136.094675                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20128.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            66950                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            61129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                128079                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         152568                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          88229                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              240797                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13968209499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   8730349000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22698558499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       219518                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       149358                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            368876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.695014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.590722                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.652786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91553.992312                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98951.013839                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94264.291079                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        65114                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        26009                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91123                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        87454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        62220                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         149674                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   8669012500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6366825000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15035837500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.398391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.416583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.405757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99126.540810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102327.627772                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100457.243743                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         45042                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7098                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              52140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        73981                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17225                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            91206                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6791374500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1633050500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8424425000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       119023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24323                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         143346                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.621569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.708177                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.636265                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91798.901069                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94806.995646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92367.004364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          581                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          555                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1136                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        73400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        90070                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6020412005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1439487008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7459899013                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.616688                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.685360                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.628340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82021.961921                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86351.950090                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82823.348651                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1776300                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1728079                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3504379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3617240                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3482466                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7099706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 365889245994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 353914659993                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 719803905987                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5393540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5210545                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10604085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.670662                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.668350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.669526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101151.498378                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101627.599521                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101385.030026                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       346568                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       329843                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       676411                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3270672                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3152623                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6423295                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 313136804522                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 303296494020                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 616433298542                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.606405                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.605047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.605738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95740.815503                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96204.491948                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95968.392942                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          273                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          102                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               375                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1105                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          112                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1217                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     50528500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       839000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     51367500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1378                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          214                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1592                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.801887                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.523364                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.764447                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 45727.149321                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7491.071429                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 42208.299096                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          825                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          843                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          280                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           94                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          374                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5812967                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1864496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7677463                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.203193                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.439252                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.234925                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20760.596429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19835.063830                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20527.975936                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999864                       # Cycle average of tags in use
system.l2.tags.total_refs                    31630027                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24907689                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.269890                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.687831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.158322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.280915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.050676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.897772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    34.924349                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.291997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.082514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.076528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.545693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 193745777                       # Number of tag accesses
system.l2.tags.data_accesses                193745777                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4697856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     215643712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1067008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     206324352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    722037312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1149770240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4697856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1067008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5764864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     54817920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54817920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          73404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3369433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3223818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     11281833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17965160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       856530                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             856530                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         21081001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        967672350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4788056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        925852967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3240045983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5159440358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     21081001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4788056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25869057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      245988093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            245988093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      245988093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        21081001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       967672350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4788056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       925852967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3240045983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5405428451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    810352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     73403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3331546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3191375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  11262754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000996287250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49830                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49830                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            28856520                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             764920                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17965159                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     856539                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17965159                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   856539                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  89409                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 46187                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            557175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            617060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            907778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1287894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1219875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2413777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3153648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2363057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            956997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            556191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           982080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           620233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           560119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           557795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           563360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           558711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             57660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45306                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 573584491977                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                89378750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            908754804477                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32087.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50837.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15753691                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  734215                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17965159                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               856539                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1423063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1765757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2187701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2056742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1995798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1840639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1566484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1330943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1073081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  826100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 635108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 491230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 300745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 181402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 105474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  55978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  26925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  11164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  52824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2198171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    544.045376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   398.526695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.437646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       104975      4.78%      4.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       660589     30.05%     34.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       253233     11.52%     46.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       187659      8.54%     54.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       103190      4.69%     59.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        63078      2.87%     62.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        58140      2.64%     65.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47373      2.16%     67.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       719934     32.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2198171                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     358.730684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    165.665805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    511.382980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         36796     73.84%     73.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         9165     18.39%     92.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         3037      6.09%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          583      1.17%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          128      0.26%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           42      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           24      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           11      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            6      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           18      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49830                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.262051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.245448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.768154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43979     88.26%     88.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              719      1.44%     89.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3542      7.11%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1189      2.39%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              343      0.69%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               38      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49830                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1144048000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5722176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51861632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1149770176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54818496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5133.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       232.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5159.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    245.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        41.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    40.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  222847762000                       # Total gap between requests
system.mem_ctrls.avgGap                      11839.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4697792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    213218944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1067008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    204248000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    720816256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51861632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21080714.037551704794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 956791527.988627672195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4788055.861941092648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 916535615.187275409698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3234566657.347678184509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 232722145.576632738113                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        73404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3369432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3223818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     11281833                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       856539                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2971659672                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 181973371551                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    744694698                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 175795745597                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 547269332959                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5513320818553                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40483.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54007.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44667.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54530.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48508.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6436742.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5001648540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2658424065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38238170040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2011480020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17590996800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      94846827510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5702565120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       166050112095                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        745.127696                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13646351468                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7441200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 201760308032                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10693370940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5683634880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         89394684960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2218484340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17590996800.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      97823309940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3196053600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       226600535460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1016.839632                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7198890720                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7441200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 208207768780                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1112                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          557                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    36858987.432675                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   161459902.755748                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          557    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2078898500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            557                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   202317403500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  20530456000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20186526                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20186526                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20186526                       # number of overall hits
system.cpu1.icache.overall_hits::total       20186526                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26075                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26075                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26075                       # number of overall misses
system.cpu1.icache.overall_misses::total        26075                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1901641500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1901641500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1901641500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1901641500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20212601                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20212601                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20212601                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20212601                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001290                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001290                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001290                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001290                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72929.683605                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72929.683605                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72929.683605                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72929.683605                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          258                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    28.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24323                       # number of writebacks
system.cpu1.icache.writebacks::total            24323                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1752                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1752                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1752                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1752                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24323                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24323                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24323                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24323                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1749503500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1749503500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1749503500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1749503500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001203                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001203                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001203                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001203                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71927.948855                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71927.948855                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71927.948855                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71927.948855                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24323                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20186526                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20186526                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26075                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26075                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1901641500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1901641500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20212601                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20212601                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001290                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001290                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72929.683605                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72929.683605                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1752                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1752                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24323                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24323                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1749503500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1749503500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001203                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71927.948855                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71927.948855                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20562513                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24355                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           844.283022                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40449525                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40449525                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     44775538                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44775538                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     44775538                       # number of overall hits
system.cpu1.dcache.overall_hits::total       44775538                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18579525                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18579525                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     18579525                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18579525                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1192957705129                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1192957705129                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1192957705129                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1192957705129                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63355063                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63355063                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63355063                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63355063                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.293260                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.293260                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.293260                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.293260                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64208.191820                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64208.191820                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64208.191820                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64208.191820                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     73446707                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        55360                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1580139                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            801                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    46.481168                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.113608                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5359312                       # number of writebacks
system.cpu1.dcache.writebacks::total          5359312                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     13086415                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     13086415                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     13086415                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     13086415                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5493110                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5493110                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5493110                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5493110                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 395628691783                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 395628691783                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 395628691783                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 395628691783                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.086704                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086704                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.086704                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.086704                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 72022.714233                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72022.714233                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 72022.714233                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72022.714233                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5359235                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     41394679                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       41394679                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17317282                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17317282                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1103079882500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1103079882500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58711961                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58711961                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.294953                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.294953                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 63698.210984                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 63698.210984                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     12045367                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     12045367                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5271915                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5271915                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 385394042000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 385394042000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089793                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089793                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73103.235162                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73103.235162                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3380859                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3380859                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1262243                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1262243                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  89877822629                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  89877822629                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4643102                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4643102                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.271853                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.271853                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71204.849327                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71204.849327                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1041048                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1041048                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221195                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221195                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  10234649783                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  10234649783                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047639                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047639                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 46269.806203                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46269.806203                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137940                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137940                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          833                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          833                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     47814000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     47814000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.006003                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.006003                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 57399.759904                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 57399.759904                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          294                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          294                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          539                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          539                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     26251500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     26251500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003884                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003884                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 48704.081633                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48704.081633                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136362                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136362                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14204500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14204500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138527                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138527                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.015629                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.015629                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6560.969977                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6560.969977                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2086                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2086                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12128500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12128500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.015058                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.015058                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5814.237776                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5814.237776                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       218000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       218000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       208000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       208000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1856                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1856                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7072                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7072                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    155945499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    155945499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.792115                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.792115                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22051.116940                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22051.116940                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7069                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7069                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    148866499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    148866499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.791779                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.791779                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21059.060546                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21059.060546                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.597246                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           50564506                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5443214                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.289458                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.597246                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987414                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987414                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        132725769                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       132725769                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 222847859500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10871158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2082877                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9892966                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        24049917                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         18871366                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          118740                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4377                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         123117                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           19                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           412883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          412884                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        143378                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10727779                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1592                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1592                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       357101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     17004668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        72969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16236252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33670990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15234944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    718709312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3113344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    686022528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1423080128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        44043684                       # Total snoops (count)
system.tol2bus.snoopTraffic                  65554368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         55186595                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.185422                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.412858                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               45489045     82.43%     82.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9162616     16.60%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 534591      0.97%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    343      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           55186595                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22388561105                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8601330770                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         178705255                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8218768846                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36749968                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
