-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                mf2915@EEWS104A-015                                 
-- Generated date:              Tue May 03 15:09:11 +0100 2016                      

Solution Settings: markers.v25
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/../markers_source/shift_class.h
    $PROJECT_HOME/../markers_source/blur.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../markers_source/blur.h
      $PROJECT_HOME/../markers_source/shift_class.h
    $PROJECT_HOME/../markers_source/blur.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /markers/core                       2       1          1            0  1          
    Design Total:                       2       1          1            0  1          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_reg_pos(8,1,0,0,0,1,1)                   0.000      0.000 0.000          0           3 
    [Lib: mgc_ioport]                                                                          
    mgc_out_stdreg(2,30)                         0.000      0.000 0.000          1           1 
    mgc_out_stdreg(4,8)                          0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):               0.000      0.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:      0.0           0.0             0.0        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:              0.0           0.0             0.0        
      MUX:                 0.0           0.0             0.0        
      FUNC:                0.0           0.0             0.0        
      LOGIC:               0.0           0.0             0.0        
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                             Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    reg(vout:rsc:mgc_out_stdreg.d).tmp            8         Y                  reg(vout:rsc:mgc_out_stdreg.d).tmp                    
    reg(vout:rsc:mgc_out_stdreg.d).tmp#1          8         Y                  reg(vout:rsc:mgc_out_stdreg.d).tmp#1                  
    reg(vout:rsc:mgc_out_stdreg.d).tmp#2          8         Y                  reg(vout:rsc:mgc_out_stdreg.d).tmp#2                  
                                                                                                                                     
    Total:                                       24             24           0 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  
      Slack:      
      
      Path Startpoint Endpoint Delay Slack 
      ---- ---------- -------- ----- -----
      
    Register Input and Register-to-Output Slack
      
      Instance Port Slack (Delay) Messages 
      -------- ---- ----- ------- --------
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    reg                          
    -                    8     3 
    write_port                   
    -                   30     1 
    -                    8     1 
    
  End of Report
