// Seed: 4108997243
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output wor id_2
);
  uwire id_4;
  assign id_2 = id_4;
  wor id_5;
  always force id_2 = id_5 == id_0 - 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output logic id_2,
    output tri1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output logic id_6,
    input uwire id_7,
    input tri id_8,
    output wor id_9
);
  reg id_11;
  logic id_12, id_13;
  integer id_14;
  always @(posedge 1 or id_7) begin
    begin
      id_6 <= #1 id_11;
      id_14 = 1;
    end
  end
  assign id_2 = id_12;
  id_15(
      .id_0(id_6), .id_1(1'b0), .id_2(1), .id_3(1), .id_4(1)
  ); module_0(
      id_8, id_0, id_4
  );
  logic [7:0] id_16;
  always @(1) begin
    id_13 <= id_16[1 : 1] < 1 - id_7;
  end
endmodule
