<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="15.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
  <ItemGroup Label="ProjectConfigurations">
    <ProjectConfiguration Include="Debug|Win32">
      <Configuration>Debug</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="Release|Win32">
      <Configuration>Release</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="MinSizeRel|Win32">
      <Configuration>MinSizeRel</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="RelWithDebInfo|Win32">
      <Configuration>RelWithDebInfo</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
  </ItemGroup>
  <PropertyGroup Label="Globals">
    <ProjectGuid>{8C603431-6EB4-3FD4-BF56-9B860EDE63CB}</ProjectGuid>
    <WindowsTargetPlatformVersion>10.0.16299.0</WindowsTargetPlatformVersion>
    <Keyword>Win32Proj</Keyword>
    <Platform>Win32</Platform>
    <ProjectName>MipsCommonTableGen</ProjectName>
    <VCProjectUpgraderObjectName>NoUpgrade</VCProjectUpgraderObjectName>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
  <ImportGroup Label="ExtensionSettings">
  </ImportGroup>
  <ImportGroup Label="PropertySheets">
    <Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
  </ImportGroup>
  <PropertyGroup Label="UserMacros" />
  <PropertyGroup>
    <_ProjectFileVersion>10.0.20506.1</_ProjectFileVersion>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
  </PropertyGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips;C:\tetsLLVM\llvm\lib\Target\Mips;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips;C:\tetsLLVM\llvm\lib\Target\Mips;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips;C:\tetsLLVM\llvm\lib\Target\Mips;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips;C:\tetsLLVM\llvm\lib\Target\Mips;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\404190e2dc0da95ba8fcd33327f4e170\MipsGenAsmMatcher.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building MipsGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building MipsGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building MipsGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building MipsGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\404190e2dc0da95ba8fcd33327f4e170\MipsGenAsmWriter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building MipsGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building MipsGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building MipsGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building MipsGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\404190e2dc0da95ba8fcd33327f4e170\MipsGenCallingConv.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building MipsGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building MipsGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building MipsGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building MipsGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\404190e2dc0da95ba8fcd33327f4e170\MipsGenDAGISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building MipsGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building MipsGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building MipsGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building MipsGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\404190e2dc0da95ba8fcd33327f4e170\MipsGenDisassemblerTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building MipsGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building MipsGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building MipsGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building MipsGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\404190e2dc0da95ba8fcd33327f4e170\MipsGenFastISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building MipsGenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-fast-isel -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenFastISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building MipsGenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-fast-isel -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenFastISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building MipsGenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-fast-isel -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenFastISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building MipsGenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-fast-isel -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenFastISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\404190e2dc0da95ba8fcd33327f4e170\MipsGenGlobalISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building MipsGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building MipsGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building MipsGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building MipsGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\404190e2dc0da95ba8fcd33327f4e170\MipsGenInstrInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building MipsGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building MipsGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building MipsGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building MipsGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\404190e2dc0da95ba8fcd33327f4e170\MipsGenMCCodeEmitter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building MipsGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building MipsGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building MipsGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building MipsGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\404190e2dc0da95ba8fcd33327f4e170\MipsGenMCPseudoLowering.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building MipsGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-pseudo-lowering -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenMCPseudoLowering.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building MipsGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-pseudo-lowering -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenMCPseudoLowering.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building MipsGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-pseudo-lowering -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenMCPseudoLowering.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building MipsGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-pseudo-lowering -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenMCPseudoLowering.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\404190e2dc0da95ba8fcd33327f4e170\MipsGenRegisterBank.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building MipsGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building MipsGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building MipsGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building MipsGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\404190e2dc0da95ba8fcd33327f4e170\MipsGenRegisterInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building MipsGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building MipsGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building MipsGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building MipsGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\404190e2dc0da95ba8fcd33327f4e170\MipsGenSubtargetInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building MipsGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building MipsGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building MipsGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building MipsGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/Mips -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Mips/Mips.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/MipsGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/404190e2dc0da95ba8fcd33327f4e170/MipsGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MicroMipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips16InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips32r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips64r6InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsCondMov.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsDSPInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsEVAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFPU.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMSAInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsMTInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsSchedule.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleGeneric.td;C:\tetsLLVM\llvm\lib\Target\Mips\MipsScheduleP5600.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Mips\Mips.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c36d2af54ab87511281c99924fd3e15a\MipsCommonTableGen.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c36d2af54ab87511281c99924fd3e15a/MipsCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenFastISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenMCPseudoLowering.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\CMakeFiles\MipsCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c36d2af54ab87511281c99924fd3e15a/MipsCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenFastISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenMCPseudoLowering.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\CMakeFiles\MipsCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c36d2af54ab87511281c99924fd3e15a/MipsCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenFastISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenMCPseudoLowering.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\CMakeFiles\MipsCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c36d2af54ab87511281c99924fd3e15a/MipsCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenFastISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenMCPseudoLowering.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\MipsGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\CMakeFiles\MipsCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\lib\Target\Mips\CMakeLists.txt">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/Mips/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/lib/Target/Mips/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\Mips\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\Mips\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/Mips/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/lib/Target/Mips/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\Mips\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\Mips\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/Mips/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/lib/Target/Mips/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\Mips\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\Mips\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/Mips/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/Mips/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/lib/Target/Mips/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\Mips\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\Mips\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <None Include="C:\tetsLLVM\llvm\mybuilddir\lib\Target\Mips\CMakeFiles\MipsCommonTableGen" />
  </ItemGroup>
  <ItemGroup>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\ZERO_CHECK.vcxproj">
      <Project>{984D425B-D0AF-3E68-8EE1-923FA53F079C}</Project>
      <Name>ZERO_CHECK</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\include\llvm\IR\intrinsics_gen.vcxproj">
      <Project>{DEBC1075-77E6-380E-B4D3-CE7CB5106A0A}</Project>
      <Name>intrinsics_gen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\utils\TableGen\llvm-tblgen.vcxproj">
      <Project>{AFE15AEC-F81C-3CA6-8DE9-D7AFED73AEB9}</Project>
      <Name>llvm-tblgen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
  </ItemGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
  <ImportGroup Label="ExtensionTargets">
  </ImportGroup>
</Project>