#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x180a740 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1829c80 .scope module, "tb" "tb" 3 129;
 .timescale -12 -12;
L_0x1808620 .functor NOT 1, L_0x1882060, C4<0>, C4<0>, C4<0>;
L_0x1808b20 .functor XOR 3, L_0x1881c40, L_0x1881da0, C4<000>, C4<000>;
L_0x18092a0 .functor XOR 3, L_0x1808b20, L_0x1881ef0, C4<000>, C4<000>;
v0x186fe70_0 .net *"_ivl_10", 2 0, L_0x1881ef0;  1 drivers
v0x186ff70_0 .net *"_ivl_12", 2 0, L_0x18092a0;  1 drivers
v0x1870050_0 .net *"_ivl_2", 2 0, L_0x1881b70;  1 drivers
v0x1870110_0 .net *"_ivl_4", 2 0, L_0x1881c40;  1 drivers
v0x18701f0_0 .net *"_ivl_6", 2 0, L_0x1881da0;  1 drivers
v0x1870320_0 .net *"_ivl_8", 2 0, L_0x1808b20;  1 drivers
v0x1870400_0 .var "clk", 0 0;
v0x18704a0_0 .net "g_dut", 3 1, L_0x1881aa0;  1 drivers
v0x1870560_0 .net "g_ref", 3 1, L_0x1881390;  1 drivers
v0x1870690_0 .net "r", 3 1, v0x186e5e0_0;  1 drivers
v0x1870730_0 .net "resetn", 0 0, L_0x1808860;  1 drivers
v0x18707d0_0 .var/2u "stats1", 159 0;
v0x18708b0_0 .var/2u "strobe", 0 0;
v0x1870970_0 .net "tb_match", 0 0, L_0x1882060;  1 drivers
v0x1870a10_0 .net "tb_mismatch", 0 0, L_0x1808620;  1 drivers
v0x1870ab0_0 .net "wavedrom_enable", 0 0, v0x186e940_0;  1 drivers
v0x1870b80_0 .net "wavedrom_title", 511 0, v0x186e9e0_0;  1 drivers
E_0x18251c0/0 .event negedge, v0x186d1f0_0;
E_0x18251c0/1 .event posedge, v0x186d1f0_0;
E_0x18251c0 .event/or E_0x18251c0/0, E_0x18251c0/1;
L_0x1881b70 .concat [ 3 0 0 0], L_0x1881390;
L_0x1881c40 .concat [ 3 0 0 0], L_0x1881390;
L_0x1881da0 .concat [ 3 0 0 0], L_0x1881aa0;
L_0x1881ef0 .concat [ 3 0 0 0], L_0x1881390;
L_0x1882060 .cmp/eeq 3, L_0x1881b70, L_0x18092a0;
S_0x1803830 .scope module, "good1" "reference_module" 3 170, 3 4 0, S_0x1829c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x184b9c0 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x184ba00 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x184ba40 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x184ba80 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x180fe30_0 .net *"_ivl_12", 31 0, L_0x18810b0;  1 drivers
L_0x7f26e0d7f0a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1811260_0 .net *"_ivl_15", 29 0, L_0x7f26e0d7f0a8;  1 drivers
L_0x7f26e0d7f0f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1808690_0 .net/2u *"_ivl_16", 31 0, L_0x7f26e0d7f0f0;  1 drivers
v0x1808930_0 .net *"_ivl_18", 0 0, L_0x18811f0;  1 drivers
v0x1808bf0_0 .net *"_ivl_2", 31 0, L_0x1870db0;  1 drivers
v0x18093f0_0 .net *"_ivl_23", 31 0, L_0x1881520;  1 drivers
L_0x7f26e0d7f138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18098b0_0 .net *"_ivl_26", 29 0, L_0x7f26e0d7f138;  1 drivers
L_0x7f26e0d7f180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x186cd40_0 .net/2u *"_ivl_27", 31 0, L_0x7f26e0d7f180;  1 drivers
v0x186ce20_0 .net *"_ivl_29", 0 0, L_0x18816a0;  1 drivers
L_0x7f26e0d7f018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x186cf70_0 .net *"_ivl_5", 29 0, L_0x7f26e0d7f018;  1 drivers
L_0x7f26e0d7f060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x186d050_0 .net/2u *"_ivl_6", 31 0, L_0x7f26e0d7f060;  1 drivers
v0x186d130_0 .net *"_ivl_8", 0 0, L_0x1880f40;  1 drivers
v0x186d1f0_0 .net "clk", 0 0, v0x1870400_0;  1 drivers
v0x186d2b0_0 .net "g", 3 1, L_0x1881390;  alias, 1 drivers
v0x186d390_0 .var "next", 1 0;
v0x186d470_0 .net "r", 3 1, v0x186e5e0_0;  alias, 1 drivers
v0x186d550_0 .net "resetn", 0 0, L_0x1808860;  alias, 1 drivers
v0x186d720_0 .var "state", 1 0;
E_0x1824db0 .event anyedge, v0x186d470_0, v0x186d720_0;
E_0x1826040 .event posedge, v0x186d1f0_0;
L_0x1870db0 .concat [ 2 30 0 0], v0x186d720_0, L_0x7f26e0d7f018;
L_0x1880f40 .cmp/eq 32, L_0x1870db0, L_0x7f26e0d7f060;
L_0x18810b0 .concat [ 2 30 0 0], v0x186d720_0, L_0x7f26e0d7f0a8;
L_0x18811f0 .cmp/eq 32, L_0x18810b0, L_0x7f26e0d7f0f0;
L_0x1881390 .concat8 [ 1 1 1 0], L_0x1880f40, L_0x18811f0, L_0x18816a0;
L_0x1881520 .concat [ 2 30 0 0], v0x186d720_0, L_0x7f26e0d7f138;
L_0x18816a0 .cmp/eq 32, L_0x1881520, L_0x7f26e0d7f180;
S_0x186d880 .scope module, "stim1" "stimulus_gen" 3 165, 3 37 0, S_0x1829c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 3 "r";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1808860 .functor NOT 1, v0x186e6b0_0, C4<0>, C4<0>, C4<0>;
v0x186e510_0 .net "clk", 0 0, v0x1870400_0;  alias, 1 drivers
v0x186e5e0_0 .var "r", 3 1;
v0x186e6b0_0 .var "reset", 0 0;
v0x186e780_0 .net "resetn", 0 0, L_0x1808860;  alias, 1 drivers
v0x186e850_0 .net "tb_match", 0 0, L_0x1882060;  alias, 1 drivers
v0x186e940_0 .var "wavedrom_enable", 0 0;
v0x186e9e0_0 .var "wavedrom_title", 511 0;
S_0x186db00 .scope task, "reset_test" "reset_test" 3 48, 3 48 0, S_0x186d880;
 .timescale -12 -12;
v0x186dd20_0 .var/2u "arfail", 0 0;
v0x186de00_0 .var "async", 0 0;
v0x186dec0_0 .var/2u "datafail", 0 0;
v0x186df60_0 .var/2u "srfail", 0 0;
E_0x18509c0 .event negedge, v0x186d1f0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1826040;
    %wait E_0x1826040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e6b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1826040;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x18509c0;
    %load/vec4 v0x186e850_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x186dec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e6b0_0, 0;
    %wait E_0x1826040;
    %load/vec4 v0x186e850_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x186dd20_0, 0, 1;
    %wait E_0x1826040;
    %load/vec4 v0x186e850_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x186df60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e6b0_0, 0;
    %load/vec4 v0x186df60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 62 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x186dd20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x186de00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x186dec0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x186de00_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 64 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x186e020 .scope task, "wavedrom_start" "wavedrom_start" 3 75, 3 75 0, S_0x186d880;
 .timescale -12 -12;
v0x186e220_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x186e300 .scope task, "wavedrom_stop" "wavedrom_stop" 3 78, 3 78 0, S_0x186d880;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x186eb80 .scope module, "top_module1" "top_module" 3 176, 4 1 0, S_0x1829c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x186ed60 .param/l "A" 1 4 9, C4<000>;
P_0x186eda0 .param/l "B" 1 4 10, C4<001>;
P_0x186ede0 .param/l "C" 1 4 11, C4<010>;
P_0x186ee20 .param/l "D" 1 4 12, C4<011>;
v0x186f0f0_0 .net "clk", 0 0, v0x1870400_0;  alias, 1 drivers
v0x186f200_0 .var "current_state", 2 0;
v0x186f2e0_0 .net "g", 2 0, L_0x1881aa0;  alias, 1 drivers
v0x186f3a0_0 .var "g1", 0 0;
v0x186f460_0 .var "g2", 0 0;
v0x186f570_0 .var "g3", 0 0;
v0x186f630_0 .var "next_state", 2 0;
v0x186f710_0 .net "r", 2 0, v0x186e5e0_0;  alias, 1 drivers
v0x186f820_0 .net "r1", 0 0, L_0x1881830;  1 drivers
v0x186f970_0 .net "r2", 0 0, L_0x1881960;  1 drivers
v0x186fa30_0 .net "r3", 0 0, L_0x1881a00;  1 drivers
v0x186faf0_0 .net "resetn", 0 0, L_0x1808860;  alias, 1 drivers
E_0x17ff9f0 .event anyedge, v0x186fa30_0, v0x186f970_0, v0x186f820_0, v0x186f200_0;
E_0x186f090/0 .event negedge, v0x186d550_0;
E_0x186f090/1 .event posedge, v0x186d1f0_0;
E_0x186f090 .event/or E_0x186f090/0, E_0x186f090/1;
L_0x1881830 .part v0x186e5e0_0, 0, 1;
L_0x1881960 .part v0x186e5e0_0, 1, 1;
L_0x1881a00 .part v0x186e5e0_0, 2, 1;
L_0x1881aa0 .concat [ 1 1 1 0], v0x186f3a0_0, v0x186f460_0, v0x186f570_0;
S_0x186fc10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 184, 3 184 0, S_0x1829c80;
 .timescale -12 -12;
E_0x186fdf0 .event anyedge, v0x18708b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18708b0_0;
    %nor/r;
    %assign/vec4 v0x18708b0_0, 0;
    %wait E_0x186fdf0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x186d880;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e6b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x186de00_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x186db00;
    %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x1826040;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %wait E_0x18509c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x186e300;
    %join;
    %wait E_0x1826040;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e6b0_0, 0;
    %wait E_0x1826040;
    %wait E_0x1826040;
    %pushi/vec4 500, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18509c0;
    %vpi_func 3 120 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x186e6b0_0, 0;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x186e5e0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1803830;
T_5 ;
    %wait E_0x1826040;
    %load/vec4 v0x186d550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x186d720_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x186d390_0;
    %assign/vec4 v0x186d720_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1803830;
T_6 ;
    %wait E_0x1824db0;
    %load/vec4 v0x186d720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x186d390_0, 0, 2;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x186d470_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x186d390_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x186d470_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x186d390_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x186d470_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x186d390_0, 0, 2;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186d390_0, 0, 2;
T_6.11 ;
T_6.9 ;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x186d470_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %pad/s 2;
    %store/vec4 v0x186d390_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x186d470_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 2;
    %store/vec4 v0x186d390_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x186d470_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 2;
    %store/vec4 v0x186d390_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x186eb80;
T_7 ;
    %wait E_0x186f090;
    %load/vec4 v0x186faf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x186f200_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x186f630_0;
    %assign/vec4 v0x186f200_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x186eb80;
T_8 ;
    %wait E_0x17ff9f0;
    %load/vec4 v0x186f200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x186f630_0, 0, 3;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x186f820_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.8, 10;
    %load/vec4 v0x186f970_0;
    %inv;
    %and;
T_8.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v0x186fa30_0;
    %inv;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x186f630_0, 0, 3;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x186f820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x186f630_0, 0, 3;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x186f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x186f630_0, 0, 3;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x186f630_0, 0, 3;
T_8.12 ;
T_8.10 ;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x186f3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %load/vec4 v0x186f820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x186f630_0, 0, 3;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x186f630_0, 0, 3;
T_8.16 ;
    %jmp T_8.14;
T_8.13 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x186f630_0, 0, 3;
T_8.14 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x186f460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %load/vec4 v0x186f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x186f630_0, 0, 3;
    %jmp T_8.20;
T_8.19 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x186f630_0, 0, 3;
T_8.20 ;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x186f630_0, 0, 3;
T_8.18 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x186eb80;
T_9 ;
    %wait E_0x1826040;
    %load/vec4 v0x186faf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f570_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x186f200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f570_0, 0;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x186f820_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_9.11, 11;
    %load/vec4 v0x186f970_0;
    %inv;
    %and;
T_9.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.10, 10;
    %load/vec4 v0x186fa30_0;
    %inv;
    %and;
T_9.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.9, 9;
    %load/vec4 v0x186f3a0_0;
    %flag_set/vec4 9;
    %jmp/1 T_9.13, 9;
    %load/vec4 v0x186f460_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.13;
    %flag_get/vec4 9;
    %jmp/1 T_9.12, 9;
    %load/vec4 v0x186f570_0;
    %or;
T_9.12;
    %inv;
    %and;
T_9.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186f3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f570_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x186f820_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.17, 10;
    %load/vec4 v0x186f970_0;
    %inv;
    %and;
T_9.17;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.16, 9;
    %load/vec4 v0x186f3a0_0;
    %flag_set/vec4 9;
    %jmp/1 T_9.19, 9;
    %load/vec4 v0x186f460_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.19;
    %flag_get/vec4 9;
    %jmp/1 T_9.18, 9;
    %load/vec4 v0x186f570_0;
    %or;
T_9.18;
    %inv;
    %and;
T_9.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186f3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f570_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x186f970_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_9.24, 11;
    %load/vec4 v0x186f820_0;
    %inv;
    %and;
T_9.24;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.23, 10;
    %load/vec4 v0x186fa30_0;
    %inv;
    %and;
T_9.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.22, 9;
    %load/vec4 v0x186f460_0;
    %flag_set/vec4 9;
    %jmp/1 T_9.26, 9;
    %load/vec4 v0x186f3a0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.26;
    %flag_get/vec4 9;
    %jmp/1 T_9.25, 9;
    %load/vec4 v0x186f570_0;
    %or;
T_9.25;
    %inv;
    %and;
T_9.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186f460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f570_0, 0;
    %jmp T_9.21;
T_9.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f570_0, 0;
T_9.21 ;
T_9.15 ;
T_9.8 ;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x186f820_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_9.31, 11;
    %load/vec4 v0x186f970_0;
    %inv;
    %and;
T_9.31;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.30, 10;
    %load/vec4 v0x186fa30_0;
    %inv;
    %and;
T_9.30;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.29, 9;
    %load/vec4 v0x186f3a0_0;
    %and;
T_9.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.27, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186f3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f570_0, 0;
    %jmp T_9.28;
T_9.27 ;
    %load/vec4 v0x186f820_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.35, 10;
    %load/vec4 v0x186f970_0;
    %inv;
    %and;
T_9.35;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.34, 9;
    %load/vec4 v0x186fa30_0;
    %inv;
    %and;
T_9.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f570_0, 0;
T_9.32 ;
T_9.28 ;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x186f970_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_9.40, 11;
    %load/vec4 v0x186f820_0;
    %inv;
    %and;
T_9.40;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.39, 10;
    %load/vec4 v0x186fa30_0;
    %inv;
    %and;
T_9.39;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.38, 9;
    %load/vec4 v0x186f460_0;
    %and;
T_9.38;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.36, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186f460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f570_0, 0;
    %jmp T_9.37;
T_9.36 ;
    %load/vec4 v0x186f820_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.44, 10;
    %load/vec4 v0x186f970_0;
    %inv;
    %and;
T_9.44;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.43, 9;
    %load/vec4 v0x186fa30_0;
    %inv;
    %and;
T_9.43;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.41, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186f570_0, 0;
T_9.41 ;
T_9.37 ;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1829c80;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1870400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18708b0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x1829c80;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x1870400_0;
    %inv;
    %store/vec4 v0x1870400_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1829c80;
T_12 ;
    %vpi_call/w 3 157 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 158 "$dumpvars", 32'sb00000000000000000000000000000001, v0x186e510_0, v0x1870a10_0, v0x1870400_0, v0x1870730_0, v0x1870690_0, v0x1870560_0, v0x18704a0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1829c80;
T_13 ;
    %load/vec4 v0x18707d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x18707d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18707d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_13.1 ;
    %load/vec4 v0x18707d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18707d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 196 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 197 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18707d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18707d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 198 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x1829c80;
T_14 ;
    %wait E_0x18251c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18707d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18707d0_0, 4, 32;
    %load/vec4 v0x1870970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x18707d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18707d0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18707d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18707d0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x1870560_0;
    %load/vec4 v0x1870560_0;
    %load/vec4 v0x18704a0_0;
    %xor;
    %load/vec4 v0x1870560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x18707d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 213 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18707d0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x18707d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18707d0_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2afsm/2013_q2afsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/2013_q2afsm/iter5/response0/top_module.sv";
