
*** Running vivado
    with args -log pulse.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pulse.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Nov 14 12:58:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source pulse.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 492.242 ; gain = 212.980
Command: synth_design -top pulse -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20996
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 997.145 ; gain = 500.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pulse' [C:/Users/priya/Vivado/pulse_shaping/pulse_shaping.srcs/sources_1/new/pulse.sv:23]
INFO: [Synth 8-3876] $readmem data file 'sinc.mem' is read successfully [C:/Users/priya/Vivado/pulse_shaping/pulse_shaping.srcs/sources_1/new/pulse.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'pulse' (0#1) [C:/Users/priya/Vivado/pulse_shaping/pulse_shaping.srcs/sources_1/new/pulse.sv:23]
WARNING: [Synth 8-3848] Net q in module/entity pulse does not have driver. [C:/Users/priya/Vivado/pulse_shaping/pulse_shaping.srcs/sources_1/new/pulse.sv:29]
WARNING: [Synth 8-7129] Port q[15] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[14] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[13] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[12] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[11] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[10] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[9] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[8] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[7] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[6] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[5] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[4] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[3] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[2] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[1] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[0] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bits[7] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bits[6] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bits[5] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bits[4] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bits[3] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bits[2] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bits[1] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bits[0] in module pulse is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.465 ; gain = 608.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1104.465 ; gain = 608.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1104.465 ; gain = 608.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1104.465 ; gain = 608.277
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                    ROMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port q[15] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[14] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[13] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[12] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[11] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[10] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[9] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[8] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[7] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[6] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[5] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[4] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[3] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[2] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[1] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port q[0] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bits[7] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bits[6] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bits[5] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bits[4] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bits[3] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bits[2] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bits[1] in module pulse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bits[0] in module pulse is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1311.625 ; gain = 815.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|pulse       | a_reg_rep  | 1024x16       | Block RAM      | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1326.461 ; gain = 830.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance a_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1326.461 ; gain = 830.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1550.004 ; gain = 1053.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1550.004 ; gain = 1053.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1550.004 ; gain = 1053.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1550.004 ; gain = 1053.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1550.961 ; gain = 1054.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1550.961 ; gain = 1054.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     6|
|3     |LUT1     |     2|
|4     |LUT2     |    10|
|5     |RAMB18E1 |     1|
|6     |FDRE     |    10|
|7     |IBUF     |     2|
|8     |OBUF     |    16|
|9     |OBUFT    |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    64|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1550.961 ; gain = 1054.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1550.961 ; gain = 1054.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1550.961 ; gain = 1054.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1564.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1684.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b928b5b1
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:48 . Memory (MB): peak = 1684.711 ; gain = 1192.469
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1684.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/priya/Vivado/pulse_shaping/pulse_shaping.runs/synth_1/pulse.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file pulse_utilization_synth.rpt -pb pulse_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 14 12:59:29 2025...
