Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e27b7cf800354e0580f52a2c29eb1864 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot seq_mult_tb_behav xil_defaultlib.seq_mult_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/1_EE5332/asg1/asg1.srcs/sources_1/new/seq_mult.v" Line 25. Module seq_mult doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seq_mult
Compiling module xil_defaultlib.seq_mult_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_mult_tb_behav
