D:\Masters_Study\1st Sem\VHDL lab\Workspace\submit\rcs1\idea_com.ngc 1546744973
OK
