{
  "columns":
  ["", "Pipelined", "II", "Bottleneck", "Details"]
  , "children":
  [
    {
      "name":"Kernel: readY"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY5_streaming.cl"
            , "line":6
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"readY.B2"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY5_streaming.cl"
                , "line":10
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Loop orchestration compiler optimization is enabled."
            }
            , {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY5_streaming.cl"
                      , "line":"11"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY5_streaming.cl"
                      , "line":"12"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Kernel: SAXPY"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY5_streaming.cl"
            , "line":17
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"SAXPY.B2"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY5_streaming.cl"
                , "line":23
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Loop orchestration compiler optimization is enabled."
            }
            , {
              "type":"brief"
              , "text":"II is an approximation."
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY5_streaming.cl"
                      , "line":"25"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Load Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY5_streaming.cl"
                      , "line":"26"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/upb/scratch/departments/pc2/groups/pc2-mitarbeiter/kenter/gitlab/OpenCL-FPGA-examples/device/SAXPY5_streaming.cl"
                      , "line":"26"
                    }
                  ]
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
  ]
}
