Loading plugins phase: Elapsed time ==> 0s.184ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\mechatoro\Documents\PSoC Creator\rotary_enc_hard_for_git\PSoC_rotaryenc_PI\rotary_enc_hard.cydsn\rotary_enc_hard.cyprj -d CY8C5888LTI-LP097 -s C:\Users\mechatoro\Documents\PSoC Creator\rotary_enc_hard_for_git\PSoC_rotaryenc_PI\rotary_enc_hard.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Clock_2's accuracy range '10  Hz -55% +100%, (4.5  Hz - 20  Hz)' is not within the specified tolerance range '10  Hz +/- 5%, (9.5  Hz - 10.5  Hz)'.).
 * C:\Users\mechatoro\Documents\PSoC Creator\rotary_enc_hard_for_git\PSoC_rotaryenc_PI\rotary_enc_hard.cydsn\rotary_enc_hard.cydwr (Clock_2)
 * C:\Users\mechatoro\Documents\PSoC Creator\rotary_enc_hard_for_git\PSoC_rotaryenc_PI\rotary_enc_hard.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_2)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.286ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.100ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  rotary_enc_hard.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mechatoro\Documents\PSoC Creator\rotary_enc_hard_for_git\PSoC_rotaryenc_PI\rotary_enc_hard.cydsn\rotary_enc_hard.cyprj -dcpsoc3 rotary_enc_hard.v -verilog
======================================================================

======================================================================
Compiling:  rotary_enc_hard.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mechatoro\Documents\PSoC Creator\rotary_enc_hard_for_git\PSoC_rotaryenc_PI\rotary_enc_hard.cydsn\rotary_enc_hard.cyprj -dcpsoc3 rotary_enc_hard.v -verilog
======================================================================

======================================================================
Compiling:  rotary_enc_hard.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mechatoro\Documents\PSoC Creator\rotary_enc_hard_for_git\PSoC_rotaryenc_PI\rotary_enc_hard.cydsn\rotary_enc_hard.cyprj -dcpsoc3 -verilog rotary_enc_hard.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Apr 22 09:57:10 2018


======================================================================
Compiling:  rotary_enc_hard.v
Program  :   vpp
Options  :    -yv2 -q10 rotary_enc_hard.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Apr 22 09:57:11 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'rotary_enc_hard.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  rotary_enc_hard.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mechatoro\Documents\PSoC Creator\rotary_enc_hard_for_git\PSoC_rotaryenc_PI\rotary_enc_hard.cydsn\rotary_enc_hard.cyprj -dcpsoc3 -verilog rotary_enc_hard.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Apr 22 09:57:11 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mechatoro\Documents\PSoC Creator\rotary_enc_hard_for_git\PSoC_rotaryenc_PI\rotary_enc_hard.cydsn\codegentemp\rotary_enc_hard.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\mechatoro\Documents\PSoC Creator\rotary_enc_hard_for_git\PSoC_rotaryenc_PI\rotary_enc_hard.cydsn\codegentemp\rotary_enc_hard.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  rotary_enc_hard.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mechatoro\Documents\PSoC Creator\rotary_enc_hard_for_git\PSoC_rotaryenc_PI\rotary_enc_hard.cydsn\rotary_enc_hard.cyprj -dcpsoc3 -verilog rotary_enc_hard.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Apr 22 09:57:13 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mechatoro\Documents\PSoC Creator\rotary_enc_hard_for_git\PSoC_rotaryenc_PI\rotary_enc_hard.cydsn\codegentemp\rotary_enc_hard.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\mechatoro\Documents\PSoC Creator\rotary_enc_hard_for_git\PSoC_rotaryenc_PI\rotary_enc_hard.cydsn\codegentemp\rotary_enc_hard.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\QuadDec_L:Net_1129\
	\QuadDec_L:Cnt16:Net_82\
	\QuadDec_L:Cnt16:Net_95\
	\QuadDec_L:Cnt16:Net_91\
	\QuadDec_L:Cnt16:Net_102\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_0\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\PWM_L:PWMUDB:km_run\
	\PWM_L:PWMUDB:ctrl_cmpmode2_2\
	\PWM_L:PWMUDB:ctrl_cmpmode2_1\
	\PWM_L:PWMUDB:ctrl_cmpmode2_0\
	\PWM_L:PWMUDB:ctrl_cmpmode1_2\
	\PWM_L:PWMUDB:ctrl_cmpmode1_1\
	\PWM_L:PWMUDB:ctrl_cmpmode1_0\
	\PWM_L:PWMUDB:capt_rising\
	\PWM_L:PWMUDB:capt_falling\
	\PWM_L:PWMUDB:trig_rise\
	\PWM_L:PWMUDB:trig_fall\
	\PWM_L:PWMUDB:sc_kill\
	\PWM_L:PWMUDB:min_kill\
	\PWM_L:PWMUDB:km_tc\
	\PWM_L:PWMUDB:db_tc\
	\PWM_L:PWMUDB:dith_sel\
	\PWM_L:PWMUDB:compare2\
	\PWM_L:Net_101\
	Net_42
	Net_43
	\PWM_L:PWMUDB:MODULE_1:b_31\
	\PWM_L:PWMUDB:MODULE_1:b_30\
	\PWM_L:PWMUDB:MODULE_1:b_29\
	\PWM_L:PWMUDB:MODULE_1:b_28\
	\PWM_L:PWMUDB:MODULE_1:b_27\
	\PWM_L:PWMUDB:MODULE_1:b_26\
	\PWM_L:PWMUDB:MODULE_1:b_25\
	\PWM_L:PWMUDB:MODULE_1:b_24\
	\PWM_L:PWMUDB:MODULE_1:b_23\
	\PWM_L:PWMUDB:MODULE_1:b_22\
	\PWM_L:PWMUDB:MODULE_1:b_21\
	\PWM_L:PWMUDB:MODULE_1:b_20\
	\PWM_L:PWMUDB:MODULE_1:b_19\
	\PWM_L:PWMUDB:MODULE_1:b_18\
	\PWM_L:PWMUDB:MODULE_1:b_17\
	\PWM_L:PWMUDB:MODULE_1:b_16\
	\PWM_L:PWMUDB:MODULE_1:b_15\
	\PWM_L:PWMUDB:MODULE_1:b_14\
	\PWM_L:PWMUDB:MODULE_1:b_13\
	\PWM_L:PWMUDB:MODULE_1:b_12\
	\PWM_L:PWMUDB:MODULE_1:b_11\
	\PWM_L:PWMUDB:MODULE_1:b_10\
	\PWM_L:PWMUDB:MODULE_1:b_9\
	\PWM_L:PWMUDB:MODULE_1:b_8\
	\PWM_L:PWMUDB:MODULE_1:b_7\
	\PWM_L:PWMUDB:MODULE_1:b_6\
	\PWM_L:PWMUDB:MODULE_1:b_5\
	\PWM_L:PWMUDB:MODULE_1:b_4\
	\PWM_L:PWMUDB:MODULE_1:b_3\
	\PWM_L:PWMUDB:MODULE_1:b_2\
	\PWM_L:PWMUDB:MODULE_1:b_1\
	\PWM_L:PWMUDB:MODULE_1:b_0\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_44
	Net_41
	\PWM_L:Net_113\
	\PWM_L:Net_107\
	\PWM_L:Net_114\
	\UART:BUART:reset_sr\
	Net_63
	Net_64
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_58
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	\QuadDec_R:Net_1129\
	\QuadDec_R:Cnt16:Net_82\
	\QuadDec_R:Cnt16:Net_95\
	\QuadDec_R:Cnt16:Net_91\
	\QuadDec_R:Cnt16:Net_102\
	\QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_0\
	\PWM_R:PWMUDB:km_run\
	\PWM_R:PWMUDB:ctrl_cmpmode2_2\
	\PWM_R:PWMUDB:ctrl_cmpmode2_1\
	\PWM_R:PWMUDB:ctrl_cmpmode2_0\
	\PWM_R:PWMUDB:ctrl_cmpmode1_2\
	\PWM_R:PWMUDB:ctrl_cmpmode1_1\
	\PWM_R:PWMUDB:ctrl_cmpmode1_0\
	\PWM_R:PWMUDB:capt_rising\
	\PWM_R:PWMUDB:capt_falling\
	\PWM_R:PWMUDB:trig_rise\
	\PWM_R:PWMUDB:trig_fall\
	\PWM_R:PWMUDB:sc_kill\
	\PWM_R:PWMUDB:min_kill\
	\PWM_R:PWMUDB:km_tc\
	\PWM_R:PWMUDB:db_tc\
	\PWM_R:PWMUDB:dith_sel\
	\PWM_R:PWMUDB:compare2\
	\PWM_R:Net_101\
	Net_108
	Net_109
	\PWM_R:PWMUDB:MODULE_7:b_31\
	\PWM_R:PWMUDB:MODULE_7:b_30\
	\PWM_R:PWMUDB:MODULE_7:b_29\
	\PWM_R:PWMUDB:MODULE_7:b_28\
	\PWM_R:PWMUDB:MODULE_7:b_27\
	\PWM_R:PWMUDB:MODULE_7:b_26\
	\PWM_R:PWMUDB:MODULE_7:b_25\
	\PWM_R:PWMUDB:MODULE_7:b_24\
	\PWM_R:PWMUDB:MODULE_7:b_23\
	\PWM_R:PWMUDB:MODULE_7:b_22\
	\PWM_R:PWMUDB:MODULE_7:b_21\
	\PWM_R:PWMUDB:MODULE_7:b_20\
	\PWM_R:PWMUDB:MODULE_7:b_19\
	\PWM_R:PWMUDB:MODULE_7:b_18\
	\PWM_R:PWMUDB:MODULE_7:b_17\
	\PWM_R:PWMUDB:MODULE_7:b_16\
	\PWM_R:PWMUDB:MODULE_7:b_15\
	\PWM_R:PWMUDB:MODULE_7:b_14\
	\PWM_R:PWMUDB:MODULE_7:b_13\
	\PWM_R:PWMUDB:MODULE_7:b_12\
	\PWM_R:PWMUDB:MODULE_7:b_11\
	\PWM_R:PWMUDB:MODULE_7:b_10\
	\PWM_R:PWMUDB:MODULE_7:b_9\
	\PWM_R:PWMUDB:MODULE_7:b_8\
	\PWM_R:PWMUDB:MODULE_7:b_7\
	\PWM_R:PWMUDB:MODULE_7:b_6\
	\PWM_R:PWMUDB:MODULE_7:b_5\
	\PWM_R:PWMUDB:MODULE_7:b_4\
	\PWM_R:PWMUDB:MODULE_7:b_3\
	\PWM_R:PWMUDB:MODULE_7:b_2\
	\PWM_R:PWMUDB:MODULE_7:b_1\
	\PWM_R:PWMUDB:MODULE_7:b_0\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_110
	Net_107
	\PWM_R:Net_113\
	\PWM_R:Net_107\
	\PWM_R:Net_114\

    Synthesized names
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_L:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 327 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing zero to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:Cnt16:CounterUDB:capt_rising\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:Cnt16:CounterUDB:underflow\ to \QuadDec_L:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_L:Cnt16:CounterUDB:tc_i\ to \QuadDec_L:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_L:bQuadDec:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:bQuadDec:status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:bQuadDec:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:Net_1229\ to one
Aliasing tmpOE__enc_a_L_net_0 to one
Aliasing tmpOE__enc_b_L_net_0 to one
Aliasing \USBUART:tmpOE__Dm_net_0\ to one
Aliasing \USBUART:tmpOE__Dp_net_0\ to one
Aliasing \PWM_L:PWMUDB:hwCapture\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:trig_out\ to one
Aliasing \PWM_L:PWMUDB:runmode_enable\\R\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:runmode_enable\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:ltch_kill_reg\\R\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:ltch_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:min_kill_reg\\R\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:min_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:final_kill\ to one
Aliasing \PWM_L:PWMUDB:dith_count_1\\R\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:dith_count_1\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:dith_count_0\\R\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:dith_count_0\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:reset\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:cmp2\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:cmp1_status_reg\\R\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:cmp1_status_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:cmp2_status_reg\\R\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:cmp2_status_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:final_kill_reg\\R\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:final_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:cs_addr_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:pwm1_i\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:pwm2_i\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_23\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_22\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_21\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_20\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_19\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_18\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_17\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_16\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_15\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_14\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_13\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_12\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_11\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_10\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_9\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_8\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_7\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_3\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:a_2\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__PWM_Pin_L_net_0 to one
Aliasing \UART:BUART:tx_hd_send_break\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:HalfDuplexSend\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalParityType_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalParityType_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalAddrMode_2\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalAddrMode_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalAddrMode_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_ctrl_mark\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:rx_status_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:capt_rising\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:underflow\ to \QuadDec_R:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:tc_i\ to \QuadDec_R:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_R:bQuadDec:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:bQuadDec:status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:bQuadDec:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:Net_1229\ to one
Aliasing \PWM_R:PWMUDB:hwCapture\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:trig_out\ to one
Aliasing \PWM_R:PWMUDB:runmode_enable\\R\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:runmode_enable\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:ltch_kill_reg\\R\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:ltch_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:min_kill_reg\\R\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:min_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:final_kill\ to one
Aliasing \PWM_R:PWMUDB:dith_count_1\\R\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:dith_count_1\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:dith_count_0\\R\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:dith_count_0\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:reset\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:cmp2\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:cmp1_status_reg\\R\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:cmp1_status_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:cmp2_status_reg\\R\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:cmp2_status_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:final_kill_reg\\R\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:final_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:cs_addr_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:pwm1_i\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:pwm2_i\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_23\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_22\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_21\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_20\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_19\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_18\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_17\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_16\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_15\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_14\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_13\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_12\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_11\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_10\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_9\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_8\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_7\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_3\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:a_2\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__enc_a_R_net_0 to one
Aliasing tmpOE__enc_b_R_net_0 to one
Aliasing tmpOE__PWM_Pin_R_net_0 to one
Aliasing \QuadDec_L:Cnt16:CounterUDB:prevCapture\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_L:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM_L:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_L:PWMUDB:prevCapture\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:trig_last\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_L:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_L:PWMUDB:prevCompare1\\D\ to \PWM_L:PWMUDB:pwm_temp\
Aliasing \PWM_L:PWMUDB:tc_i_reg\\D\ to \PWM_L:PWMUDB:status_2\
Aliasing \UART:BUART:reset_reg\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:rx_break_status\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:prevCapture\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_R:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM_R:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_R:PWMUDB:prevCapture\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:trig_last\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_R:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_R:PWMUDB:prevCompare1\\D\ to \PWM_R:PWMUDB:pwm_temp\
Aliasing \PWM_R:PWMUDB:tc_i_reg\\D\ to \PWM_R:PWMUDB:status_2\
Removing Rhs of wire \QuadDec_L:Net_1275\[2] = \QuadDec_L:Cnt16:Net_49\[3]
Removing Rhs of wire \QuadDec_L:Net_1275\[2] = \QuadDec_L:Cnt16:CounterUDB:tc_reg_i\[62]
Removing Lhs of wire \QuadDec_L:Cnt16:Net_89\[5] = \QuadDec_L:Net_1251\[6]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_0\[18] = \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\[17]
Removing Rhs of wire zero[22] = \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\[17]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:ctrl_enable\[31] = \QuadDec_L:Cnt16:CounterUDB:control_7\[23]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:capt_rising\[33] = zero[22]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:capt_falling\[34] = \QuadDec_L:Cnt16:CounterUDB:prevCapture\[32]
Removing Rhs of wire \QuadDec_L:Net_1260\[38] = \QuadDec_L:bQuadDec:state_2\[162]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:final_enable\[40] = \QuadDec_L:Cnt16:CounterUDB:control_7\[23]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:counter_enable\[41] = \QuadDec_L:Cnt16:CounterUDB:control_7\[23]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_0\[42] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_status\[43]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_1\[44] = \QuadDec_L:Cnt16:CounterUDB:per_zero\[45]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_2\[46] = \QuadDec_L:Cnt16:CounterUDB:overflow_status\[47]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_3\[48] = \QuadDec_L:Cnt16:CounterUDB:underflow_status\[49]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:status_4\[50] = \QuadDec_L:Cnt16:CounterUDB:hwCapture\[36]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_5\[51] = \QuadDec_L:Cnt16:CounterUDB:fifo_full\[52]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_6\[53] = \QuadDec_L:Cnt16:CounterUDB:fifo_nempty\[54]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:overflow\[56] = \QuadDec_L:Cnt16:CounterUDB:per_FF\[57]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:underflow\[58] = \QuadDec_L:Cnt16:CounterUDB:status_1\[44]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:tc_i\[61] = \QuadDec_L:Cnt16:CounterUDB:reload_tc\[39]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[63] = \QuadDec_L:Cnt16:CounterUDB:cmp_equal\[64]
Removing Rhs of wire \QuadDec_L:Net_1264\[67] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\[66]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:dp_dir\[71] = \QuadDec_L:Net_1251\[6]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_2\[72] = \QuadDec_L:Net_1251\[6]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_1\[73] = \QuadDec_L:Cnt16:CounterUDB:count_enable\[70]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_0\[74] = \QuadDec_L:Cnt16:CounterUDB:reload\[37]
Removing Lhs of wire \QuadDec_L:Net_1290\[151] = \QuadDec_L:Net_1275\[2]
Removing Lhs of wire \QuadDec_L:bQuadDec:index_filt\[160] = \QuadDec_L:Net_1232\[161]
Removing Lhs of wire \QuadDec_L:Net_1232\[161] = one[12]
Removing Rhs of wire \QuadDec_L:bQuadDec:error\[163] = \QuadDec_L:bQuadDec:state_3\[164]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_0\[167] = \QuadDec_L:Net_530\[168]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_1\[169] = \QuadDec_L:Net_611\[170]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_2\[171] = \QuadDec_L:Net_1260\[38]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_3\[172] = \QuadDec_L:bQuadDec:error\[163]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_4\[173] = zero[22]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_5\[174] = zero[22]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_6\[175] = zero[22]
Removing Lhs of wire \QuadDec_L:Net_1229\[180] = one[12]
Removing Lhs of wire \QuadDec_L:Net_1272\[181] = \QuadDec_L:Net_1264\[67]
Removing Lhs of wire tmpOE__enc_a_L_net_0[185] = one[12]
Removing Lhs of wire tmpOE__enc_b_L_net_0[190] = one[12]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[200] = one[12]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[207] = one[12]
Removing Lhs of wire \PWM_L:PWMUDB:ctrl_enable\[272] = \PWM_L:PWMUDB:control_7\[264]
Removing Lhs of wire \PWM_L:PWMUDB:hwCapture\[282] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:hwEnable\[283] = \PWM_L:PWMUDB:control_7\[264]
Removing Lhs of wire \PWM_L:PWMUDB:trig_out\[287] = one[12]
Removing Lhs of wire \PWM_L:PWMUDB:runmode_enable\\R\[289] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:runmode_enable\\S\[290] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:final_enable\[291] = \PWM_L:PWMUDB:runmode_enable\[288]
Removing Lhs of wire \PWM_L:PWMUDB:ltch_kill_reg\\R\[295] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:ltch_kill_reg\\S\[296] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:min_kill_reg\\R\[297] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:min_kill_reg\\S\[298] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:final_kill\[301] = one[12]
Removing Lhs of wire \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_1\[305] = \PWM_L:PWMUDB:MODULE_1:g2:a0:s_1\[593]
Removing Lhs of wire \PWM_L:PWMUDB:add_vi_vv_MODGEN_1_0\[307] = \PWM_L:PWMUDB:MODULE_1:g2:a0:s_0\[594]
Removing Lhs of wire \PWM_L:PWMUDB:dith_count_1\\R\[308] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:dith_count_1\\S\[309] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:dith_count_0\\R\[310] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:dith_count_0\\S\[311] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:reset\[314] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:status_6\[315] = zero[22]
Removing Rhs of wire \PWM_L:PWMUDB:status_5\[316] = \PWM_L:PWMUDB:final_kill_reg\[330]
Removing Lhs of wire \PWM_L:PWMUDB:status_4\[317] = zero[22]
Removing Rhs of wire \PWM_L:PWMUDB:status_3\[318] = \PWM_L:PWMUDB:fifo_full\[337]
Removing Rhs of wire \PWM_L:PWMUDB:status_1\[320] = \PWM_L:PWMUDB:cmp2_status_reg\[329]
Removing Rhs of wire \PWM_L:PWMUDB:status_0\[321] = \PWM_L:PWMUDB:cmp1_status_reg\[328]
Removing Lhs of wire \PWM_L:PWMUDB:cmp2_status\[326] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:cmp2\[327] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:cmp1_status_reg\\R\[331] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:cmp1_status_reg\\S\[332] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:cmp2_status_reg\\R\[333] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:cmp2_status_reg\\S\[334] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:final_kill_reg\\R\[335] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:final_kill_reg\\S\[336] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:cs_addr_2\[338] = \PWM_L:PWMUDB:tc_i\[293]
Removing Lhs of wire \PWM_L:PWMUDB:cs_addr_1\[339] = \PWM_L:PWMUDB:runmode_enable\[288]
Removing Lhs of wire \PWM_L:PWMUDB:cs_addr_0\[340] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:compare1\[421] = \PWM_L:PWMUDB:cmp1_less\[392]
Removing Lhs of wire \PWM_L:PWMUDB:pwm1_i\[426] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:pwm2_i\[428] = zero[22]
Removing Rhs of wire \PWM_L:Net_96\[431] = \PWM_L:PWMUDB:pwm_i_reg\[423]
Removing Lhs of wire \PWM_L:PWMUDB:pwm_temp\[434] = \PWM_L:PWMUDB:cmp1\[324]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_23\[475] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_22\[476] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_21\[477] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_20\[478] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_19\[479] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_18\[480] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_17\[481] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_16\[482] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_15\[483] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_14\[484] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_13\[485] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_12\[486] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_11\[487] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_10\[488] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_9\[489] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_8\[490] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_7\[491] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_6\[492] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_5\[493] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_4\[494] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_3\[495] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_2\[496] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_1\[497] = \PWM_L:PWMUDB:MODIN1_1\[498]
Removing Lhs of wire \PWM_L:PWMUDB:MODIN1_1\[498] = \PWM_L:PWMUDB:dith_count_1\[304]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:a_0\[499] = \PWM_L:PWMUDB:MODIN1_0\[500]
Removing Lhs of wire \PWM_L:PWMUDB:MODIN1_0\[500] = \PWM_L:PWMUDB:dith_count_0\[306]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[632] = one[12]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[633] = one[12]
Removing Rhs of wire Net_50[634] = \PWM_L:Net_96\[431]
Removing Lhs of wire tmpOE__PWM_Pin_L_net_0[642] = one[12]
Removing Lhs of wire \UART:Net_61\[649] = \UART:Net_9\[648]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[653] = zero[22]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[654] = zero[22]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[655] = zero[22]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[656] = zero[22]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[657] = zero[22]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[658] = zero[22]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[659] = zero[22]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[660] = zero[22]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[672] = \UART:BUART:tx_bitclk_dp\[708]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[718] = \UART:BUART:tx_counter_dp\[709]
Removing Lhs of wire \UART:BUART:tx_status_6\[719] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_5\[720] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_4\[721] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_1\[723] = \UART:BUART:tx_fifo_empty\[686]
Removing Lhs of wire \UART:BUART:tx_status_3\[725] = \UART:BUART:tx_fifo_notfull\[685]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[785] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[793] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[804]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[795] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[805]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[796] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[821]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[797] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[835]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[798] = \UART:BUART:sRX:s23Poll:MODIN2_1\[799]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[799] = \UART:BUART:pollcount_1\[791]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[800] = \UART:BUART:sRX:s23Poll:MODIN2_0\[801]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[801] = \UART:BUART:pollcount_0\[794]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[807] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[808] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[809] = \UART:BUART:pollcount_1\[791]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[810] = \UART:BUART:pollcount_1\[791]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[811] = \UART:BUART:pollcount_0\[794]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[812] = \UART:BUART:pollcount_0\[794]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[813] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[814] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[815] = \UART:BUART:pollcount_1\[791]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[816] = \UART:BUART:pollcount_0\[794]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[817] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[818] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[823] = \UART:BUART:pollcount_1\[791]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[824] = \UART:BUART:pollcount_1\[791]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[825] = \UART:BUART:pollcount_0\[794]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[826] = \UART:BUART:pollcount_0\[794]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[827] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[828] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[829] = \UART:BUART:pollcount_1\[791]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[830] = \UART:BUART:pollcount_0\[794]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[831] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[832] = zero[22]
Removing Lhs of wire \UART:BUART:rx_status_1\[839] = zero[22]
Removing Rhs of wire \UART:BUART:rx_status_2\[840] = \UART:BUART:rx_parity_error_status\[841]
Removing Rhs of wire \UART:BUART:rx_status_3\[842] = \UART:BUART:rx_stop_bit_error\[843]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[853] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[902]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[857] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[924]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[858] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[859] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[860] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[861] = \UART:BUART:sRX:MODIN5_6\[862]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_6\[862] = \UART:BUART:rx_count_6\[780]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[863] = \UART:BUART:sRX:MODIN5_5\[864]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_5\[864] = \UART:BUART:rx_count_5\[781]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[865] = \UART:BUART:sRX:MODIN5_4\[866]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_4\[866] = \UART:BUART:rx_count_4\[782]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[867] = \UART:BUART:sRX:MODIN5_3\[868]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_3\[868] = \UART:BUART:rx_count_3\[783]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[869] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[870] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[871] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[872] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[873] = one[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[874] = one[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[875] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[876] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[877] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[878] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[879] = \UART:BUART:rx_count_6\[780]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[880] = \UART:BUART:rx_count_5\[781]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[881] = \UART:BUART:rx_count_4\[782]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[882] = \UART:BUART:rx_count_3\[783]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[883] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[884] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[885] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[886] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[887] = one[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[888] = one[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[889] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[904] = \UART:BUART:rx_postpoll\[739]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[905] = \UART:BUART:rx_parity_bit\[856]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[906] = \UART:BUART:rx_postpoll\[739]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[907] = \UART:BUART:rx_parity_bit\[856]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[908] = \UART:BUART:rx_postpoll\[739]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[909] = \UART:BUART:rx_parity_bit\[856]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[911] = one[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[912] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[910]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[913] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[910]
Removing Lhs of wire tmpOE__Rx_1_net_0[935] = one[12]
Removing Lhs of wire tmpOE__Tx_1_net_0[940] = one[12]
Removing Rhs of wire \QuadDec_R:Net_1275\[947] = \QuadDec_R:Cnt16:Net_49\[948]
Removing Rhs of wire \QuadDec_R:Net_1275\[947] = \QuadDec_R:Cnt16:CounterUDB:tc_reg_i\[1004]
Removing Lhs of wire \QuadDec_R:Cnt16:Net_89\[950] = \QuadDec_R:Net_1251\[951]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_1\[960] = zero[22]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_0\[961] = zero[22]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:ctrl_enable\[973] = \QuadDec_R:Cnt16:CounterUDB:control_7\[965]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:capt_rising\[975] = zero[22]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:capt_falling\[976] = \QuadDec_R:Cnt16:CounterUDB:prevCapture\[974]
Removing Rhs of wire \QuadDec_R:Net_1260\[980] = \QuadDec_R:bQuadDec:state_2\[1104]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:final_enable\[982] = \QuadDec_R:Cnt16:CounterUDB:control_7\[965]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:counter_enable\[983] = \QuadDec_R:Cnt16:CounterUDB:control_7\[965]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_0\[984] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_status\[985]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_1\[986] = \QuadDec_R:Cnt16:CounterUDB:per_zero\[987]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_2\[988] = \QuadDec_R:Cnt16:CounterUDB:overflow_status\[989]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_3\[990] = \QuadDec_R:Cnt16:CounterUDB:underflow_status\[991]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:status_4\[992] = \QuadDec_R:Cnt16:CounterUDB:hwCapture\[978]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_5\[993] = \QuadDec_R:Cnt16:CounterUDB:fifo_full\[994]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_6\[995] = \QuadDec_R:Cnt16:CounterUDB:fifo_nempty\[996]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:overflow\[998] = \QuadDec_R:Cnt16:CounterUDB:per_FF\[999]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:underflow\[1000] = \QuadDec_R:Cnt16:CounterUDB:status_1\[986]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:tc_i\[1003] = \QuadDec_R:Cnt16:CounterUDB:reload_tc\[981]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\[1005] = \QuadDec_R:Cnt16:CounterUDB:cmp_equal\[1006]
Removing Rhs of wire \QuadDec_R:Net_1264\[1009] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\[1008]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:dp_dir\[1013] = \QuadDec_R:Net_1251\[951]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cs_addr_2\[1014] = \QuadDec_R:Net_1251\[951]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cs_addr_1\[1015] = \QuadDec_R:Cnt16:CounterUDB:count_enable\[1012]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cs_addr_0\[1016] = \QuadDec_R:Cnt16:CounterUDB:reload\[979]
Removing Lhs of wire \QuadDec_R:Net_1290\[1093] = \QuadDec_R:Net_1275\[947]
Removing Lhs of wire \QuadDec_R:bQuadDec:index_filt\[1102] = \QuadDec_R:Net_1232\[1103]
Removing Lhs of wire \QuadDec_R:Net_1232\[1103] = one[12]
Removing Rhs of wire \QuadDec_R:bQuadDec:error\[1105] = \QuadDec_R:bQuadDec:state_3\[1106]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_0\[1109] = \QuadDec_R:Net_530\[1110]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_1\[1111] = \QuadDec_R:Net_611\[1112]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_2\[1113] = \QuadDec_R:Net_1260\[980]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_3\[1114] = \QuadDec_R:bQuadDec:error\[1105]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_4\[1115] = zero[22]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_5\[1116] = zero[22]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_6\[1117] = zero[22]
Removing Lhs of wire \QuadDec_R:Net_1229\[1122] = one[12]
Removing Lhs of wire \QuadDec_R:Net_1272\[1123] = \QuadDec_R:Net_1264\[1009]
Removing Lhs of wire \PWM_R:PWMUDB:ctrl_enable\[1138] = \PWM_R:PWMUDB:control_7\[1130]
Removing Lhs of wire \PWM_R:PWMUDB:hwCapture\[1148] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:hwEnable\[1149] = \PWM_R:PWMUDB:control_7\[1130]
Removing Lhs of wire \PWM_R:PWMUDB:trig_out\[1153] = one[12]
Removing Lhs of wire \PWM_R:PWMUDB:runmode_enable\\R\[1155] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:runmode_enable\\S\[1156] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:final_enable\[1157] = \PWM_R:PWMUDB:runmode_enable\[1154]
Removing Lhs of wire \PWM_R:PWMUDB:ltch_kill_reg\\R\[1161] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:ltch_kill_reg\\S\[1162] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:min_kill_reg\\R\[1163] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:min_kill_reg\\S\[1164] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill\[1167] = one[12]
Removing Lhs of wire \PWM_R:PWMUDB:add_vi_vv_MODGEN_7_1\[1171] = \PWM_R:PWMUDB:MODULE_7:g2:a0:s_1\[1459]
Removing Lhs of wire \PWM_R:PWMUDB:add_vi_vv_MODGEN_7_0\[1173] = \PWM_R:PWMUDB:MODULE_7:g2:a0:s_0\[1460]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_1\\R\[1174] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_1\\S\[1175] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_0\\R\[1176] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_0\\S\[1177] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:reset\[1180] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:status_6\[1181] = zero[22]
Removing Rhs of wire \PWM_R:PWMUDB:status_5\[1182] = \PWM_R:PWMUDB:final_kill_reg\[1196]
Removing Lhs of wire \PWM_R:PWMUDB:status_4\[1183] = zero[22]
Removing Rhs of wire \PWM_R:PWMUDB:status_3\[1184] = \PWM_R:PWMUDB:fifo_full\[1203]
Removing Rhs of wire \PWM_R:PWMUDB:status_1\[1186] = \PWM_R:PWMUDB:cmp2_status_reg\[1195]
Removing Rhs of wire \PWM_R:PWMUDB:status_0\[1187] = \PWM_R:PWMUDB:cmp1_status_reg\[1194]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2_status\[1192] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2\[1193] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:cmp1_status_reg\\R\[1197] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:cmp1_status_reg\\S\[1198] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2_status_reg\\R\[1199] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2_status_reg\\S\[1200] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill_reg\\R\[1201] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill_reg\\S\[1202] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:cs_addr_2\[1204] = \PWM_R:PWMUDB:tc_i\[1159]
Removing Lhs of wire \PWM_R:PWMUDB:cs_addr_1\[1205] = \PWM_R:PWMUDB:runmode_enable\[1154]
Removing Lhs of wire \PWM_R:PWMUDB:cs_addr_0\[1206] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:compare1\[1287] = \PWM_R:PWMUDB:cmp1_less\[1258]
Removing Lhs of wire \PWM_R:PWMUDB:pwm1_i\[1292] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:pwm2_i\[1294] = zero[22]
Removing Rhs of wire \PWM_R:Net_96\[1297] = \PWM_R:PWMUDB:pwm_i_reg\[1289]
Removing Lhs of wire \PWM_R:PWMUDB:pwm_temp\[1300] = \PWM_R:PWMUDB:cmp1\[1190]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_23\[1341] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_22\[1342] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_21\[1343] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_20\[1344] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_19\[1345] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_18\[1346] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_17\[1347] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_16\[1348] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_15\[1349] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_14\[1350] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_13\[1351] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_12\[1352] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_11\[1353] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_10\[1354] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_9\[1355] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_8\[1356] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_7\[1357] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_6\[1358] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_5\[1359] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_4\[1360] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_3\[1361] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_2\[1362] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_1\[1363] = \PWM_R:PWMUDB:MODIN6_1\[1364]
Removing Lhs of wire \PWM_R:PWMUDB:MODIN6_1\[1364] = \PWM_R:PWMUDB:dith_count_1\[1170]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:a_0\[1365] = \PWM_R:PWMUDB:MODIN6_0\[1366]
Removing Lhs of wire \PWM_R:PWMUDB:MODIN6_0\[1366] = \PWM_R:PWMUDB:dith_count_0\[1172]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1498] = one[12]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1499] = one[12]
Removing Rhs of wire Net_89[1500] = \PWM_R:Net_96\[1297]
Removing Lhs of wire tmpOE__enc_a_R_net_0[1507] = one[12]
Removing Lhs of wire tmpOE__enc_b_R_net_0[1512] = one[12]
Removing Lhs of wire tmpOE__PWM_Pin_R_net_0[1517] = one[12]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:prevCapture\\D\[1523] = zero[22]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\\D\[1524] = \QuadDec_L:Cnt16:CounterUDB:overflow\[56]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\\D\[1525] = \QuadDec_L:Cnt16:CounterUDB:status_1\[44]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:tc_reg_i\\D\[1526] = \QuadDec_L:Cnt16:CounterUDB:reload_tc\[39]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:prevCompare\\D\[1527] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[63]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1528] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[63]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:count_stored_i\\D\[1529] = \QuadDec_L:Net_1203\[69]
Removing Lhs of wire \PWM_L:PWMUDB:min_kill_reg\\D\[1535] = one[12]
Removing Lhs of wire \PWM_L:PWMUDB:prevCapture\\D\[1536] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:trig_last\\D\[1537] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:ltch_kill_reg\\D\[1540] = one[12]
Removing Lhs of wire \PWM_L:PWMUDB:prevCompare1\\D\[1543] = \PWM_L:PWMUDB:cmp1\[324]
Removing Lhs of wire \PWM_L:PWMUDB:cmp1_status_reg\\D\[1544] = \PWM_L:PWMUDB:cmp1_status\[325]
Removing Lhs of wire \PWM_L:PWMUDB:cmp2_status_reg\\D\[1545] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:pwm_i_reg\\D\[1547] = \PWM_L:PWMUDB:pwm_i\[424]
Removing Lhs of wire \PWM_L:PWMUDB:pwm1_i_reg\\D\[1548] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:pwm2_i_reg\\D\[1549] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:tc_i_reg\\D\[1550] = \PWM_L:PWMUDB:status_2\[319]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1551] = zero[22]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1566] = \UART:BUART:rx_bitclk_pre\[774]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1575] = \UART:BUART:rx_parity_error_pre\[851]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1576] = zero[22]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:prevCapture\\D\[1581] = zero[22]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\\D\[1582] = \QuadDec_R:Cnt16:CounterUDB:overflow\[998]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\\D\[1583] = \QuadDec_R:Cnt16:CounterUDB:status_1\[986]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:tc_reg_i\\D\[1584] = \QuadDec_R:Cnt16:CounterUDB:reload_tc\[981]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:prevCompare\\D\[1585] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\[1005]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1586] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\[1005]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:count_stored_i\\D\[1587] = \QuadDec_R:Net_1203\[1011]
Removing Lhs of wire \PWM_R:PWMUDB:min_kill_reg\\D\[1593] = one[12]
Removing Lhs of wire \PWM_R:PWMUDB:prevCapture\\D\[1594] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:trig_last\\D\[1595] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:ltch_kill_reg\\D\[1598] = one[12]
Removing Lhs of wire \PWM_R:PWMUDB:prevCompare1\\D\[1601] = \PWM_R:PWMUDB:cmp1\[1190]
Removing Lhs of wire \PWM_R:PWMUDB:cmp1_status_reg\\D\[1602] = \PWM_R:PWMUDB:cmp1_status\[1191]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2_status_reg\\D\[1603] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:pwm_i_reg\\D\[1605] = \PWM_R:PWMUDB:pwm_i\[1290]
Removing Lhs of wire \PWM_R:PWMUDB:pwm1_i_reg\\D\[1606] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:pwm2_i_reg\\D\[1607] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:tc_i_reg\\D\[1608] = \PWM_R:PWMUDB:status_2\[1185]

------------------------------------------------------
Aliased 0 equations, 363 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec_L:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_L:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_L:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_L:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_L:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_L:Cnt16:CounterUDB:status_1\
	OR \QuadDec_L:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_L:Net_1151\' (cost = 0):
\QuadDec_L:Net_1151\ <= (not \QuadDec_L:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_L:Net_1287\' (cost = 0):
\QuadDec_L:Net_1287\ <= (not \QuadDec_L:Net_1264\);

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:cmp1\' (cost = 0):
\PWM_L:PWMUDB:cmp1\ <= (\PWM_L:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_L:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_L:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_L:PWMUDB:dith_count_1\ and \PWM_L:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\QuadDec_R:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_R:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_R:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_R:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_R:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_R:Cnt16:CounterUDB:status_1\
	OR \QuadDec_R:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_R:Net_1151\' (cost = 0):
\QuadDec_R:Net_1151\ <= (not \QuadDec_R:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_R:Net_1287\' (cost = 0):
\QuadDec_R:Net_1287\ <= (not \QuadDec_R:Net_1264\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:cmp1\' (cost = 0):
\PWM_R:PWMUDB:cmp1\ <= (\PWM_R:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_R:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_R:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_R:PWMUDB:dith_count_1\ and \PWM_R:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec_L:Net_1248\' (cost = 2):
\QuadDec_L:Net_1248\ <= ((not \QuadDec_L:Net_1264\ and \QuadDec_L:Net_1275\));

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_L:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_L:PWMUDB:dith_count_0\ and \PWM_L:PWMUDB:dith_count_1\)
	OR (not \PWM_L:PWMUDB:dith_count_1\ and \PWM_L:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\QuadDec_R:Net_1248\' (cost = 2):
\QuadDec_R:Net_1248\ <= ((not \QuadDec_R:Net_1264\ and \QuadDec_R:Net_1275\));

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_R:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_R:PWMUDB:dith_count_0\ and \PWM_R:PWMUDB:dith_count_1\)
	OR (not \PWM_R:PWMUDB:dith_count_1\ and \PWM_R:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_62 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_62 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_62 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_62 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_62 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 91 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_L:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM_L:PWMUDB:final_capture\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \QuadDec_R:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM_R:PWMUDB:final_capture\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_L:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_R:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:hwCapture\[36] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:final_capture\[342] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[603] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[613] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[623] = zero[22]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[738] = \UART:BUART:rx_bitclk\[786]
Removing Lhs of wire \UART:BUART:rx_status_0\[837] = zero[22]
Removing Lhs of wire \UART:BUART:rx_status_6\[846] = zero[22]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:hwCapture\[978] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:final_capture\[1208] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1469] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1479] = zero[22]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1489] = zero[22]
Removing Lhs of wire \PWM_L:PWMUDB:runmode_enable\\D\[1538] = \PWM_L:PWMUDB:control_7\[264]
Removing Lhs of wire \PWM_L:PWMUDB:final_kill_reg\\D\[1546] = zero[22]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1558] = \UART:BUART:tx_ctrl_mark_last\[729]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1570] = zero[22]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1571] = zero[22]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1573] = zero[22]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1574] = \UART:BUART:rx_markspace_pre\[850]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1579] = \UART:BUART:rx_parity_bit\[856]
Removing Lhs of wire \PWM_R:PWMUDB:runmode_enable\\D\[1596] = \PWM_R:PWMUDB:control_7\[1130]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill_reg\\D\[1604] = zero[22]

------------------------------------------------------
Aliased 0 equations, 23 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_62 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_62 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\mechatoro\Documents\PSoC Creator\rotary_enc_hard_for_git\PSoC_rotaryenc_PI\rotary_enc_hard.cydsn\rotary_enc_hard.cyprj" -dcpsoc3 rotary_enc_hard.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.550ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Sunday, 22 April 2018 09:57:13
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mechatoro\Documents\PSoC Creator\rotary_enc_hard_for_git\PSoC_rotaryenc_PI\rotary_enc_hard.cydsn\rotary_enc_hard.cyprj -d CY8C5888LTI-LP097 rotary_enc_hard.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_L:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_R:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \QuadDec_L:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_L:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_R:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=6, Signal=Net_4
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_3'. Fanout=2, Signal=Net_54
    Digital Clock 3: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec_L:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_L:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_L:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_L:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_R:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_R:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_R:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_R:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_R:Net_1264\, Duplicate of \QuadDec_R:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_R:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_R:Net_1264\ (fanout=2)

    Removing \QuadDec_L:Net_1264\, Duplicate of \QuadDec_L:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_L:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = enc_a_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => enc_a_L(0)__PA ,
            fb => Net_1 ,
            pad => enc_a_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = enc_b_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => enc_b_L(0)__PA ,
            fb => Net_2 ,
            pad => enc_b_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );

    Pin : Name = PWM_Pin_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Pin_L(0)__PA ,
            pin_input => Net_50 ,
            pad => PWM_Pin_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_62 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_77 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = enc_a_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => enc_a_R(0)__PA ,
            fb => Net_69 ,
            pad => enc_a_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = enc_b_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => enc_b_R(0)__PA ,
            fb => Net_70 ,
            pad => enc_b_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_Pin_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Pin_R(0)__PA ,
            pin_input => Net_89 ,
            pad => PWM_Pin_R(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_R:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_L:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * \QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * !\QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_611\ (fanout=1)

    MacroCell: Name=\PWM_L:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:tc_i\
        );
        Output = \PWM_L:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_77, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_77 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_62 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_R:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_R:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * \QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * !\QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_611\ (fanout=1)

    MacroCell: Name=\PWM_R:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:tc_i\
        );
        Output = \PWM_R:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1
        );
        Output = \QuadDec_L:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2
        );
        Output = \QuadDec_L:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_69
        );
        Output = \QuadDec_R:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_70
        );
        Output = \QuadDec_R:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec_L:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251_split\
        );
        Output = \QuadDec_L:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_L:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1203_split\
        );
        Output = \QuadDec_L:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_L:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:error\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_L:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_L:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_L:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\PWM_L:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_54) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:control_7\
        );
        Output = \PWM_L:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_L:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_54) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_L:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_L:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_54) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_L:PWMUDB:prevCompare1\ * \PWM_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_L:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_50, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_54) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:cmp1_less\
        );
        Output = Net_50 (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_62
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_62 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_62 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_62
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_62 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_62 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_62
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_62
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251_split\
        );
        Output = \QuadDec_R:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_L:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:Net_1203\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1203_split\
        );
        Output = \QuadDec_R:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_R:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:error\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_R:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_R:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_R:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\PWM_R:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_54) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:control_7\
        );
        Output = \PWM_R:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_R:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_54) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_R:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_R:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_54) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_R:PWMUDB:prevCompare1\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_R:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:Net_1203\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1203_split\ (fanout=1)

    MacroCell: Name=Net_89, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_54) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = Net_89 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_4 ,
            cs_addr_2 => \QuadDec_L:Net_1251\ ,
            cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_4 ,
            cs_addr_2 => \QuadDec_L:Net_1251\ ,
            cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_L:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_L:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_54 ,
            cs_addr_2 => \PWM_L:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_L:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_L:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_L:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_L:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_54 ,
            cs_addr_2 => \PWM_L:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_L:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_L:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_L:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_L:PWMUDB:status_3\ ,
            chain_in => \PWM_L:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_L:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_4 ,
            cs_addr_2 => \QuadDec_R:Net_1251\ ,
            cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_4 ,
            cs_addr_2 => \QuadDec_R:Net_1251\ ,
            cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_R:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_R:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_54 ,
            cs_addr_2 => \PWM_R:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_R:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_R:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_R:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_54 ,
            cs_addr_2 => \PWM_R:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_R:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_R:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_R:PWMUDB:status_3\ ,
            chain_in => \PWM_R:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_R:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_L:Net_1260\ ,
            clock => Net_4 ,
            status_6 => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_L:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_L:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_L:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_L:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_4 ,
            status_3 => \QuadDec_L:bQuadDec:error\ ,
            status_2 => \QuadDec_L:Net_1260\ ,
            status_1 => \QuadDec_L:Net_611\ ,
            status_0 => \QuadDec_L:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_L:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_54 ,
            status_3 => \PWM_L:PWMUDB:status_3\ ,
            status_2 => \PWM_L:PWMUDB:status_2\ ,
            status_0 => \PWM_L:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_R:Net_1260\ ,
            clock => Net_4 ,
            status_6 => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_R:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_R:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_R:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_R:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_4 ,
            status_3 => \QuadDec_R:bQuadDec:error\ ,
            status_2 => \QuadDec_R:Net_1260\ ,
            status_1 => \QuadDec_R:Net_611\ ,
            status_0 => \QuadDec_R:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_R:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_54 ,
            status_3 => \PWM_R:PWMUDB:status_3\ ,
            status_2 => \PWM_R:PWMUDB:status_2\ ,
            status_0 => \PWM_R:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec_L:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_4 ,
            control_7 => \QuadDec_L:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_L:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_L:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_L:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_L:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_L:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_L:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_L:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_L:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_54 ,
            control_7 => \PWM_L:PWMUDB:control_7\ ,
            control_6 => \PWM_L:PWMUDB:control_6\ ,
            control_5 => \PWM_L:PWMUDB:control_5\ ,
            control_4 => \PWM_L:PWMUDB:control_4\ ,
            control_3 => \PWM_L:PWMUDB:control_3\ ,
            control_2 => \PWM_L:PWMUDB:control_2\ ,
            control_1 => \PWM_L:PWMUDB:control_1\ ,
            control_0 => \PWM_L:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_4 ,
            control_7 => \QuadDec_R:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_R:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_R:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_R:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_R:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_R:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_R:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_R:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_R:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_54 ,
            control_7 => \PWM_R:PWMUDB:control_7\ ,
            control_6 => \PWM_R:PWMUDB:control_6\ ,
            control_5 => \PWM_R:PWMUDB:control_5\ ,
            control_4 => \PWM_R:PWMUDB:control_4\ ,
            control_3 => \PWM_R:PWMUDB:control_3\ ,
            control_2 => \PWM_R:PWMUDB:control_2\ ,
            control_1 => \PWM_R:PWMUDB:control_1\ ,
            control_0 => \PWM_R:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =dt_isr
        PORT MAP (
            interrupt => Net_10_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   13 :   35 :   48 : 27.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   78 :  114 :  192 : 40.63 %
  Unique P-terms              :  144 :  240 :  384 : 37.50 %
  Total P-terms               :  165 :      :      :        
  Datapath Cells              :   11 :   13 :   24 : 45.83 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    8 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.242ms
Tech Mapping phase: Elapsed time ==> 0s.360ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : PWM_Pin_L(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : PWM_Pin_R(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : enc_a_L(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : enc_a_R(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : enc_b_L(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : enc_b_R(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.344ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   32 :   16 :   48 :  66.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.75
                   Pterms :            5.06
               Macrocells :            2.44
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.146ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :      10.69 :       4.88
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_62 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_62
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_62
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_62 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_62
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_62
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_62 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_89, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_54) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = Net_89 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_L:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_54) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_L:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_L:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_54 ,
        cs_addr_2 => \PWM_L:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_L:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_L:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_L:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_50, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_54) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:cmp1_less\
        );
        Output = Net_50 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_L:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_54) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_L:PWMUDB:prevCompare1\ * \PWM_L:PWMUDB:cmp1_less\
        );
        Output = \PWM_L:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_R:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_54 ,
        cs_addr_2 => \PWM_R:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_R:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_R:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_R:PWMUDB:status_3\ ,
        chain_in => \PWM_R:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_R:PWMUDB:sP16:pwmdp:u0\

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_R:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_R:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:tc_i\
        );
        Output = \PWM_R:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_R:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_54) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:control_7\
        );
        Output = \PWM_R:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_R:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_54) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_R:PWMUDB:prevCompare1\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_R:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_L:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Net_1203\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1203_split\
        );
        Output = \QuadDec_L:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_L:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_54 ,
        cs_addr_2 => \PWM_L:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_L:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_L:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_L:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_L:PWMUDB:status_3\ ,
        chain_in => \PWM_L:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_L:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_R:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_54 ,
        status_3 => \PWM_R:PWMUDB:status_3\ ,
        status_2 => \PWM_R:PWMUDB:status_2\ ,
        status_0 => \PWM_R:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_L:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_54 ,
        control_7 => \PWM_L:PWMUDB:control_7\ ,
        control_6 => \PWM_L:PWMUDB:control_6\ ,
        control_5 => \PWM_L:PWMUDB:control_5\ ,
        control_4 => \PWM_L:PWMUDB:control_4\ ,
        control_3 => \PWM_L:PWMUDB:control_3\ ,
        control_2 => \PWM_L:PWMUDB:control_2\ ,
        control_1 => \PWM_L:PWMUDB:control_1\ ,
        control_0 => \PWM_L:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_L:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_54) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:control_7\
        );
        Output = \PWM_L:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_L:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_L:PWMUDB:runmode_enable\ * \PWM_L:PWMUDB:tc_i\
        );
        Output = \PWM_L:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_R:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_54) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_R:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_R:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_54 ,
        cs_addr_2 => \PWM_R:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_R:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_R:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_L:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_54 ,
        status_3 => \PWM_L:PWMUDB:status_3\ ,
        status_2 => \PWM_L:PWMUDB:status_2\ ,
        status_0 => \PWM_L:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_62 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_62 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_4 ,
        cs_addr_2 => \QuadDec_L:Net_1251\ ,
        cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_4 ,
        control_7 => \QuadDec_R:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_R:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_R:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_R:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_R:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_R:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_R:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_R:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Net_611\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * !\QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Net_530\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * \QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_77, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_77 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Net_1251\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251_split\
        );
        Output = \QuadDec_R:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_R:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_4 ,
        status_3 => \QuadDec_R:bQuadDec:error\ ,
        status_2 => \QuadDec_R:Net_1260\ ,
        status_1 => \QuadDec_R:Net_611\ ,
        status_0 => \QuadDec_R:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Net_1275\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Net_1260\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:error\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Net_1260\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:error\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:Net_1203\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_4 ,
        cs_addr_2 => \QuadDec_R:Net_1251\ ,
        cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\QuadDec_L:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_4 ,
        control_7 => \QuadDec_L:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_L:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_L:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_L:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_L:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_L:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_L:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_L:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:Net_1203\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Net_1203\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1203_split\
        );
        Output = \QuadDec_R:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_70
        );
        Output = \QuadDec_R:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_4 ,
        cs_addr_2 => \QuadDec_L:Net_1251\ ,
        cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_L:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_L:Net_1260\ ,
        clock => Net_4 ,
        status_6 => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_L:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_L:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_L:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_1275\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_69
        );
        Output = \QuadDec_R:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Net_530\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * \QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Net_611\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * !\QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1
        );
        Output = \QuadDec_L:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Net_1251\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251_split\
        );
        Output = \QuadDec_L:Net_1251\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_L:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_4 ,
        status_3 => \QuadDec_L:bQuadDec:error\ ,
        status_2 => \QuadDec_L:Net_1260\ ,
        status_1 => \QuadDec_L:Net_611\ ,
        status_0 => \QuadDec_L:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2
        );
        Output = \QuadDec_L:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_4) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_4 ,
        cs_addr_2 => \QuadDec_R:Net_1251\ ,
        cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_R:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\PWM_R:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_54 ,
        control_7 => \PWM_R:PWMUDB:control_7\ ,
        control_6 => \PWM_R:PWMUDB:control_6\ ,
        control_5 => \PWM_R:PWMUDB:control_5\ ,
        control_4 => \PWM_R:PWMUDB:control_4\ ,
        control_3 => \PWM_R:PWMUDB:control_3\ ,
        control_2 => \PWM_R:PWMUDB:control_2\ ,
        control_1 => \PWM_R:PWMUDB:control_1\ ,
        control_0 => \PWM_R:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_R:Net_1260\ ,
        clock => Net_4 ,
        status_6 => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_R:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_R:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_R:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =dt_isr
        PORT MAP (
            interrupt => Net_10_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM_Pin_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Pin_L(0)__PA ,
        pin_input => Net_50 ,
        pad => PWM_Pin_L(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PWM_Pin_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Pin_R(0)__PA ,
        pin_input => Net_89 ,
        pad => PWM_Pin_R(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = enc_a_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => enc_a_L(0)__PA ,
        fb => Net_1 ,
        pad => enc_a_L(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = enc_b_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => enc_b_L(0)__PA ,
        fb => Net_2 ,
        pad => enc_b_L(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = enc_a_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => enc_a_R(0)__PA ,
        fb => Net_69 ,
        pad => enc_a_R(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = enc_b_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => enc_b_R(0)__PA ,
        fb => Net_70 ,
        pad => enc_b_R(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_62 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_77 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_4 ,
            dclk_0 => Net_4_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ ,
            dclk_glb_2 => Net_54 ,
            dclk_2 => Net_54_local ,
            dclk_glb_3 => Net_10 ,
            dclk_3 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_23 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |    PWM_Pin_L(0) | In(Net_50)
     |   1 |     * |      NONE |         CMOS_OUT |    PWM_Pin_R(0) | In(Net_89)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   3 |   4 |     * |      NONE |     HI_Z_DIGITAL |      enc_a_L(0) | FB(Net_1)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      enc_b_L(0) | FB(Net_2)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      enc_a_R(0) | FB(Net_69)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      enc_b_R(0) | FB(Net_70)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_62)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_77)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.110ms
Digital Placement phase: Elapsed time ==> 3s.471ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "rotary_enc_hard_r.vh2" --pcf-path "rotary_enc_hard.pco" --des-name "rotary_enc_hard" --dsf-path "rotary_enc_hard.dsf" --sdc-path "rotary_enc_hard.sdc" --lib-path "rotary_enc_hard_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.170ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.313ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.064ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in rotary_enc_hard_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.753ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.345ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.940ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.941ms
API generation phase: Elapsed time ==> 3s.002ms
Dependency generation phase: Elapsed time ==> 0s.033ms
Cleanup phase: Elapsed time ==> 0s.002ms
