<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 45</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:8px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:16px;font-family:Times;color:#0860a8;}
	.ft07{font-size:18px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page45-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a045.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:775px;white-space:nowrap" class="ft00">Vol. 1&#160;2-15</p>
<p style="position:absolute;top:47px;left:611px;white-space:nowrap" class="ft01">INTEL</p>
<p style="position:absolute;top:45px;left:644px;white-space:nowrap" class="ft02">¬Æ</p>
<p style="position:absolute;top:47px;left:655px;white-space:nowrap" class="ft01">&#160;64&#160;AND IA-32 ARCHITECTURES</p>
<p style="position:absolute;top:100px;left:95px;white-space:nowrap" class="ft09">‚Äî&#160;Improved prefetching.<br/>‚Äî&#160;High&#160;bandwidth low latency&#160;LLC architecture.<br/>‚Äî&#160;High bandwidth&#160;ring architecture of&#160;on-die interconnect.</p>
<p style="position:absolute;top:172px;left:69px;white-space:nowrap" class="ft03">For&#160;additional information on Intel</p>
<p style="position:absolute;top:170px;left:296px;white-space:nowrap" class="ft04">¬Æ</p>
<p style="position:absolute;top:172px;left:307px;white-space:nowrap" class="ft03">&#160;Advanced&#160;Vector Extensions (AVX), see<a href="o_7281d5ea06a5b67a-135.html">&#160;Section 5.13,&#160;‚ÄúIntel¬Æ Advanced&#160;Vector&#160;</a></p>
<p style="position:absolute;top:189px;left:69px;white-space:nowrap" class="ft010"><a href="o_7281d5ea06a5b67a-135.html">Extensions&#160;(Intel¬Æ AVX)‚Äù a</a>nd<a href="˛ˇ">&#160;Chapter&#160;14,&#160;‚ÄúProgramming with AVX, FMA&#160;and AVX2‚Äù&#160;</a>in<a href="˛ˇ">&#160;<i>Intel¬Æ 64&#160;and&#160;IA-32 Archi-<br/>tectures&#160;Software&#160;Developer‚Äôs Manual, Volume&#160;1</i></a>.</p>
<p style="position:absolute;top:256px;left:69px;white-space:nowrap" class="ft06">2.2.7 SIMD&#160;</p>
<p style="position:absolute;top:256px;left:194px;white-space:nowrap" class="ft06">Instructions</p>
<p style="position:absolute;top:286px;left:69px;white-space:nowrap" class="ft09">Beginning with the Pentium&#160;II and Pentium with Intel MMX technology processor families, six extensions have&#160;been&#160;<br/>introduced into the Intel 64 and IA-32 architectures to perform single-instruction multiple-data (SIMD) operations.&#160;<br/>These&#160;extensions&#160;include the MMX technology,&#160;SSE extensions, SSE2&#160;extensions, SSE3 extensions, Supplemental&#160;<br/>Streaming SIMD&#160;Extensions&#160;3,&#160;and&#160;SSE4. Each&#160;of&#160;these extensions provides&#160;a group of instructions that&#160;perform&#160;<br/>SIMD operations on&#160;packed integer and/or&#160;packed floating-point&#160;data&#160;elements.&#160;<br/>SIMD integer operations can use&#160;the 64-bit MMX or the 128-bit XMM&#160;registers.&#160;SIMD floating-point operations use&#160;<br/>128-bit XMM re<a href="o_7281d5ea06a5b67a-47.html">gisters. Figure&#160;2-4</a>&#160;shows&#160;a summary of the&#160;various SIMD extensions (MMX technology,&#160;SSE, SSE2,&#160;<br/>SSE3,&#160;SSSE3,&#160;and&#160;SSE4),&#160;the&#160;data&#160;types&#160;they&#160;operate&#160;on, and how&#160;the data types are&#160;packed into&#160;MMX and&#160;XMM&#160;<br/>registers.<br/>The Intel MMX technology was&#160;introduced&#160;in the&#160;Pentium II&#160;and Pentium with MMX technology processor&#160;families.&#160;<br/>MMX instructions&#160;perform SIMD&#160;operations on packed byte,&#160;word,&#160;or doubleword integers&#160;located in MMX registers.&#160;<br/>These instructions&#160;are useful in&#160;applications&#160;that operate&#160;on&#160;integer&#160;arrays&#160;and&#160;streams of integer data that&#160;lend&#160;<br/>themselves&#160;to&#160;SIMD processing.<br/>SSE extensions&#160;were introduced in the Pentium&#160;III&#160;processor family.&#160;SSE instructions operate&#160;on&#160;packed&#160;single-<br/>precision&#160;floating-point&#160;values&#160;contained&#160;in&#160;XMM&#160;registers&#160;and on&#160;packed integers contained in&#160;MMX registers.&#160;<br/>Several&#160;SSE instructions provide state&#160;management, cache&#160;control,&#160;and memory ordering&#160;operations.&#160;Other SSE&#160;<br/>instructions&#160;are targeted at applications&#160;that operate on&#160;arrays of single-precision floating-point data elements (3-<br/>D&#160;geometry,&#160;3-D&#160;rendering,&#160;and&#160;video encoding and&#160;decoding&#160;applications).<br/>SSE2&#160;extensions&#160;were&#160;introduced&#160;in&#160;Pentium&#160;4&#160;and Intel&#160;Xeon&#160;processors.&#160;SSE2&#160;instructions&#160;operate on packed&#160;<br/>double-precision&#160;floating-point&#160;values&#160;contained in XMM&#160;registers and on packed integers&#160;contained in&#160;MMX&#160;and&#160;<br/>XMM registers.&#160;SSE2&#160;integer&#160;instructions&#160;extend&#160;IA-32&#160;SIMD operations by adding new&#160;128-bit SIMD integer oper-<br/>ations&#160;and by&#160;expanding existing 64-bit SIMD&#160;integer&#160;operations to&#160;128-bit XMM&#160;capability.&#160;SSE2 instructions also&#160;<br/>provide&#160;new&#160;cache control&#160;and memory ordering&#160;operations.<br/>SSE3 extensions&#160;were introduced with the&#160;Pentium&#160;4 processor supporting&#160;Hyper-Threading Technology&#160;(built on&#160;<br/>90 nm process technology). SSE3&#160;offers 13 instructions&#160;that&#160;accelerate&#160;performance of Streaming&#160;SIMD Exten-<br/>sions technology, Streaming SIMD&#160;Extensions&#160;2 technology, and x87-FP math capabilities.<br/>SSSE3 extensions&#160;were introduced with the&#160;Intel Xeon&#160;processor 5100&#160;series&#160;and Intel Core&#160;2&#160;processor&#160;family.&#160;<br/>SSSE3 offer 32&#160;instructions to&#160;accelerate&#160;processing&#160;of SIMD&#160;integer&#160;data.<br/>SSE4&#160;extensions offer 54 instructions. 47 of them&#160;are referred&#160;to as&#160;SSE4.1 instructions.&#160;SSE4.1 are&#160;introduced&#160;<br/>with Intel Xeon processor 5400 series and Intel Core 2&#160;Extreme processor QX9650.&#160;The other 7 SSE4&#160;instructions&#160;<br/>are referred to&#160;as SSE4.2&#160;instructions.<br/>AESNI and&#160;PCLMULQDQ introduce&#160;7 new instructions.&#160;Six&#160;of&#160;them&#160;are primitives for accelerating&#160;algorithms based&#160;<br/>on AES encryption/decryption&#160;standard, referred&#160;to as&#160;AESNI.<br/>The&#160;PCLMULQDQ instruction accelerates&#160;general-purpose&#160;block&#160;encryption, which can perform&#160;carry-less multipli-<br/>cation for two binary numbers&#160;up&#160;to&#160;64-bit wide.<br/>Intel 64&#160;architecture allows four generations&#160;of&#160;128-bit&#160;SIMD&#160;extensions to&#160;access&#160;up to&#160;16&#160;XMM registers.&#160;IA-32&#160;<br/>architecture provides 8&#160;XMM registers.<br/>Intel</p>
<p style="position:absolute;top:977px;left:100px;white-space:nowrap" class="ft04">¬Æ</p>
<p style="position:absolute;top:979px;left:111px;white-space:nowrap" class="ft03">&#160;Advanced Vector Extensions offers comprehensive&#160;architectural enhancements over previous generations of&#160;</p>
<p style="position:absolute;top:996px;left:69px;white-space:nowrap" class="ft03">Streaming SIMD Extensions.&#160;Intel AVX&#160;introduces&#160;the following architectural&#160;enhancements:</p>
<p style="position:absolute;top:1018px;left:69px;white-space:nowrap" class="ft07">‚Ä¢</p>
<p style="position:absolute;top:1018px;left:95px;white-space:nowrap" class="ft03">Support for 256-bit wide&#160;vectors&#160;and SIMD register&#160;set.</p>
<p style="position:absolute;top:1040px;left:69px;white-space:nowrap" class="ft07">‚Ä¢</p>
<p style="position:absolute;top:1041px;left:95px;white-space:nowrap" class="ft011">256-bit&#160;floating-point instruction set enhancement&#160;with&#160;up to 2X&#160;performance gain relative to&#160;128-bit&#160;<br/>Streaming SIMD&#160;extensions.</p>
</div>
</body>
</html>
