// Seed: 1217306240
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  assign id_5 = (1);
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    output tri id_2,
    input logic id_3,
    output supply1 id_4
);
  reg  id_6;
  wire id_7 = id_7;
  reg  id_8;
  module_0(
      id_7, id_7, id_7, id_7
  );
  wire id_9;
  always @(posedge id_8) begin
    assert (id_6);
    #1;
    id_6 <= id_3;
  end
endmodule
