
---------- Begin Simulation Statistics ----------
final_tick                                 6312012000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67539                       # Simulator instruction rate (inst/s)
host_mem_usage                                 885864                       # Number of bytes of host memory used
host_op_rate                                   131992                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   148.06                       # Real time elapsed on the host
host_tick_rate                               42630425                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19543268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006312                       # Number of seconds simulated
sim_ticks                                  6312012000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11591639                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7113067                       # number of cc regfile writes
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19543268                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.262402                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.262402                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1048454                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   506516                       # number of floating regfile writes
system.cpu.idleCycles                          478924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                98503                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2197538                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.757910                       # Inst execution rate
system.cpu.iew.exec_refs                      4213085                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1632197                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  804015                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2729032                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                384                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6910                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1766345                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23664523                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2580888                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            181489                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22191901                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6683                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                604495                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  91341                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                613782                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1030                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        60944                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37559                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26802140                       # num instructions consuming a value
system.cpu.iew.wb_count                      22048889                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.597165                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16005309                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.746582                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22134318                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32357003                       # number of integer regfile reads
system.cpu.int_regfile_writes                17585254                       # number of integer regfile writes
system.cpu.ipc                               0.792141                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.792141                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            410107      1.83%      1.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17239483     77.05%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57900      0.26%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40759      0.18%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               22115      0.10%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                14787      0.07%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               150358      0.67%     80.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   54      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                68225      0.30%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               93858      0.42%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               7222      0.03%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             107      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             52      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2421836     10.82%     91.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1311536      5.86%     97.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          197980      0.88%     98.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         336903      1.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22373393                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  959770                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1868628                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       881845                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1282133                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      479337                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021424                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  391451     81.67%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      7      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  12823      2.68%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    339      0.07%     84.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   797      0.17%     84.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  164      0.03%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16336      3.41%     88.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 18851      3.93%     91.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22927      4.78%     96.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            15642      3.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21482853                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           55542027                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     21167044                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26504526                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23659756                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22373393                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4767                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4121165                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             39434                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3784                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5169223                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12145101                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.842174                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.422005                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6558806     54.00%     54.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              729685      6.01%     60.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              828037      6.82%     66.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              884229      7.28%     74.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              861776      7.10%     81.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              752651      6.20%     87.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              831051      6.84%     94.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              452646      3.73%     97.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              246220      2.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12145101                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.772287                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            121758                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           193743                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2729032                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1766345                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8784673                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         12624025                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53142                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114473                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          603                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       102820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1250                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       206670                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1250                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2640497                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1970480                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             92005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1186651                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1141215                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.171073                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  207547                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 55                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          126992                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              88306                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            38686                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         8819                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3952019                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             84633                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11593873                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.685655                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.680834                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6857708     59.15%     59.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1044075      9.01%     68.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          718572      6.20%     74.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          886774      7.65%     82.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          307928      2.66%     84.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          188574      1.63%     86.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          186351      1.61%     87.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          122089      1.05%     88.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1281802     11.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11593873                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543268                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620390                       # Number of memory references committed
system.cpu.commit.loads                       2209574                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027346                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     682999                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974865                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170741                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292556      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211722     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18838      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135119      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62268      0.32%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89988      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3674      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103889     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170776      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105685      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240040      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543268                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1281802                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3409686                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3409686                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3429314                       # number of overall hits
system.cpu.dcache.overall_hits::total         3429314                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       168771                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         168771                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       169461                       # number of overall misses
system.cpu.dcache.overall_misses::total        169461                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9588530495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9588530495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9588530495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9588530495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3578457                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3578457                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3598775                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3598775                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047163                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047163                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047089                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047089                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56813.851284                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56813.851284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56582.520432                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56582.520432                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       135807                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          478                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2677                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.731042                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   159.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46882                       # number of writebacks
system.cpu.dcache.writebacks::total             46882                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99276                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99276                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69495                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69495                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69867                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69867                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4269033995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4269033995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4280165995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4280165995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019420                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019420                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019414                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019414                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61429.368947                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61429.368947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61261.625589                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61261.625589                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69345                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2031577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2031577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       131935                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        131935                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6927350500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6927350500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2163512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2163512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060982                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060982                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52505.783151                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52505.783151                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99176                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99176                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32759                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32759                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1650581000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1650581000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50385.573430                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50385.573430                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2661179995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2661179995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72244.000299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72244.000299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36736                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36736                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2618452995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2618452995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71277.574995                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71277.574995                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        19628                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19628                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          690                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          690                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        20318                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        20318                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.033960                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.033960                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          372                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          372                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11132000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11132000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018309                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018309                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29924.731183                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29924.731183                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6312012000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.423227                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3499181                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69857                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.090628                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.423227                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7267407                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7267407                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6312012000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2260421                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6092143                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3350004                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                351192                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  91341                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1108728                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  8684                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               24794500                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 41372                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2580731                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1636346                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5496                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6630                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6312012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6312012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6312012000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2709418                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13269209                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2640497                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1437068                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9324298                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  199722                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1239                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         10107                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1845581                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 32218                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12145101                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.117131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.250641                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8027252     66.09%     66.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   215167      1.77%     67.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   251473      2.07%     69.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   247477      2.04%     71.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   321471      2.65%     74.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   279056      2.30%     76.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   307894      2.54%     79.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   238790      1.97%     81.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2256521     18.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12145101                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.209164                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.051108                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1807780                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1807780                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1807780                       # number of overall hits
system.cpu.icache.overall_hits::total         1807780                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        37801                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          37801                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        37801                       # number of overall misses
system.cpu.icache.overall_misses::total         37801                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1086824000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1086824000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1086824000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1086824000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1845581                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1845581                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1845581                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1845581                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020482                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020482                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020482                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020482                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28751.197058                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28751.197058                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28751.197058                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28751.197058                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1485                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           55                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        33469                       # number of writebacks
system.cpu.icache.writebacks::total             33469                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3812                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3812                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3812                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3812                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        33989                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33989                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        33989                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33989                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    916043500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    916043500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    916043500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    916043500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018416                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018416                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018416                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018416                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26951.175380                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26951.175380                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26951.175380                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26951.175380                       # average overall mshr miss latency
system.cpu.icache.replacements                  33469                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1807780                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1807780                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        37801                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         37801                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1086824000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1086824000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1845581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1845581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020482                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020482                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28751.197058                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28751.197058                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3812                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3812                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        33989                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33989                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    916043500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    916043500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018416                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018416                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26951.175380                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26951.175380                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6312012000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.494380                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1841769                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             33989                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             54.187208                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.494380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991200                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991200                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          426                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3725151                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3725151                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6312012000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1847088                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2320                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6312012000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6312012000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6312012000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      394735                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  519448                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  985                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1030                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 355518                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1185                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1997                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6312012000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  91341                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2434832                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1776043                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3974                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3502228                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4336683                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               24373815                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 23619                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 239093                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15865                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4014796                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               4                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            28040655                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    60500720                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36224388                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1204720                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422327                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5618199                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      77                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1646584                       # count of insts added to the skid buffer
system.cpu.rob.reads                         33730411                       # The number of ROB reads
system.cpu.rob.writes                        47544489                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543268                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                26451                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                16038                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42489                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               26451                       # number of overall hits
system.l2.overall_hits::.cpu.data               16038                       # number of overall hits
system.l2.overall_hits::total                   42489                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7526                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53819                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61345                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7526                       # number of overall misses
system.l2.overall_misses::.cpu.data             53819                       # number of overall misses
system.l2.overall_misses::total                 61345                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    584186000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4002572500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4586758500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    584186000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4002572500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4586758500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            33977                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            69857                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               103834                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           33977                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           69857                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              103834                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.221503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.770417                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.590799                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.221503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.770417                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.590799                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77622.375764                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74370.993515                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74769.883446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77622.375764                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74370.993515                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74769.883446                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31947                       # number of writebacks
system.l2.writebacks::total                     31947                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61335                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    506231250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3452902250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3959133500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    506231250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3452902250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3959133500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.221208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.770417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.590702                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.221208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.770417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.590702                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67353.811868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64157.681302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64549.335616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67353.811868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64157.681302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64549.335616                       # average overall mshr miss latency
system.l2.replacements                          54378                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46882                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46882                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46882                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46882                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        33079                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            33079                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        33079                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        33079                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1546                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1546                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35186                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2545860000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2545860000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36732                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36732                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72354.345478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72354.345478                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2186259500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2186259500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62134.357415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62134.357415                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          26451                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              26451                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    584186000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    584186000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        33977                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          33977                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.221503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.221503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77622.375764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77622.375764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7516                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7516                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    506231250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    506231250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.221208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.221208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67353.811868                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67353.811868                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18633                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18633                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1456712500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1456712500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.562506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.562506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78179.171363                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78179.171363                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18633                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18633                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1266642750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1266642750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.562506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.562506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67978.465626                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67978.465626                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6312012000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7953.696810                       # Cycle average of tags in use
system.l2.tags.total_refs                      206086                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62570                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.293687                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     212.724457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1188.379024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6552.593329                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.025967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.145066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.799877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970910                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2607                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5577                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1711386                       # Number of tag accesses
system.l2.tags.data_accesses                  1711386                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6312012000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000406438750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1944                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1944                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              151951                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30010                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31947                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61335                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31947                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     13                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.13                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31947                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.537551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.867020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    172.821044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1942     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1944                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.420267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.398671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.867923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1551     79.78%     79.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      1.49%     81.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              314     16.15%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      2.11%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.41%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1944                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3925440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2044608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    621.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    323.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6285029000                       # Total gap between requests
system.mem_ctrls.avgGap                      67376.65                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       481024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3443584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2042944                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 76207713.166578263044                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 545560433.028327584267                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 323659714.208401381969                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7516                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53819                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31947                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    258176750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1676972750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 142883622750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34350.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31159.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4472520.82                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       481024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3444416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3925440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       481024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       481024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2044608                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2044608                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7516                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53819                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61335                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31947                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31947                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     76207713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    545692245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        621899958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     76207713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     76207713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    323923339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       323923339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    323923339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     76207713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    545692245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       945823297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61322                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31921                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2013                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1851                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2086                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1900                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1701                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1824                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               785362000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             306610000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1935149500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12807.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31557.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47501                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21927                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.46                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.69                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        23815                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   250.579551                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   151.162571                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   290.653375                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10288     43.20%     43.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6266     26.31%     69.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2373      9.96%     79.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1117      4.69%     84.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          737      3.09%     87.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          454      1.91%     89.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          346      1.45%     90.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          239      1.00%     91.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1995      8.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        23815                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3924608                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2042944                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              621.768146                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              323.659714                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6312012000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        90692280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48204090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      223988940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      87132240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 497858400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2322783060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    467784960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3738443970                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   592.274535                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1187781250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    210600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4913630750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        79346820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42173835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      213850140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79495380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 497858400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2237863320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    539296320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3689884215                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   584.581305                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1372409250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    210600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4729002750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6312012000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26149                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31947                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21191                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35186                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26149                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       175808                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       175808                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 175808                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5970048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5970048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5970048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61335                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61335    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61335                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6312012000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60565250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76668750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             67114                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78829                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        33469                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44894                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36732                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36732                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         33989                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33125                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       101435                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       209079                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                310514                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4316544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7471296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11787840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54390                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2045376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           158234                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011742                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.107723                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 156376     98.83%     98.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1858      1.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             158234                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6312012000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          183686000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          51007452                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         104799981                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
