
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.22

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rem[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rem[7]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.46    0.01    0.08    0.08 v rem[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rem[7] (net)
                  0.01    0.00    0.08 v _561_/A (INV_X1)
     1    1.62    0.01    0.01    0.09 ^ _561_/ZN (INV_X1)
                                         _231_ (net)
                  0.01    0.00    0.09 ^ _571_/A2 (OAI33_X1)
     1    1.06    0.01    0.01    0.10 v _571_/ZN (OAI33_X1)
                                         _041_ (net)
                  0.01    0.00    0.10 v rem[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rem[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dividend[2] (input port clocked by core_clock)
Endpoint: rem[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    1.81    0.00    0.00    0.20 v dividend[2] (in)
                                         dividend[2] (net)
                  0.00    0.00    0.20 v _372_/B (MUX2_X1)
     1    0.90    0.01    0.05    0.25 v _372_/Z (MUX2_X1)
                                         _081_ (net)
                  0.01    0.00    0.25 v _373_/B (MUX2_X1)
     1    1.56    0.01    0.06    0.31 v _373_/Z (MUX2_X1)
                                         _082_ (net)
                  0.01    0.00    0.31 v _376_/A2 (OAI22_X1)
     1    1.61    0.03    0.03    0.34 ^ _376_/ZN (OAI22_X1)
                                         _085_ (net)
                  0.03    0.00    0.34 ^ _377_/A4 (NOR4_X1)
     1    1.54    0.01    0.02    0.36 v _377_/ZN (NOR4_X1)
                                         _086_ (net)
                  0.01    0.00    0.36 v _390_/A (AOI21_X1)
     3    6.75    0.05    0.07    0.42 ^ _390_/ZN (AOI21_X1)
                                         _299_ (net)
                  0.05    0.00    0.42 ^ _596_/B (HA_X1)
     2    4.46    0.01    0.05    0.47 ^ _596_/CO (HA_X1)
                                         _286_ (net)
                  0.01    0.00    0.47 ^ _523_/A (INV_X1)
     1    1.45    0.01    0.01    0.48 v _523_/ZN (INV_X1)
                                         _197_ (net)
                  0.01    0.00    0.48 v _524_/B1 (AOI21_X1)
     2    3.32    0.03    0.03    0.51 ^ _524_/ZN (AOI21_X1)
                                         _198_ (net)
                  0.03    0.00    0.51 ^ _544_/B1 (OAI221_X1)
     3    4.78    0.02    0.04    0.55 v _544_/ZN (OAI221_X1)
                                         _216_ (net)
                  0.02    0.00    0.55 v _564_/A4 (NOR4_X1)
     1    1.64    0.04    0.08    0.64 ^ _564_/ZN (NOR4_X1)
                                         _234_ (net)
                  0.04    0.00    0.64 ^ _570_/A3 (NOR4_X1)
     1    1.55    0.01    0.02    0.65 v _570_/ZN (NOR4_X1)
                                         _240_ (net)
                  0.01    0.00    0.65 v _571_/B3 (OAI33_X1)
     1    1.14    0.05    0.08    0.73 ^ _571_/ZN (OAI33_X1)
                                         _041_ (net)
                  0.05    0.00    0.73 ^ rem[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.73   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rem[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dividend[2] (input port clocked by core_clock)
Endpoint: rem[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    1.81    0.00    0.00    0.20 v dividend[2] (in)
                                         dividend[2] (net)
                  0.00    0.00    0.20 v _372_/B (MUX2_X1)
     1    0.90    0.01    0.05    0.25 v _372_/Z (MUX2_X1)
                                         _081_ (net)
                  0.01    0.00    0.25 v _373_/B (MUX2_X1)
     1    1.56    0.01    0.06    0.31 v _373_/Z (MUX2_X1)
                                         _082_ (net)
                  0.01    0.00    0.31 v _376_/A2 (OAI22_X1)
     1    1.61    0.03    0.03    0.34 ^ _376_/ZN (OAI22_X1)
                                         _085_ (net)
                  0.03    0.00    0.34 ^ _377_/A4 (NOR4_X1)
     1    1.54    0.01    0.02    0.36 v _377_/ZN (NOR4_X1)
                                         _086_ (net)
                  0.01    0.00    0.36 v _390_/A (AOI21_X1)
     3    6.75    0.05    0.07    0.42 ^ _390_/ZN (AOI21_X1)
                                         _299_ (net)
                  0.05    0.00    0.42 ^ _596_/B (HA_X1)
     2    4.46    0.01    0.05    0.47 ^ _596_/CO (HA_X1)
                                         _286_ (net)
                  0.01    0.00    0.47 ^ _523_/A (INV_X1)
     1    1.45    0.01    0.01    0.48 v _523_/ZN (INV_X1)
                                         _197_ (net)
                  0.01    0.00    0.48 v _524_/B1 (AOI21_X1)
     2    3.32    0.03    0.03    0.51 ^ _524_/ZN (AOI21_X1)
                                         _198_ (net)
                  0.03    0.00    0.51 ^ _544_/B1 (OAI221_X1)
     3    4.78    0.02    0.04    0.55 v _544_/ZN (OAI221_X1)
                                         _216_ (net)
                  0.02    0.00    0.55 v _564_/A4 (NOR4_X1)
     1    1.64    0.04    0.08    0.64 ^ _564_/ZN (NOR4_X1)
                                         _234_ (net)
                  0.04    0.00    0.64 ^ _570_/A3 (NOR4_X1)
     1    1.55    0.01    0.02    0.65 v _570_/ZN (NOR4_X1)
                                         _240_ (net)
                  0.01    0.00    0.65 v _571_/B3 (OAI33_X1)
     1    1.14    0.05    0.08    0.73 ^ _571_/ZN (OAI33_X1)
                                         _041_ (net)
                  0.05    0.00    0.73 ^ rem[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.73   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rem[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.50e-04   9.29e-06   3.83e-06   3.63e-04  59.2%
Combinational          1.41e-04   1.01e-04   8.41e-06   2.51e-04  40.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.91e-04   1.10e-04   1.22e-05   6.14e-04 100.0%
                          80.0%      18.0%       2.0%
