{
    "code": "module TopModule (\n    input wire clk,          // Clock signal, positive edge-triggered.\n    input wire reset,        // Active high synchronous reset.\n    output reg [31:0] q      // 32-bit output register for LFSR.\n);\n\n    always @(posedge clk) begin\n        if (reset) begin\n            q <= 32'h1;\n        end else begin\n            q <= {q[30:0], q[31] ^ q[21] ^ q[1] ^ q[0]};\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "T"
    }
}