<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FD.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Orajel.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Orajel.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bitelore.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="bitelore.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="bitelore.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bitelore.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="bitelore.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="bitelore.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bitelore.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bitelore.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="bitelore.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="bitelore.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bitelore.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="bitelore.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="bitelore.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="bitelore.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bitelore.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="bitelore.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="bitelore.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bitelore.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="bitelore.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="bitelore.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="bitelore.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bitelore.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="bitelore.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="bitelore.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bitelore.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bitelore_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="bitelore_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bitelore_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bitelore_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bitelore_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="bitelore_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bitelore_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bitelore_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="bitelore_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="bitelore_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bitelore_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bitelore_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="bitelore_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="bitelore_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bitelore_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bitelore_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="dekodolo.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="dekodolo.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1554378227" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1554378227">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1554378904" xil_pn:in_ck="5119472761986844706" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2800297563656577669" xil_pn:start_ts="1554378902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bitelore.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1554378988" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3698064433610378988" xil_pn:start_ts="1554378988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554378230" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1554378230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554378230" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3740727088746327037" xil_pn:start_ts="1554378230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554378988" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252397519575" xil_pn:start_ts="1554378988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554378988" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7083507643700206174" xil_pn:start_ts="1554378988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554378995" xil_pn:in_ck="8571881121262298422" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4963926227806759547" xil_pn:start_ts="1554378988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="bitelore.jhd"/>
      <outfile xil_pn:name="bitelore.lso"/>
      <outfile xil_pn:name="bitelore.ngc"/>
      <outfile xil_pn:name="bitelore.ngr"/>
      <outfile xil_pn:name="bitelore.prj"/>
      <outfile xil_pn:name="bitelore.stx"/>
      <outfile xil_pn:name="bitelore.syr"/>
      <outfile xil_pn:name="bitelore.xst"/>
      <outfile xil_pn:name="bitelore_vhdl.prj"/>
      <outfile xil_pn:name="bitelore_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1554378911" xil_pn:in_ck="5119472761986846882" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893457645336280" xil_pn:start_ts="1554378911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554379000" xil_pn:in_ck="5133193734748564990" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="679100010180786081" xil_pn:start_ts="1554378995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="bitelore.bld"/>
      <outfile xil_pn:name="bitelore.ngd"/>
      <outfile xil_pn:name="bitelore_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1554379004" xil_pn:in_ck="6801083249701549951" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-4426187071945941580" xil_pn:start_ts="1554379000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="bitelore.pcf"/>
      <outfile xil_pn:name="bitelore_map.map"/>
      <outfile xil_pn:name="bitelore_map.mrp"/>
      <outfile xil_pn:name="bitelore_map.ncd"/>
      <outfile xil_pn:name="bitelore_map.ngm"/>
      <outfile xil_pn:name="bitelore_map.xrpt"/>
      <outfile xil_pn:name="bitelore_summary.xml"/>
      <outfile xil_pn:name="bitelore_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1554379014" xil_pn:in_ck="6799627179810438552" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1554379004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="bitelore.ncd"/>
      <outfile xil_pn:name="bitelore.pad"/>
      <outfile xil_pn:name="bitelore.par"/>
      <outfile xil_pn:name="bitelore.ptwx"/>
      <outfile xil_pn:name="bitelore.unroutes"/>
      <outfile xil_pn:name="bitelore.xpi"/>
      <outfile xil_pn:name="bitelore_pad.csv"/>
      <outfile xil_pn:name="bitelore_pad.txt"/>
      <outfile xil_pn:name="bitelore_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1554379017" xil_pn:in_ck="5119472761986839257" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1554379014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="bitelore.bgn"/>
      <outfile xil_pn:name="bitelore.bit"/>
      <outfile xil_pn:name="bitelore.drc"/>
      <outfile xil_pn:name="bitelore.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1554379022" xil_pn:in_ck="5119472761986826403" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1554379021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554379014" xil_pn:in_ck="8000596160422154491" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1554379011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="bitelore.twr"/>
      <outfile xil_pn:name="bitelore.twx"/>
    </transform>
    <transform xil_pn:end_ts="1554378244" xil_pn:in_ck="5119472761986839389" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1554378242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
