(footprint "CAP-EIA-7360" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 84a25c50-1447-43a0-8365-bef31547921c)
  )
  (fp_text value "CAP-EIA-7360" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 5f8f2062-f66f-4923-8a36-5eba5356e024)
  )
  (fp_poly (pts
      (xy -4.56 -3.4)
      (xy 4.56 -3.4)
      (xy 4.56 3.4)
      (xy -4.56 3.4)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 0fe79413-b127-427d-b4d7-4b88e23a58cc))
  (fp_text reference ">Name" (at -2.54 -5.08 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 7d4de323-f4e4-4882-88b9-fb0f5468538f)
  )
  (fp_text value ">Value" (at -2.54 -3.81 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 803f3871-d422-46a8-a049-de96d33f6f62)
  )
  (fp_line (start 4.56 -2.165) (end 4.56 2.165) (layer "F.SilkS") (width 0.2) (tstamp 119b3b49-bac6-42fe-8b8e-440e23f4ab5a))
  (fp_line (start -3.65 -3) (end 3.65 -3) (layer "F.SilkS") (width 0.127) (tstamp 868bc512-ecb6-493b-8924-f4f1b8653fcf))
  (fp_line (start -3.65 3) (end 3.65 3) (layer "F.SilkS") (width 0.127) (tstamp 403e1465-3a2a-4662-bc13-8ff101efc6ac))
  (fp_line (start -3.65 -3) (end -3.65 -2.2515) (layer "F.SilkS") (width 0.127) (tstamp 7ec25367-eb16-4887-9daa-c72e9e85799f))
  (fp_line (start 3.65 -3) (end 3.65 -2.2515) (layer "F.SilkS") (width 0.127) (tstamp 3f0c0e3e-25b3-4473-b7ba-68615c3b8230))
  (fp_line (start -3.65 2.2515) (end -3.65 3) (layer "F.SilkS") (width 0.127) (tstamp 94e6cb24-c4f8-435a-af0a-4c57a9a96d65))
  (fp_line (start 3.65 2.2515) (end 3.65 3) (layer "F.SilkS") (width 0.127) (tstamp ab785e6f-8d28-4859-9266-62a4ea9fe12e))
  (pad "CATHODE_-" smd rect (at -3.12 0) (size 2.37 4.13) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 60007c78-e800-43c5-a62d-c438d2b3f64f))
  (pad "ANODE_+" smd rect (at 3.12 0) (size 2.37 4.13) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp f019e3a8-3ff7-46bb-bc9a-ac73ffa7acbe))
)
