
*** Running vivado
    with args -log system_design_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_design_wrapper.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_design_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z030ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_processing_system7_0_0/system_design_processing_system7_0_0.xdc] for cell 'system_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_processing_system7_0_0/system_design_processing_system7_0_0.xdc] for cell 'system_design_i/processing_system7_0/inst'
Parsing XDC File [/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_fasec_hwtest_0_0/FASEC_hwtest.srcs/constrs_1/new/hw_ip_constraints.xdc] for cell 'system_design_i/fasec_hwtest_0/U0'
Finished Parsing XDC File [/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/ip/system_design_fasec_hwtest_0_0/FASEC_hwtest.srcs/constrs_1/new/hw_ip_constraints.xdc] for cell 'system_design_i/fasec_hwtest_0/U0'
Parsing XDC File [/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/constrs_1/new/fasex_constraints_synth.xdc]
Finished Parsing XDC File [/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/constrs_1/new/fasex_constraints_synth.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1263.285 ; gain = 314.945 ; free physical = 1085 ; free virtual = 12414
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1300.301 ; gain = 37.008 ; free physical = 1081 ; free virtual = 12411
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 8d7eb6da

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fb111191

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1658.848 ; gain = 1.000 ; free physical = 740 ; free virtual = 12063

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: fb111191

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1658.848 ; gain = 1.000 ; free physical = 740 ; free virtual = 12063

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 40 unconnected nets.
INFO: [Opt 31-11] Eliminated 88 unconnected cells.
Phase 3 Sweep | Checksum: 12152d1d1

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1658.848 ; gain = 1.000 ; free physical = 740 ; free virtual = 12063

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.848 ; gain = 0.000 ; free physical = 740 ; free virtual = 12063
Ending Logic Optimization Task | Checksum: 12152d1d1

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1658.848 ; gain = 1.000 ; free physical = 740 ; free virtual = 12063

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12152d1d1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1658.848 ; gain = 0.000 ; free physical = 740 ; free virtual = 12063
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1658.848 ; gain = 395.555 ; free physical = 740 ; free virtual = 12063
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1690.863 ; gain = 0.000 ; free physical = 738 ; free virtual = 12063
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.runs/impl_1/system_design_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.867 ; gain = 0.000 ; free physical = 735 ; free virtual = 12059
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.867 ; gain = 0.000 ; free physical = 735 ; free virtual = 12059

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 66ea3262

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1690.867 ; gain = 0.000 ; free physical = 735 ; free virtual = 12059

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 66ea3262

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1690.867 ; gain = 0.000 ; free physical = 735 ; free virtual = 12059
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 66ea3262

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1707.863 ; gain = 16.996 ; free physical = 733 ; free virtual = 12057
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 66ea3262

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1707.863 ; gain = 16.996 ; free physical = 733 ; free virtual = 12057

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 66ea3262

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1707.863 ; gain = 16.996 ; free physical = 733 ; free virtual = 12057

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: 495dc600

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1707.863 ; gain = 16.996 ; free physical = 733 ; free virtual = 12057
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 495dc600

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1707.863 ; gain = 16.996 ; free physical = 733 ; free virtual = 12057
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 90a3c882

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1707.863 ; gain = 16.996 ; free physical = 733 ; free virtual = 12057

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 14455916d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1707.863 ; gain = 16.996 ; free physical = 732 ; free virtual = 12056

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 14455916d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1707.863 ; gain = 16.996 ; free physical = 732 ; free virtual = 12056
Phase 1.2.1 Place Init Design | Checksum: 10a0e04d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1718.508 ; gain = 27.641 ; free physical = 724 ; free virtual = 12048
Phase 1.2 Build Placer Netlist Model | Checksum: 10a0e04d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1718.508 ; gain = 27.641 ; free physical = 724 ; free virtual = 12048

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 10a0e04d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1718.508 ; gain = 27.641 ; free physical = 724 ; free virtual = 12048
Phase 1 Placer Initialization | Checksum: 10a0e04d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1718.508 ; gain = 27.641 ; free physical = 724 ; free virtual = 12048

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: c2c72b39

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 717 ; free virtual = 12041

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c2c72b39

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 717 ; free virtual = 12041

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1108dd27d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 717 ; free virtual = 12041

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13332a43f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 717 ; free virtual = 12041

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 13332a43f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 717 ; free virtual = 12041

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 96671ead

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 717 ; free virtual = 12041

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 96671ead

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 717 ; free virtual = 12041

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1c713fa8d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 714 ; free virtual = 12038

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a69de966

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 714 ; free virtual = 12038

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1a69de966

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 714 ; free virtual = 12038

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1a69de966

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 714 ; free virtual = 12038
Phase 3 Detail Placement | Checksum: 1a69de966

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 714 ; free virtual = 12038

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 18766d710

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 713 ; free virtual = 12037

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.702. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 16217a573

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 713 ; free virtual = 12037
Phase 4.1 Post Commit Optimization | Checksum: 16217a573

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 713 ; free virtual = 12037

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 16217a573

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 713 ; free virtual = 12037

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 16217a573

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 713 ; free virtual = 12037

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 16217a573

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 713 ; free virtual = 12037

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 16217a573

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 713 ; free virtual = 12037

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1e8f8b669

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 713 ; free virtual = 12037
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e8f8b669

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 713 ; free virtual = 12037
Ending Placer Task | Checksum: 19cab4be5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1742.520 ; gain = 51.652 ; free physical = 713 ; free virtual = 12037
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1742.520 ; gain = 0.000 ; free physical = 711 ; free virtual = 12037
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1742.520 ; gain = 0.000 ; free physical = 708 ; free virtual = 12032
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1742.520 ; gain = 0.000 ; free physical = 708 ; free virtual = 12033
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1742.520 ; gain = 0.000 ; free physical = 708 ; free virtual = 12032
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ce84386d ConstDB: 0 ShapeSum: ce271378 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1479135f9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1884.254 ; gain = 141.734 ; free physical = 540 ; free virtual = 11865

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1479135f9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1884.258 ; gain = 141.738 ; free physical = 540 ; free virtual = 11865

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1479135f9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1896.254 ; gain = 153.734 ; free physical = 530 ; free virtual = 11854

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1479135f9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1896.254 ; gain = 153.734 ; free physical = 530 ; free virtual = 11854
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1871b301d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 500 ; free virtual = 11825
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.689  | TNS=0.000  | WHS=-0.060 | THS=-0.568 |

Phase 2 Router Initialization | Checksum: 14c598930

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 500 ; free virtual = 11825

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1477b6e73

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 500 ; free virtual = 11825

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 181475b06

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 500 ; free virtual = 11825
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.515  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13388df5d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 500 ; free virtual = 11825
Phase 4 Rip-up And Reroute | Checksum: 13388df5d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 500 ; free virtual = 11825

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17fd22679

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 500 ; free virtual = 11825
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.626  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17fd22679

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 500 ; free virtual = 11825

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17fd22679

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 500 ; free virtual = 11825
Phase 5 Delay and Skew Optimization | Checksum: 17fd22679

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 500 ; free virtual = 11825

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e6752041

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 500 ; free virtual = 11825
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.626  | TNS=0.000  | WHS=0.187  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e6752041

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 500 ; free virtual = 11825
Phase 6 Post Hold Fix | Checksum: 1e6752041

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 499 ; free virtual = 11825

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00958695 %
  Global Horizontal Routing Utilization  = 0.0081576 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1022a3a4c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 499 ; free virtual = 11825

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1022a3a4c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 499 ; free virtual = 11825

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 159820379

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 499 ; free virtual = 11825

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.626  | TNS=0.000  | WHS=0.187  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 159820379

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 499 ; free virtual = 11825
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 499 ; free virtual = 11825

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1925.113 ; gain = 182.594 ; free physical = 499 ; free virtual = 11825
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1925.113 ; gain = 0.000 ; free physical = 497 ; free virtual = 11825
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.runs/impl_1/system_design_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2264.980 ; gain = 323.859 ; free physical = 151 ; free virtual = 11482
INFO: [Common 17-206] Exiting Vivado at Tue Aug  2 08:40:15 2016...
