





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » Memory</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-137086.html">
    <link rel="next" href="rbint-138829.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-137086.html">Previous</a></li>


          

<li><a href="rbint-64347.html">Up</a></li>


          

<li><a href="rbint-138829.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>Lists</li>
            <ul>
              <li><a href="index.html">Comments</a></li>
              <li><a href="rbint-7995.html">Interrupts</a></li>
              <li><a href="rbint-15401.html">Glossary</a></li>
              <li><a href="rbint-64347.html">Memory</a></li>
              <li><a href="rbint-180090.html">CMOS</a></li>
              <li><a href="rbint-250757.html">86 Bugs</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngu">Format of S3 memory-mapped subsystem registers</span></span><br /><span class="line"></span><br /><span class="line">Offset  Size    Description     (Table M102)</span><br /><span class="line">8504h  DWORD subsystem Control/Status Register (see PORT 42E8h)</span><br /><span class="line">8508h  DWORD ???</span><br /><span class="line">850Ch  DWORD advanced function control (see PORT 4AE8h)</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M095,#M100,#M103</span><br /><span class="line">--------V-MA0008580--------------------------</span><br /><span class="line">MEM A000h:8580h - S3 - MEMORY-MAPPED DMA REGISTERS</span><br /><span class="line">Size:  32 BYTEs</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  the S3 graphics processor registers can be mapped at either</span><br /><span class="line">     linear 000A0000h or at offset 16M from the start of the linear</span><br /><span class="line">     frame buffer</span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

