{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634104905631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634104905635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 13 14:01:44 2021 " "Processing started: Wed Oct 13 14:01:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634104905635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1634104905635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fangdoufour -c fangdoufour " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fangdoufour -c fangdoufour" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1634104905635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1634104906024 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fangdoufour_8_1200mv_85c_slow.vo C:/intelFPGA_lite/17.1/project/fangdou4/simulation/modelsim/ simulation " "Generated file fangdoufour_8_1200mv_85c_slow.vo in folder \"C:/intelFPGA_lite/17.1/project/fangdou4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634104906115 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fangdoufour_8_1200mv_0c_slow.vo C:/intelFPGA_lite/17.1/project/fangdou4/simulation/modelsim/ simulation " "Generated file fangdoufour_8_1200mv_0c_slow.vo in folder \"C:/intelFPGA_lite/17.1/project/fangdou4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634104906152 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fangdoufour_min_1200mv_0c_fast.vo C:/intelFPGA_lite/17.1/project/fangdou4/simulation/modelsim/ simulation " "Generated file fangdoufour_min_1200mv_0c_fast.vo in folder \"C:/intelFPGA_lite/17.1/project/fangdou4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634104906182 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fangdoufour.vo C:/intelFPGA_lite/17.1/project/fangdou4/simulation/modelsim/ simulation " "Generated file fangdoufour.vo in folder \"C:/intelFPGA_lite/17.1/project/fangdou4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634104906210 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fangdoufour_8_1200mv_85c_v_slow.sdo C:/intelFPGA_lite/17.1/project/fangdou4/simulation/modelsim/ simulation " "Generated file fangdoufour_8_1200mv_85c_v_slow.sdo in folder \"C:/intelFPGA_lite/17.1/project/fangdou4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634104906239 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fangdoufour_8_1200mv_0c_v_slow.sdo C:/intelFPGA_lite/17.1/project/fangdou4/simulation/modelsim/ simulation " "Generated file fangdoufour_8_1200mv_0c_v_slow.sdo in folder \"C:/intelFPGA_lite/17.1/project/fangdou4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634104906266 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fangdoufour_min_1200mv_0c_v_fast.sdo C:/intelFPGA_lite/17.1/project/fangdou4/simulation/modelsim/ simulation " "Generated file fangdoufour_min_1200mv_0c_v_fast.sdo in folder \"C:/intelFPGA_lite/17.1/project/fangdou4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634104906294 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fangdoufour_v.sdo C:/intelFPGA_lite/17.1/project/fangdou4/simulation/modelsim/ simulation " "Generated file fangdoufour_v.sdo in folder \"C:/intelFPGA_lite/17.1/project/fangdou4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1634104906321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634104906349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 13 14:01:46 2021 " "Processing ended: Wed Oct 13 14:01:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634104906349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634104906349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634104906349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1634104906349 ""}
