Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 24 15:47:33 2022
| Host         : DESKTOP-VM5KFEI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              84 |           25 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------+----------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |      Enable Signal     |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | clk_en0/E[0]           | decoder/SR[0]                                      |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | decoder/shift_o        | ed_ovfl/s_rst_reg                                  |                1 |              5 |         5.00 |
|  CLK100MHZ_IBUF_BUFG | ed_ovfl/ris_o_reg_0[0] | s_rst                                              |                4 |              7 |         1.75 |
|  CLK100MHZ_IBUF_BUFG |                        |                                                    |                4 |             12 |         3.00 |
|  CLK100MHZ_IBUF_BUFG |                        | s_rst                                              |                9 |             22 |         2.44 |
|  CLK100MHZ_IBUF_BUFG | bin_7seg/E[0]          | s_rst                                              |                5 |             28 |         5.60 |
|  CLK100MHZ_IBUF_BUFG |                        | clk_en0/s_cnt_local[0]_i_1_n_0                     |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG |                        | display_control0/clk_en1/s_cnt_local[0]_i_1__0_n_0 |                8 |             31 |         3.88 |
+----------------------+------------------------+----------------------------------------------------+------------------+----------------+--------------+


