# system info tb on 2020.04.27.09:54:14
system_info:
name,value
DEVICE,10AX115U1F45I1SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,0
#
#
# Files generated for tb on 2020.04.27.09:54:14
files:
filepath,kind,attributes,module,is_top
sim/tb.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,tb,true
altera_irq_mapper_191/sim/tb_altera_irq_mapper_191_u6o76qa.sv,SYSTEM_VERILOG,,tb_altera_irq_mapper_191_u6o76qa,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
tb.clock_reset_inst,clock_reset
tb.component_dpi_controller_qspline_inst,dpic_qspline
tb.concatenate_component_done_inst,cat_done
tb.concatenate_component_wait_for_stream_writes_inst,cat_cwfsw
tb.main_dpi_controller_inst,main_dpi_controller
tb.qspline_component_dpi_controller_bind_conduit_fanout_inst,qspline_cfan
tb.qspline_component_dpi_controller_enable_conduit_fanout_inst,qspline_en_cfan
tb.qspline_component_dpi_controller_implicit_ready_conduit_fanout_inst,qspline_ir_cfan
tb.qspline_inst,qspline
tb.split_component_start_inst,sp_cstart
tb.stream_source_dpi_bfm_qspline_idx_inst,sso_qspline_idx
tb.irq_mapper,tb_altera_irq_mapper_191_u6o76qa
