OpenROAD 353633e018e57e35041db2841116ba382830b97b 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0226] Finished LEF file:  /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0222] Reading LEF file: /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
number instances in verilog is 64619
[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.090, 2.800).
[INFO IFP-0001] Added 352 rows of 2599 site FreePDK45_38x28_10R_NP_162NW_34O with height 1.
[INFO RSZ-0026] Removed 4062 buffers.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -456.05

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -20.16

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -20.16

==========================================================================
floorplan final report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2445_/G ^
   0.30
encoder/gen_encoder_units[0].encoder_unit/_444_/CK ^
   0.00      0.00       0.30


==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/_266_ (removal check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   546  963.89                           rst_ni (net)
                  0.00    0.00    0.30 ^ encoder/_266_/RN (DFFR_X1)
                                  0.30   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/_266_/CK (DFFR_X1)
                          0.18    0.18   library removal time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2435_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2435_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2435_/Q (DLL_X1)
     1    0.97                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[4].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/_515_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/_516_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/gen_encoder_units[0].encoder_unit/_515_/CK (DFFR_X1)
                  0.01    0.07    0.07 ^ encoder/gen_encoder_units[0].encoder_unit/_515_/QN (DFFR_X1)
     2    3.52                           encoder/gen_encoder_units[0].encoder_unit/_002_ (net)
                  0.01    0.00    0.07 ^ encoder/gen_encoder_units[0].encoder_unit/_385_/A2 (OR2_X1)
                  0.01    0.03    0.10 ^ encoder/gen_encoder_units[0].encoder_unit/_385_/ZN (OR2_X1)
     1    1.70                           encoder/gen_encoder_units[0].encoder_unit/_119_ (net)
                  0.01    0.00    0.10 ^ encoder/gen_encoder_units[0].encoder_unit/_386_/A (INV_X1)
                  0.00    0.01    0.10 v encoder/gen_encoder_units[0].encoder_unit/_386_/ZN (INV_X1)
     1    1.05                           encoder/gen_encoder_units[0].encoder_unit/k_addr_n[3] (net)
                  0.00    0.00    0.10 v encoder/gen_encoder_units[0].encoder_unit/_516_/D (DFFR_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[0].encoder_unit/_516_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/_275_ (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   546  963.89                           rst_ni (net)
                  0.00    0.00    0.30 ^ encoder/_275_/SN (DFFS_X1)
                                  0.30   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ encoder/_275_/CK (DFFS_X1)
                          0.04    3.04   library recovery time
                                  3.04   data required time
-----------------------------------------------------------------------------
                                  3.04   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_145_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_082_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_145_/GN (DLL_X1)
                  0.01    0.07    1.57 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_145_/Q (DLL_X1)
     1    1.50                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/cg_we_global.en_latch (net)
                  0.01    0.00    1.57 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_082_/A2 (NAND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_082_/A1 (NAND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: encoder/_277_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_473_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_277_/CK (DFFR_X1)
                 15.47   16.29   16.29 ^ encoder/_277_/Q (DFFR_X1)
  3922 6782.43                           c_addr_enc_o[0] (net)
                 15.47    0.00   16.29 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1274_/A (INV_X4)
                  4.58    5.28   21.56 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1274_/ZN (INV_X4)
   178  277.20                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0915_ (net)
                  4.58    0.00   21.56 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1350_/A2 (NOR2_X4)
                  0.54    1.34   22.90 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1350_/ZN (NOR2_X4)
    16   25.58                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0991_ (net)
                  0.54    0.00   22.90 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1352_/A1 (NAND2_X1)
                  0.08    0.01   22.90 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1352_/ZN (NAND2_X1)
     1    1.53                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0993_ (net)
                  0.08    0.00   22.90 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1358_/A1 (NAND2_X1)
                  0.24    0.04   22.94 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1358_/ZN (NAND2_X1)
     1    1.71                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0999_ (net)
                  0.24    0.00   22.94 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1368_/A1 (NOR2_X1)
                  0.04   -0.01   22.93 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1368_/ZN (NOR2_X1)
     1    1.53                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1009_ (net)
                  0.04    0.00   22.93 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1386_/A1 (NAND2_X1)
                  0.02    0.03   22.96 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1386_/ZN (NAND2_X1)
     1    1.71                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1027_ (net)
                  0.02    0.00   22.96 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1416_/A1 (NOR2_X1)
                  0.01    0.01   22.97 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1416_/ZN (NOR2_X1)
     1    1.53                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1057_ (net)
                  0.01    0.00   22.97 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1421_/A2 (NAND3_X1)
                  0.02    0.03   22.99 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1421_/ZN (NAND3_X1)
     1    6.20                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[112] (net)
                  0.02    0.00   22.99 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0603_/A2 (NAND2_X4)
                  0.05    0.01   23.01 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0603_/ZN (NAND2_X4)
     1    3.14                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0027_ (net)
                  0.05    0.00   23.01 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0604_/A2 (NAND2_X2)
                  0.02    0.03   23.04 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0604_/ZN (NAND2_X2)
     1    3.35                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0028_ (net)
                  0.02    0.00   23.04 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0605_/A2 (NOR2_X2)
                  0.01    0.01   23.05 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0605_/ZN (NOR2_X2)
     1    1.57                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0029_ (net)
                  0.01    0.00   23.05 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0606_/A2 (AND2_X2)
                  0.00    0.03   23.08 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0606_/ZN (AND2_X2)
     1    1.53                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0030_ (net)
                  0.00    0.00   23.08 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0642_/A1 (NAND2_X1)
                  0.01    0.01   23.09 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0642_/ZN (NAND2_X1)
     1    1.66                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[0] (net)
                  0.01    0.00   23.09 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_295_/A2 (NAND2_X1)
                  0.07    0.01   23.10 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_295_/ZN (NAND2_X1)
     1    1.55                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_054_ (net)
                  0.07    0.00   23.10 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_296_/A (INV_X1)
                  0.02    0.03   23.13 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_296_/ZN (INV_X1)
     1    1.13                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o_n[0] (net)
                  0.02    0.00   23.13 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_473_/D (DFFR_X1)
                                 23.13   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_473_/CK (DFFR_X1)
                         -0.03    2.97   library setup time
                                  2.97   data required time
-----------------------------------------------------------------------------
                                  2.97   data required time
                                -23.13   data arrival time
-----------------------------------------------------------------------------
                                -20.16   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/_275_ (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   546  963.89                           rst_ni (net)
                  0.00    0.00    0.30 ^ encoder/_275_/SN (DFFS_X1)
                                  0.30   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ encoder/_275_/CK (DFFS_X1)
                          0.04    3.04   library recovery time
                                  3.04   data required time
-----------------------------------------------------------------------------
                                  3.04   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  2.74   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_145_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_082_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_145_/GN (DLL_X1)
                  0.01    0.07    1.57 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_145_/Q (DLL_X1)
     1    1.50                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/cg_we_global.en_latch (net)
                  0.01    0.00    1.57 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_082_/A2 (NAND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/_082_/A1 (NAND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: encoder/_277_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_473_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_277_/CK (DFFR_X1)
                 15.47   16.29   16.29 ^ encoder/_277_/Q (DFFR_X1)
  3922 6782.43                           c_addr_enc_o[0] (net)
                 15.47    0.00   16.29 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1274_/A (INV_X4)
                  4.58    5.28   21.56 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1274_/ZN (INV_X4)
   178  277.20                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0915_ (net)
                  4.58    0.00   21.56 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1350_/A2 (NOR2_X4)
                  0.54    1.34   22.90 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1350_/ZN (NOR2_X4)
    16   25.58                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0991_ (net)
                  0.54    0.00   22.90 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1352_/A1 (NAND2_X1)
                  0.08    0.01   22.90 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1352_/ZN (NAND2_X1)
     1    1.53                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0993_ (net)
                  0.08    0.00   22.90 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1358_/A1 (NAND2_X1)
                  0.24    0.04   22.94 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1358_/ZN (NAND2_X1)
     1    1.71                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0999_ (net)
                  0.24    0.00   22.94 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1368_/A1 (NOR2_X1)
                  0.04   -0.01   22.93 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1368_/ZN (NOR2_X1)
     1    1.53                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1009_ (net)
                  0.04    0.00   22.93 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1386_/A1 (NAND2_X1)
                  0.02    0.03   22.96 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1386_/ZN (NAND2_X1)
     1    1.71                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1027_ (net)
                  0.02    0.00   22.96 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1416_/A1 (NOR2_X1)
                  0.01    0.01   22.97 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1416_/ZN (NOR2_X1)
     1    1.53                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1057_ (net)
                  0.01    0.00   22.97 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1421_/A2 (NAND3_X1)
                  0.02    0.03   22.99 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1421_/ZN (NAND3_X1)
     1    6.20                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[112] (net)
                  0.02    0.00   22.99 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0603_/A2 (NAND2_X4)
                  0.05    0.01   23.01 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0603_/ZN (NAND2_X4)
     1    3.14                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0027_ (net)
                  0.05    0.00   23.01 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0604_/A2 (NAND2_X2)
                  0.02    0.03   23.04 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0604_/ZN (NAND2_X2)
     1    3.35                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0028_ (net)
                  0.02    0.00   23.04 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0605_/A2 (NOR2_X2)
                  0.01    0.01   23.05 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0605_/ZN (NOR2_X2)
     1    1.57                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0029_ (net)
                  0.01    0.00   23.05 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0606_/A2 (AND2_X2)
                  0.00    0.03   23.08 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0606_/ZN (AND2_X2)
     1    1.53                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0030_ (net)
                  0.00    0.00   23.08 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0642_/A1 (NAND2_X1)
                  0.01    0.01   23.09 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0642_/ZN (NAND2_X1)
     1    1.66                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[0] (net)
                  0.01    0.00   23.09 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_295_/A2 (NAND2_X1)
                  0.07    0.01   23.10 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_295_/ZN (NAND2_X1)
     1    1.55                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_054_ (net)
                  0.07    0.00   23.10 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_296_/A (INV_X1)
                  0.02    0.03   23.13 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_296_/ZN (INV_X1)
     1    1.13                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o_n[0] (net)
                  0.02    0.00   23.13 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_473_/D (DFFR_X1)
                                 23.13   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_473_/CK (DFFR_X1)
                         -0.03    2.97   library setup time
                                  2.97   data required time
-----------------------------------------------------------------------------
                                  2.97   data required time
                                -23.13   data arrival time
-----------------------------------------------------------------------------
                                -20.16   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.79e-03   2.07e-03   7.60e-04   1.16e-02  49.8%
Combinational          6.12e-03   4.67e-03   9.03e-04   1.17e-02  50.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.49e-02   6.74e-03   1.66e-03   2.33e-02 100.0%
                          64.0%      28.9%       7.1%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 91451 u^2 38% utilization.

Elapsed time: 0:08.35[h:]min:sec. CPU time: user 8.12 sys 0.14 (98%). Peak memory: 331724KB.
