ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB132:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "UART.h"
  25:Core/Src/main.c **** #include "i2c.h"
  26:Core/Src/main.c **** #include "DS3231.h"
  27:Core/Src/main.c **** #include <string.h>
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 2


  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** uint8_t buffer_tx[20];
  50:Core/Src/main.c **** Time T,T_now;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  58:Core/Src/main.c **** void Delay(uint32_t delay);
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PFP */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  63:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END 0 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /**
  68:Core/Src/main.c ****   * @brief  The application entry point.
  69:Core/Src/main.c ****   * @retval int
  70:Core/Src/main.c ****   */
  71:Core/Src/main.c **** int main(void)
  72:Core/Src/main.c **** {
  73:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  74:Core/Src/main.c ****     T.sec = 10;
  75:Core/Src/main.c ****     T.min = 52;
  76:Core/Src/main.c ****     T.hr = 19;
  77:Core/Src/main.c ****     T.dom = 28;
  78:Core/Src/main.c ****     T.dow = 7;
  79:Core/Src/main.c ****     T.mon = 5;
  80:Core/Src/main.c ****     T.yr = 23;
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE END 1 */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  87:Core/Src/main.c ****   HAL_Init();
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END Init */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Configure the system clock */
  94:Core/Src/main.c ****   SystemClock_Config();
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END SysInit */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Initialize all configured peripherals */
 101:Core/Src/main.c ****   MX_GPIO_Init();
 102:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 103:Core/Src/main.c ****   UART2_Init();
 104:Core/Src/main.c ****   I2C1_Init();
 105:Core/Src/main.c ****   Set_Time(&T);
 106:Core/Src/main.c ****    Delay(100000000);
 107:Core/Src/main.c ****   
 108:Core/Src/main.c ****   /* USER CODE END 2 */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* Infinite loop */
 111:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 112:Core/Src/main.c ****   while (1)
 113:Core/Src/main.c ****   {
 114:Core/Src/main.c ****     /* USER CODE END WHILE */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****     Get_Time(&T_now);
 120:Core/Src/main.c ****     
 121:Core/Src/main.c ****     sprintf((char*)buffer_tx,"%02d:%02d:%02d\r\n",T_now.hr,T_now.min,T_now.sec);
 122:Core/Src/main.c ****     UART2_DMA_Transmit(buffer_tx, strlen((char*)buffer_tx));
 123:Core/Src/main.c ****     sprintf((char*)buffer_tx,"%02d-%02d-20%02d\r\n",T_now.dom,T_now.mon,T_now.yr);
 124:Core/Src/main.c ****     UART2_DMA_Transmit(buffer_tx, strlen((char*)buffer_tx));
 125:Core/Src/main.c ****     Delay(10000000);
 126:Core/Src/main.c ****   }
 127:Core/Src/main.c ****   /* USER CODE END 3 */
 128:Core/Src/main.c **** }
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** /**
 131:Core/Src/main.c ****   * @brief System Clock Configuration
 132:Core/Src/main.c ****   * @retval None
 133:Core/Src/main.c ****   */
 134:Core/Src/main.c **** void SystemClock_Config(void)
 135:Core/Src/main.c **** {
 136:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 137:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 140:Core/Src/main.c ****   */
 141:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 142:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 145:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 4


 146:Core/Src/main.c ****   */
 147:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 64;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 156:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 157:Core/Src/main.c ****   {
 158:Core/Src/main.c ****     Error_Handler();
 159:Core/Src/main.c ****   }
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 162:Core/Src/main.c ****   */
 163:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 164:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 165:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 166:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 168:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 171:Core/Src/main.c ****   {
 172:Core/Src/main.c ****     Error_Handler();
 173:Core/Src/main.c ****   }
 174:Core/Src/main.c **** }
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** /**
 177:Core/Src/main.c ****   * @brief GPIO Initialization Function
 178:Core/Src/main.c ****   * @param None
 179:Core/Src/main.c ****   * @retval None
 180:Core/Src/main.c ****   */
 181:Core/Src/main.c **** static void MX_GPIO_Init(void)
 182:Core/Src/main.c **** {
  28              		.loc 1 182 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 84B0     		sub	sp, sp, #16
  34              		.cfi_def_cfa_offset 16
 183:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 184:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 187:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  35              		.loc 1 187 3 view .LVU1
  36              	.LBB4:
  37              		.loc 1 187 3 view .LVU2
  38 0002 0022     		movs	r2, #0
  39 0004 0092     		str	r2, [sp]
  40              		.loc 1 187 3 view .LVU3
  41 0006 154B     		ldr	r3, .L3
  42 0008 196B     		ldr	r1, [r3, #48]
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 5


  43 000a 41F00401 		orr	r1, r1, #4
  44 000e 1963     		str	r1, [r3, #48]
  45              		.loc 1 187 3 view .LVU4
  46 0010 196B     		ldr	r1, [r3, #48]
  47 0012 01F00401 		and	r1, r1, #4
  48 0016 0091     		str	r1, [sp]
  49              		.loc 1 187 3 view .LVU5
  50 0018 0099     		ldr	r1, [sp]
  51              	.LBE4:
  52              		.loc 1 187 3 view .LVU6
 188:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  53              		.loc 1 188 3 view .LVU7
  54              	.LBB5:
  55              		.loc 1 188 3 view .LVU8
  56 001a 0192     		str	r2, [sp, #4]
  57              		.loc 1 188 3 view .LVU9
  58 001c 196B     		ldr	r1, [r3, #48]
  59 001e 41F08001 		orr	r1, r1, #128
  60 0022 1963     		str	r1, [r3, #48]
  61              		.loc 1 188 3 view .LVU10
  62 0024 196B     		ldr	r1, [r3, #48]
  63 0026 01F08001 		and	r1, r1, #128
  64 002a 0191     		str	r1, [sp, #4]
  65              		.loc 1 188 3 view .LVU11
  66 002c 0199     		ldr	r1, [sp, #4]
  67              	.LBE5:
  68              		.loc 1 188 3 view .LVU12
 189:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  69              		.loc 1 189 3 view .LVU13
  70              	.LBB6:
  71              		.loc 1 189 3 view .LVU14
  72 002e 0292     		str	r2, [sp, #8]
  73              		.loc 1 189 3 view .LVU15
  74 0030 196B     		ldr	r1, [r3, #48]
  75 0032 41F00101 		orr	r1, r1, #1
  76 0036 1963     		str	r1, [r3, #48]
  77              		.loc 1 189 3 view .LVU16
  78 0038 196B     		ldr	r1, [r3, #48]
  79 003a 01F00101 		and	r1, r1, #1
  80 003e 0291     		str	r1, [sp, #8]
  81              		.loc 1 189 3 view .LVU17
  82 0040 0299     		ldr	r1, [sp, #8]
  83              	.LBE6:
  84              		.loc 1 189 3 view .LVU18
 190:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  85              		.loc 1 190 3 view .LVU19
  86              	.LBB7:
  87              		.loc 1 190 3 view .LVU20
  88 0042 0392     		str	r2, [sp, #12]
  89              		.loc 1 190 3 view .LVU21
  90 0044 1A6B     		ldr	r2, [r3, #48]
  91 0046 42F00202 		orr	r2, r2, #2
  92 004a 1A63     		str	r2, [r3, #48]
  93              		.loc 1 190 3 view .LVU22
  94 004c 1B6B     		ldr	r3, [r3, #48]
  95 004e 03F00203 		and	r3, r3, #2
  96 0052 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 6


  97              		.loc 1 190 3 view .LVU23
  98 0054 039B     		ldr	r3, [sp, #12]
  99              	.LBE7:
 100              		.loc 1 190 3 view .LVU24
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 193:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 194:Core/Src/main.c **** }
 101              		.loc 1 194 1 is_stmt 0 view .LVU25
 102 0056 04B0     		add	sp, sp, #16
 103              		.cfi_def_cfa_offset 0
 104              		@ sp needed
 105 0058 7047     		bx	lr
 106              	.L4:
 107 005a 00BF     		.align	2
 108              	.L3:
 109 005c 00380240 		.word	1073887232
 110              		.cfi_endproc
 111              	.LFE132:
 113              		.section	.text.Delay,"ax",%progbits
 114              		.align	1
 115              		.global	Delay
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 120              	Delay:
 121              	.LVL0:
 122              	.LFB133:
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 197:Core/Src/main.c **** void Delay(uint32_t delay){
 123              		.loc 1 197 27 is_stmt 1 view -0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 0
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127              		@ link register save eliminated.
 198:Core/Src/main.c ****   for (;delay>0;delay--){
 128              		.loc 1 198 3 view .LVU27
 129 0000 01E0     		b	.L6
 130              	.L7:
 199:Core/Src/main.c ****     __NOP();
 131              		.loc 1 199 5 discriminator 2 view .LVU28
 132              		.syntax unified
 133              	@ 199 "Core/Src/main.c" 1
 134 0002 00BF     		nop
 135              	@ 0 "" 2
 198:Core/Src/main.c ****   for (;delay>0;delay--){
 136              		.loc 1 198 22 discriminator 2 view .LVU29
 137              		.thumb
 138              		.syntax unified
 139 0004 0138     		subs	r0, r0, #1
 140              	.LVL1:
 141              	.L6:
 198:Core/Src/main.c ****   for (;delay>0;delay--){
 142              		.loc 1 198 14 discriminator 1 view .LVU30
 143 0006 0028     		cmp	r0, #0
 144 0008 FBD1     		bne	.L7
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 7


 200:Core/Src/main.c ****   }
 201:Core/Src/main.c **** }
 145              		.loc 1 201 1 is_stmt 0 view .LVU31
 146 000a 7047     		bx	lr
 147              		.cfi_endproc
 148              	.LFE133:
 150              		.section	.text.Error_Handler,"ax",%progbits
 151              		.align	1
 152              		.global	Error_Handler
 153              		.syntax unified
 154              		.thumb
 155              		.thumb_func
 157              	Error_Handler:
 158              	.LFB134:
 202:Core/Src/main.c **** 
 203:Core/Src/main.c **** /* USER CODE END 4 */
 204:Core/Src/main.c **** 
 205:Core/Src/main.c **** /**
 206:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 207:Core/Src/main.c ****   * @retval None
 208:Core/Src/main.c ****   */
 209:Core/Src/main.c **** void Error_Handler(void)
 210:Core/Src/main.c **** {
 159              		.loc 1 210 1 is_stmt 1 view -0
 160              		.cfi_startproc
 161              		@ Volatile: function does not return.
 162              		@ args = 0, pretend = 0, frame = 0
 163              		@ frame_needed = 0, uses_anonymous_args = 0
 164              		@ link register save eliminated.
 211:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 212:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 213:Core/Src/main.c ****   __disable_irq();
 165              		.loc 1 213 3 view .LVU33
 166              	.LBB8:
 167              	.LBI8:
 168              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 8


  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 9


  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 10


 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 169              		.loc 2 140 27 view .LVU34
 170              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 171              		.loc 2 142 3 view .LVU35
 172              		.syntax unified
 173              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 174 0000 72B6     		cpsid i
 175              	@ 0 "" 2
 176              		.thumb
 177              		.syntax unified
 178              	.L9:
 179              	.LBE9:
 180              	.LBE8:
 214:Core/Src/main.c ****   while (1)
 181              		.loc 1 214 3 discriminator 1 view .LVU36
 215:Core/Src/main.c ****   {
 216:Core/Src/main.c ****   }
 182              		.loc 1 216 3 discriminator 1 view .LVU37
 214:Core/Src/main.c ****   while (1)
 183              		.loc 1 214 9 discriminator 1 view .LVU38
 184 0002 FEE7     		b	.L9
 185              		.cfi_endproc
 186              	.LFE134:
 188              		.section	.text.SystemClock_Config,"ax",%progbits
 189              		.align	1
 190              		.global	SystemClock_Config
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	SystemClock_Config:
 196              	.LFB131:
 135:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 197              		.loc 1 135 1 view -0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 80
 200              		@ frame_needed = 0, uses_anonymous_args = 0
 201 0000 00B5     		push	{lr}
 202              		.cfi_def_cfa_offset 4
 203              		.cfi_offset 14, -4
 204 0002 95B0     		sub	sp, sp, #84
 205              		.cfi_def_cfa_offset 88
 136:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 206              		.loc 1 136 3 view .LVU40
 136:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 207              		.loc 1 136 22 is_stmt 0 view .LVU41
 208 0004 3022     		movs	r2, #48
 209 0006 0021     		movs	r1, #0
 210 0008 08A8     		add	r0, sp, #32
 211 000a FFF7FEFF 		bl	memset
 212              	.LVL2:
 137:Core/Src/main.c **** 
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 11


 213              		.loc 1 137 3 is_stmt 1 view .LVU42
 137:Core/Src/main.c **** 
 214              		.loc 1 137 22 is_stmt 0 view .LVU43
 215 000e 0023     		movs	r3, #0
 216 0010 0393     		str	r3, [sp, #12]
 217 0012 0493     		str	r3, [sp, #16]
 218 0014 0593     		str	r3, [sp, #20]
 219 0016 0693     		str	r3, [sp, #24]
 220 0018 0793     		str	r3, [sp, #28]
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 221              		.loc 1 141 3 is_stmt 1 view .LVU44
 222              	.LBB10:
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 223              		.loc 1 141 3 view .LVU45
 224 001a 0193     		str	r3, [sp, #4]
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 225              		.loc 1 141 3 view .LVU46
 226 001c 1E4A     		ldr	r2, .L16
 227 001e 116C     		ldr	r1, [r2, #64]
 228 0020 41F08051 		orr	r1, r1, #268435456
 229 0024 1164     		str	r1, [r2, #64]
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 230              		.loc 1 141 3 view .LVU47
 231 0026 126C     		ldr	r2, [r2, #64]
 232 0028 02F08052 		and	r2, r2, #268435456
 233 002c 0192     		str	r2, [sp, #4]
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 234              		.loc 1 141 3 view .LVU48
 235 002e 019A     		ldr	r2, [sp, #4]
 236              	.LBE10:
 141:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 237              		.loc 1 141 3 view .LVU49
 142:Core/Src/main.c **** 
 238              		.loc 1 142 3 view .LVU50
 239              	.LBB11:
 142:Core/Src/main.c **** 
 240              		.loc 1 142 3 view .LVU51
 241 0030 0293     		str	r3, [sp, #8]
 142:Core/Src/main.c **** 
 242              		.loc 1 142 3 view .LVU52
 243 0032 1A4A     		ldr	r2, .L16+4
 244 0034 1168     		ldr	r1, [r2]
 245 0036 41F44041 		orr	r1, r1, #49152
 246 003a 1160     		str	r1, [r2]
 142:Core/Src/main.c **** 
 247              		.loc 1 142 3 view .LVU53
 248 003c 1268     		ldr	r2, [r2]
 249 003e 02F44042 		and	r2, r2, #49152
 250 0042 0292     		str	r2, [sp, #8]
 142:Core/Src/main.c **** 
 251              		.loc 1 142 3 view .LVU54
 252 0044 029A     		ldr	r2, [sp, #8]
 253              	.LBE11:
 142:Core/Src/main.c **** 
 254              		.loc 1 142 3 view .LVU55
 147:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 255              		.loc 1 147 3 view .LVU56
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 12


 147:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 256              		.loc 1 147 36 is_stmt 0 view .LVU57
 257 0046 0222     		movs	r2, #2
 258 0048 0892     		str	r2, [sp, #32]
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 259              		.loc 1 148 3 is_stmt 1 view .LVU58
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 260              		.loc 1 148 30 is_stmt 0 view .LVU59
 261 004a 0121     		movs	r1, #1
 262 004c 0B91     		str	r1, [sp, #44]
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 263              		.loc 1 149 3 is_stmt 1 view .LVU60
 149:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 264              		.loc 1 149 41 is_stmt 0 view .LVU61
 265 004e 1021     		movs	r1, #16
 266 0050 0C91     		str	r1, [sp, #48]
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 267              		.loc 1 150 3 is_stmt 1 view .LVU62
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 268              		.loc 1 150 34 is_stmt 0 view .LVU63
 269 0052 0E92     		str	r2, [sp, #56]
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 270              		.loc 1 151 3 is_stmt 1 view .LVU64
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 271              		.loc 1 151 35 is_stmt 0 view .LVU65
 272 0054 0F93     		str	r3, [sp, #60]
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 64;
 273              		.loc 1 152 3 is_stmt 1 view .LVU66
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 64;
 274              		.loc 1 152 30 is_stmt 0 view .LVU67
 275 0056 0823     		movs	r3, #8
 276 0058 1093     		str	r3, [sp, #64]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 277              		.loc 1 153 3 is_stmt 1 view .LVU68
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 278              		.loc 1 153 30 is_stmt 0 view .LVU69
 279 005a 4023     		movs	r3, #64
 280 005c 1193     		str	r3, [sp, #68]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 281              		.loc 1 154 3 is_stmt 1 view .LVU70
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 282              		.loc 1 154 30 is_stmt 0 view .LVU71
 283 005e 1292     		str	r2, [sp, #72]
 155:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 284              		.loc 1 155 3 is_stmt 1 view .LVU72
 155:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 285              		.loc 1 155 30 is_stmt 0 view .LVU73
 286 0060 0423     		movs	r3, #4
 287 0062 1393     		str	r3, [sp, #76]
 156:Core/Src/main.c ****   {
 288              		.loc 1 156 3 is_stmt 1 view .LVU74
 156:Core/Src/main.c ****   {
 289              		.loc 1 156 7 is_stmt 0 view .LVU75
 290 0064 08A8     		add	r0, sp, #32
 291 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 292              	.LVL3:
 156:Core/Src/main.c ****   {
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 13


 293              		.loc 1 156 6 view .LVU76
 294 006a 80B9     		cbnz	r0, .L14
 163:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 295              		.loc 1 163 3 is_stmt 1 view .LVU77
 163:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 296              		.loc 1 163 31 is_stmt 0 view .LVU78
 297 006c 0F23     		movs	r3, #15
 298 006e 0393     		str	r3, [sp, #12]
 165:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 299              		.loc 1 165 3 is_stmt 1 view .LVU79
 165:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 300              		.loc 1 165 34 is_stmt 0 view .LVU80
 301 0070 0221     		movs	r1, #2
 302 0072 0491     		str	r1, [sp, #16]
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 303              		.loc 1 166 3 is_stmt 1 view .LVU81
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 304              		.loc 1 166 35 is_stmt 0 view .LVU82
 305 0074 0023     		movs	r3, #0
 306 0076 0593     		str	r3, [sp, #20]
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 307              		.loc 1 167 3 is_stmt 1 view .LVU83
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 308              		.loc 1 167 36 is_stmt 0 view .LVU84
 309 0078 4FF4A052 		mov	r2, #5120
 310 007c 0692     		str	r2, [sp, #24]
 168:Core/Src/main.c **** 
 311              		.loc 1 168 3 is_stmt 1 view .LVU85
 168:Core/Src/main.c **** 
 312              		.loc 1 168 36 is_stmt 0 view .LVU86
 313 007e 0793     		str	r3, [sp, #28]
 170:Core/Src/main.c ****   {
 314              		.loc 1 170 3 is_stmt 1 view .LVU87
 170:Core/Src/main.c ****   {
 315              		.loc 1 170 7 is_stmt 0 view .LVU88
 316 0080 03A8     		add	r0, sp, #12
 317 0082 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 318              	.LVL4:
 170:Core/Src/main.c ****   {
 319              		.loc 1 170 6 view .LVU89
 320 0086 20B9     		cbnz	r0, .L15
 174:Core/Src/main.c **** 
 321              		.loc 1 174 1 view .LVU90
 322 0088 15B0     		add	sp, sp, #84
 323              		.cfi_remember_state
 324              		.cfi_def_cfa_offset 4
 325              		@ sp needed
 326 008a 5DF804FB 		ldr	pc, [sp], #4
 327              	.L14:
 328              		.cfi_restore_state
 158:Core/Src/main.c ****   }
 329              		.loc 1 158 5 is_stmt 1 view .LVU91
 330 008e FFF7FEFF 		bl	Error_Handler
 331              	.LVL5:
 332              	.L15:
 172:Core/Src/main.c ****   }
 333              		.loc 1 172 5 view .LVU92
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 14


 334 0092 FFF7FEFF 		bl	Error_Handler
 335              	.LVL6:
 336              	.L17:
 337 0096 00BF     		.align	2
 338              	.L16:
 339 0098 00380240 		.word	1073887232
 340 009c 00700040 		.word	1073770496
 341              		.cfi_endproc
 342              	.LFE131:
 344              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 345              		.align	2
 346              	.LC0:
 347 0000 25303264 		.ascii	"%02d:%02d:%02d\015\012\000"
 347      3A253032 
 347      643A2530 
 347      32640D0A 
 347      00
 348 0011 000000   		.align	2
 349              	.LC1:
 350 0014 25303264 		.ascii	"%02d-%02d-20%02d\015\012\000"
 350      2D253032 
 350      642D3230 
 350      25303264 
 350      0D0A00
 351              		.section	.text.main,"ax",%progbits
 352              		.align	1
 353              		.global	main
 354              		.syntax unified
 355              		.thumb
 356              		.thumb_func
 358              	main:
 359              	.LFB130:
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 360              		.loc 1 72 1 view -0
 361              		.cfi_startproc
 362              		@ Volatile: function does not return.
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365 0000 00B5     		push	{lr}
 366              		.cfi_def_cfa_offset 4
 367              		.cfi_offset 14, -4
 368 0002 83B0     		sub	sp, sp, #12
 369              		.cfi_def_cfa_offset 16
  74:Core/Src/main.c ****     T.min = 52;
 370              		.loc 1 74 5 view .LVU94
  74:Core/Src/main.c ****     T.min = 52;
 371              		.loc 1 74 11 is_stmt 0 view .LVU95
 372 0004 224C     		ldr	r4, .L21
 373 0006 0A23     		movs	r3, #10
 374 0008 2360     		str	r3, [r4]
  75:Core/Src/main.c ****     T.hr = 19;
 375              		.loc 1 75 5 is_stmt 1 view .LVU96
  75:Core/Src/main.c ****     T.hr = 19;
 376              		.loc 1 75 11 is_stmt 0 view .LVU97
 377 000a 3423     		movs	r3, #52
 378 000c 6360     		str	r3, [r4, #4]
  76:Core/Src/main.c ****     T.dom = 28;
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 15


 379              		.loc 1 76 5 is_stmt 1 view .LVU98
  76:Core/Src/main.c ****     T.dom = 28;
 380              		.loc 1 76 10 is_stmt 0 view .LVU99
 381 000e 1323     		movs	r3, #19
 382 0010 A360     		str	r3, [r4, #8]
  77:Core/Src/main.c ****     T.dow = 7;
 383              		.loc 1 77 5 is_stmt 1 view .LVU100
  77:Core/Src/main.c ****     T.dow = 7;
 384              		.loc 1 77 11 is_stmt 0 view .LVU101
 385 0012 1C23     		movs	r3, #28
 386 0014 2361     		str	r3, [r4, #16]
  78:Core/Src/main.c ****     T.mon = 5;
 387              		.loc 1 78 5 is_stmt 1 view .LVU102
  78:Core/Src/main.c ****     T.mon = 5;
 388              		.loc 1 78 11 is_stmt 0 view .LVU103
 389 0016 0723     		movs	r3, #7
 390 0018 E360     		str	r3, [r4, #12]
  79:Core/Src/main.c ****     T.yr = 23;
 391              		.loc 1 79 5 is_stmt 1 view .LVU104
  79:Core/Src/main.c ****     T.yr = 23;
 392              		.loc 1 79 11 is_stmt 0 view .LVU105
 393 001a 0523     		movs	r3, #5
 394 001c 6361     		str	r3, [r4, #20]
  80:Core/Src/main.c **** 
 395              		.loc 1 80 5 is_stmt 1 view .LVU106
  80:Core/Src/main.c **** 
 396              		.loc 1 80 10 is_stmt 0 view .LVU107
 397 001e 1723     		movs	r3, #23
 398 0020 A361     		str	r3, [r4, #24]
  87:Core/Src/main.c **** 
 399              		.loc 1 87 3 is_stmt 1 view .LVU108
 400 0022 FFF7FEFF 		bl	HAL_Init
 401              	.LVL7:
  94:Core/Src/main.c **** 
 402              		.loc 1 94 3 view .LVU109
 403 0026 FFF7FEFF 		bl	SystemClock_Config
 404              	.LVL8:
 101:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 405              		.loc 1 101 3 view .LVU110
 406 002a FFF7FEFF 		bl	MX_GPIO_Init
 407              	.LVL9:
 103:Core/Src/main.c ****   I2C1_Init();
 408              		.loc 1 103 3 view .LVU111
 409 002e FFF7FEFF 		bl	UART2_Init
 410              	.LVL10:
 104:Core/Src/main.c ****   Set_Time(&T);
 411              		.loc 1 104 3 view .LVU112
 412 0032 FFF7FEFF 		bl	I2C1_Init
 413              	.LVL11:
 105:Core/Src/main.c ****    Delay(100000000);
 414              		.loc 1 105 3 view .LVU113
 415 0036 2046     		mov	r0, r4
 416 0038 FFF7FEFF 		bl	Set_Time
 417              	.LVL12:
 106:Core/Src/main.c ****   
 418              		.loc 1 106 4 view .LVU114
 419 003c 1548     		ldr	r0, .L21+4
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 16


 420 003e FFF7FEFF 		bl	Delay
 421              	.LVL13:
 422              	.L19:
 112:Core/Src/main.c ****   {
 423              		.loc 1 112 3 discriminator 1 view .LVU115
 424              	.LBB12:
 119:Core/Src/main.c ****     
 425              		.loc 1 119 5 discriminator 1 view .LVU116
 426 0042 154C     		ldr	r4, .L21+8
 427 0044 2046     		mov	r0, r4
 428 0046 FFF7FEFF 		bl	Get_Time
 429              	.LVL14:
 121:Core/Src/main.c ****     UART2_DMA_Transmit(buffer_tx, strlen((char*)buffer_tx));
 430              		.loc 1 121 5 discriminator 1 view .LVU117
 431 004a 144D     		ldr	r5, .L21+12
 432 004c 2368     		ldr	r3, [r4]
 433 004e 0093     		str	r3, [sp]
 434 0050 6368     		ldr	r3, [r4, #4]
 435 0052 A268     		ldr	r2, [r4, #8]
 436 0054 1249     		ldr	r1, .L21+16
 437 0056 2846     		mov	r0, r5
 438 0058 FFF7FEFF 		bl	sprintf
 439              	.LVL15:
 122:Core/Src/main.c ****     sprintf((char*)buffer_tx,"%02d-%02d-20%02d\r\n",T_now.dom,T_now.mon,T_now.yr);
 440              		.loc 1 122 5 discriminator 1 view .LVU118
 122:Core/Src/main.c ****     sprintf((char*)buffer_tx,"%02d-%02d-20%02d\r\n",T_now.dom,T_now.mon,T_now.yr);
 441              		.loc 1 122 35 is_stmt 0 discriminator 1 view .LVU119
 442 005c 2846     		mov	r0, r5
 443 005e FFF7FEFF 		bl	strlen
 444              	.LVL16:
 122:Core/Src/main.c ****     sprintf((char*)buffer_tx,"%02d-%02d-20%02d\r\n",T_now.dom,T_now.mon,T_now.yr);
 445              		.loc 1 122 5 discriminator 1 view .LVU120
 446 0062 81B2     		uxth	r1, r0
 447 0064 2846     		mov	r0, r5
 448 0066 FFF7FEFF 		bl	UART2_DMA_Transmit
 449              	.LVL17:
 123:Core/Src/main.c ****     UART2_DMA_Transmit(buffer_tx, strlen((char*)buffer_tx));
 450              		.loc 1 123 5 is_stmt 1 discriminator 1 view .LVU121
 451 006a A369     		ldr	r3, [r4, #24]
 452 006c 0093     		str	r3, [sp]
 453 006e 6369     		ldr	r3, [r4, #20]
 454 0070 2269     		ldr	r2, [r4, #16]
 455 0072 0C49     		ldr	r1, .L21+20
 456 0074 2846     		mov	r0, r5
 457 0076 FFF7FEFF 		bl	sprintf
 458              	.LVL18:
 124:Core/Src/main.c ****     Delay(10000000);
 459              		.loc 1 124 5 discriminator 1 view .LVU122
 124:Core/Src/main.c ****     Delay(10000000);
 460              		.loc 1 124 35 is_stmt 0 discriminator 1 view .LVU123
 461 007a 2846     		mov	r0, r5
 462 007c FFF7FEFF 		bl	strlen
 463              	.LVL19:
 124:Core/Src/main.c ****     Delay(10000000);
 464              		.loc 1 124 5 discriminator 1 view .LVU124
 465 0080 81B2     		uxth	r1, r0
 466 0082 2846     		mov	r0, r5
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 17


 467 0084 FFF7FEFF 		bl	UART2_DMA_Transmit
 468              	.LVL20:
 125:Core/Src/main.c ****   }
 469              		.loc 1 125 5 is_stmt 1 discriminator 1 view .LVU125
 470 0088 0748     		ldr	r0, .L21+24
 471 008a FFF7FEFF 		bl	Delay
 472              	.LVL21:
 473              	.LBE12:
 112:Core/Src/main.c ****   {
 474              		.loc 1 112 9 discriminator 1 view .LVU126
 475 008e D8E7     		b	.L19
 476              	.L22:
 477              		.align	2
 478              	.L21:
 479 0090 00000000 		.word	T
 480 0094 00E1F505 		.word	100000000
 481 0098 00000000 		.word	T_now
 482 009c 00000000 		.word	buffer_tx
 483 00a0 00000000 		.word	.LC0
 484 00a4 14000000 		.word	.LC1
 485 00a8 80969800 		.word	10000000
 486              		.cfi_endproc
 487              	.LFE130:
 489              		.global	T_now
 490              		.section	.bss.T_now,"aw",%nobits
 491              		.align	2
 494              	T_now:
 495 0000 00000000 		.space	28
 495      00000000 
 495      00000000 
 495      00000000 
 495      00000000 
 496              		.global	T
 497              		.section	.bss.T,"aw",%nobits
 498              		.align	2
 501              	T:
 502 0000 00000000 		.space	28
 502      00000000 
 502      00000000 
 502      00000000 
 502      00000000 
 503              		.global	buffer_tx
 504              		.section	.bss.buffer_tx,"aw",%nobits
 505              		.align	2
 508              	buffer_tx:
 509 0000 00000000 		.space	20
 509      00000000 
 509      00000000 
 509      00000000 
 509      00000000 
 510              		.text
 511              	.Letext0:
 512              		.file 3 "c:\\users\\david\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 513              		.file 4 "c:\\users\\david\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 514              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 515              		.file 6 "c:\\users\\david\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 516              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 18


 517              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 518              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 519              		.file 10 "Core/Inc/DS3231.h"
 520              		.file 11 "c:\\users\\david\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xp
 521              		.file 12 "Core/Inc/UART.h"
 522              		.file 13 "Core/Inc/i2c.h"
 523              		.file 14 "<built-in>"
 524              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s 			page 19


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:21     .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:109    .text.MX_GPIO_Init:000000000000005c $d
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:114    .text.Delay:0000000000000000 $t
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:120    .text.Delay:0000000000000000 Delay
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:151    .text.Error_Handler:0000000000000000 $t
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:157    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:189    .text.SystemClock_Config:0000000000000000 $t
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:195    .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:339    .text.SystemClock_Config:0000000000000098 $d
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:345    .rodata.main.str1.4:0000000000000000 $d
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:352    .text.main:0000000000000000 $t
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:358    .text.main:0000000000000000 main
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:479    .text.main:0000000000000090 $d
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:501    .bss.T:0000000000000000 T
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:494    .bss.T_now:0000000000000000 T_now
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:508    .bss.buffer_tx:0000000000000000 buffer_tx
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:491    .bss.T_now:0000000000000000 $d
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:498    .bss.T:0000000000000000 $d
C:\Users\David\AppData\Local\Temp\ccp3SZ8h.s:505    .bss.buffer_tx:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
UART2_Init
I2C1_Init
Set_Time
Get_Time
sprintf
strlen
UART2_DMA_Transmit
