Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Sat Jun 17 01:52:43 2017
| Host             : DESKTOP-TAPUO4A running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 44.908 (Junction temp exceeded!) |
| Dynamic (W)              | 44.111                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    12.755 |    59361 |       --- |             --- |
|   LUT as Logic           |    12.073 |    17754 |     63400 |           28.00 |
|   CARRY4                 |     0.260 |      207 |     15850 |            1.31 |
|   LUT as Distributed RAM |     0.170 |       48 |     19000 |            0.25 |
|   Register               |     0.113 |    34200 |    126800 |           26.97 |
|   F7/F8 Muxes            |     0.086 |     6558 |     63400 |           10.34 |
|   BUFG                   |     0.052 |        9 |        32 |           28.13 |
|   Others                 |     0.000 |       28 |       --- |             --- |
| Signals                  |    19.693 |    45848 |       --- |             --- |
| DSPs                     |    <0.001 |        4 |       240 |            1.67 |
| I/O                      |    11.663 |       18 |       210 |            8.57 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    44.908 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    33.015 |      32.452 |      0.563 |
| Vccaux    |       1.800 |     0.520 |       0.427 |      0.093 |
| Vcco33    |       3.300 |     3.304 |       3.300 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| top                            |    44.111 |
|   clk_div0                     |     6.321 |
|   openmips_min_sopc1           |    25.494 |
|     data_ram0                  |     0.207 |
|     inst_rom0                  |     4.128 |
|     openmips0                  |    21.159 |
|       LLbit_reg0               |     0.005 |
|       cp0_reg0                 |     1.416 |
|       ctrl0                    |     0.560 |
|       div0                     |     0.749 |
|       ex0                      |     5.105 |
|       ex_mem0                  |     1.220 |
|       hilo_reg0                |    <0.001 |
|       id0                      |     3.476 |
|       id_ex0                   |     2.201 |
|       if_id0                   |     0.694 |
|       mem0                     |     2.784 |
|       mem_wb0                  |     0.634 |
|       pc_reg0                  |     1.466 |
|       regfile1                 |     0.850 |
|         regs_reg_r1_0_31_0_5   |     0.010 |
|         regs_reg_r1_0_31_12_17 |     0.026 |
|         regs_reg_r1_0_31_18_23 |     0.026 |
|         regs_reg_r1_0_31_24_29 |     0.024 |
|         regs_reg_r1_0_31_30_31 |     0.008 |
|         regs_reg_r1_0_31_6_11  |     0.027 |
|         regs_reg_r2_0_31_0_5   |     0.010 |
|         regs_reg_r2_0_31_12_17 |     0.026 |
|         regs_reg_r2_0_31_18_23 |     0.030 |
|         regs_reg_r2_0_31_24_29 |     0.024 |
|         regs_reg_r2_0_31_30_31 |     0.009 |
|         regs_reg_r2_0_31_6_11  |     0.026 |
|   seg7x16_1                    |     0.621 |
+--------------------------------+-----------+


