$date
	Tue Jan  7 14:40:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! outp $end
$var reg 16 " inp [15:0] $end
$var reg 4 # sele [3:0] $end
$scope module DUT $end
$var wire 16 $ in [15:0] $end
$var wire 4 % sel [3:0] $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#50
0!
b0 #
b0 %
b11111100001010 "
b11111100001010 $
#100
1!
b1 #
b1 %
#150
0!
b10 #
b10 %
#200
