Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd
COMP96 Compile Entity "axi_enhanced_pcie"
COMP96 Compile Architecture "structure" of Entity "axi_enhanced_pcie"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "axi_pcie_v2_9_2_enhanced_core_top_wrap". (No entity named "axi_pcie_v2_9_2_enhanced_core_top_wrap" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd" 1677 0
COMP96 Compile Package "axi_pcie_mm_s_pkg"
COMP96 Compile Entity "axi_mm_masterbridge_rd"
COMP96 Compile Architecture "behavioral" of Entity "axi_mm_masterbridge_rd"
COMP96 Compile Entity "axi_mm_masterbridge_wr"
COMP96 Compile Architecture "behavioral" of Entity "axi_mm_masterbridge_wr"
COMP96 Compile Entity "array_arith"
COMP96 Compile Architecture "rtl" of Entity "array_arith"
COMP96 Compile Entity "axi_s_masterbridge_rd"
COMP96 Compile Architecture "behavioral" of Entity "axi_s_masterbridge_rd"
COMP96 Compile Entity "axi_s_masterbridge_wr"
COMP96 Compile Architecture "behavioral" of Entity "axi_s_masterbridge_wr"
COMP96 Compile Entity "axi_mm_s_masterbridge_rd"
COMP96 Compile Architecture "behavioral" of Entity "axi_mm_s_masterbridge_rd"
COMP96 Compile Entity "axi_mm_s_masterbridge_wr"
COMP96 Compile Architecture "behavioral" of Entity "axi_mm_s_masterbridge_wr"
COMP96 Compile Entity "axi_mm_s_masterbridge"
COMP96 Compile Architecture "behavioral" of Entity "axi_mm_s_masterbridge"
COMP96 Compile Entity "register_block"
COMP96 Compile Architecture "structure" of Entity "register_block"
COMP96 Compile Entity "slave_read_cpl_tlp"
COMP96 Compile Architecture "structure" of Entity "slave_read_cpl_tlp"
COMP96 Compile Entity "slave_read_req_tlp"
COMP96 Compile Architecture "structure" of Entity "slave_read_req_tlp"
COMP96 Compile Entity "slave_write_req_tlp"
COMP96 Compile Architecture "structure" of Entity "slave_write_req_tlp"
COMP96 Compile Entity "axi_slave_read"
COMP96 Compile Architecture "structure" of Entity "axi_slave_read"
COMP96 Compile Entity "axi_slave_write"
COMP96 Compile Architecture "structure" of Entity "axi_slave_write"
COMP96 Compile Entity "slave_bridge"
COMP96 Compile Architecture "structure" of Entity "slave_bridge"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "axi_pcie_v2_9_2_axi_upsizer". (No entity named "axi_pcie_v2_9_2_axi_upsizer" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd" 17446 0
COMP96 Compile Entity "axi_pcie_mm_s"
COMP96 Compile Architecture "structure" of Entity "axi_pcie_mm_s"
COMP96 Compile Package "axi_pcie_msi_irq_pkg"
COMP96 Compile Entity "axi_pcie_msi_irq"
COMP96 Compile Architecture "behavior" of Entity "axi_pcie_msi_irq"
COMP96 Compile Entity "axi_pcie"
COMP96 Compile Architecture "structure" of Entity "axi_pcie"
COMP96 WARNING COMP96_0196: "Expression in the attribute specification must be locally static for this named entity." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd" 19020 65
COMP96 Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]
