#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Sep 15 16:20:37 2016
# Process ID: 2260
# Current directory: C:/Temp/inf3995-02/tp2_cle/adv7511_zed.runs/synth_1
# Command line: vivado.exe -log system_top.vds -mode batch -messageDb vivado.pb -notrace -source system_top.tcl
# Log file: C:/Temp/inf3995-02/tp2_cle/adv7511_zed.runs/synth_1/system_top.vds
# Journal file: C:/Temp/inf3995-02/tp2_cle/adv7511_zed.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Temp/inf3995-02/tp2_cle/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Logiciels/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_sys_ps7_0' generated file not found 'c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/system_sys_ps7_0.hwdef'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_sys_ps7_0' generated file not found 'c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/ps7_init.html'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_xbar_0' generated file not found 'c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_0_header.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_axi_hdmi_dma_0' generated file not found 'c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_6_axis_infrastructure_v1_0_axis_infrastructure.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_auto_pc_0' generated file not found 'c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_0_header.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_auto_pc_1' generated file not found 'c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_0_header.vh'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 308.266 ; gain = 100.578
Command: synth_design -top system_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.08' and will expire in -15 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
ERROR: [Runs 36-287] File does not exist or is not accessible:'c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_0_header.vh'
ERROR: [Runs 36-287] File does not exist or is not accessible:'c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/verilog/axi_vdma_v6_2_6_axis_infrastructure_v1_0_axis_infrastructure.vh'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
ERROR: [Synth 8-1766] cannot open include file axi_infrastructure_v1_1_0_header.vh [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:142]
ERROR: [Synth 8-1031] G_AXI_AWADDR_INDEX is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:157]
ERROR: [Synth 8-1031] G_AXI_AWADDR_WIDTH is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:157]
ERROR: [Synth 8-1031] G_AXI_AWPROT_INDEX is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:158]
ERROR: [Synth 8-1031] G_AXI_AWPROT_WIDTH is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:158]
ERROR: [Synth 8-1031] G_AXI_WDATA_INDEX is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:160]
ERROR: [Synth 8-1031] G_AXI_WDATA_WIDTH is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:160]
ERROR: [Synth 8-1031] G_AXI_WSTRB_INDEX is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:161]
ERROR: [Synth 8-1031] G_AXI_WSTRB_WIDTH is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:161]
ERROR: [Synth 8-1031] G_AXI_BRESP_INDEX is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:163]
ERROR: [Synth 8-1031] G_AXI_BRESP_WIDTH is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:163]
ERROR: [Synth 8-1031] G_AXI_ARADDR_INDEX is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:165]
ERROR: [Synth 8-1031] G_AXI_ARADDR_WIDTH is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:165]
ERROR: [Synth 8-1031] G_AXI_ARPROT_INDEX is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:166]
ERROR: [Synth 8-1031] G_AXI_ARPROT_WIDTH is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:166]
ERROR: [Synth 8-1031] G_AXI_RDATA_INDEX is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:168]
ERROR: [Synth 8-1031] G_AXI_RDATA_WIDTH is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:168]
ERROR: [Synth 8-1031] G_AXI_RRESP_INDEX is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:169]
ERROR: [Synth 8-1031] G_AXI_RRESP_WIDTH is not declared [c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:169]
Failed to read verilog 'c:/Temp/inf3995-02/tp2_cle/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v'
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 8 Warnings, 0 Critical Warnings and 22 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Sep 15 16:20:54 2016...
