#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr  5 14:14:38 2022
# Process ID: 9024
# Current directory: D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5416 D:\nanosat\CREME_DIGITAL\I2C\test_I2C_1\test_I2C_1.xpr
# Log file: D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/vivado.log
# Journal file: D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/CREME_DIGITAL/I2C/test_I2C_1' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.gen/sources_1', nor could it be found using path 'D:/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1109.711 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top I2C_PERIPHERAL [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_bit_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_bit_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_byte_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_byte_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_master_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_slave_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I2C_PERIPHERAL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/wishbone_master.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WISHBONE_MASTER'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling module xil_defaultlib.i2c_slave_model(I2C_ADR=7'b01000...
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_peripheral
Built simulation snapshot tb_I2C_PERIPHERAL_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/xsim.dir/tb_I2C_PERIPHERAL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  5 14:15:53 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1109.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1109.711 ; gain = 0.000
run 10ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling module xil_defaultlib.i2c_slave_model(I2C_ADR=7'b01000...
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_peripheral
Built simulation snapshot tb_I2C_PERIPHERAL_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/xsim.dir/tb_I2C_PERIPHERAL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  5 14:17:51 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1109.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG i2c_slave; stop condition detected at                 1000
WARNING: "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" Line 350: Timing violation in scope /tb_I2C_PERIPHERAL/simulateur_slave/TChk350_86 at time 1 ns $setup (posedge scl,posedge sda &&& scl,normal_tsu_sto) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1109.711 ; gain = 0.000
run 10ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10ms
DEBUG i2c_slave; stop condition detected at                 1000
WARNING: "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" Line 350: Timing violation in scope /tb_I2C_PERIPHERAL/simulateur_slave/TChk350_86 at time 1 ns $setup (posedge scl,posedge sda &&& scl,normal_tsu_sto) 
set_property top i2c_master_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/simulate.log"
save_wave_config {D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
set_property xsim.view D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_master_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj i2c_master_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_top_behav xil_defaultlib.i2c_master_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_top_behav xil_defaultlib.i2c_master_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/xsim.dir/i2c_master_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  5 14:26:07 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_master_top_behav -key {Behavioral:sim_1:Functional:i2c_master_top} -tclbatch {i2c_master_top.tcl} -view {D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
WARNING: Simulation object /tb_I2C_PERIPHERAL/sig_CLK was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL/sig_RESET_BAR was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL/sig_START was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL/sig_RD_WR was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL/sig_PORT_READ was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL/sig_PORT_WRITE_ADDR was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL/sig_PORT_WRITE_DATA was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL/sig_PORT_FREE was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL/sig_DATA_SIZE was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL/sig_SCL was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL/sig_SDA was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL/device_addr was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL/device_word_send was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL/evaluate_I2C_PERIPHERAL/etat was not found in the design.
WARNING: Simulation object /tb_I2C_PERIPHERAL/evaluate_I2C_PERIPHERAL/etat_futur was not found in the design.
source i2c_master_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_master_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1109.711 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_I2C_PERIPHERAL [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG i2c_slave; stop condition detected at                 1000
WARNING: "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" Line 350: Timing violation in scope /tb_I2C_PERIPHERAL/simulateur_slave/TChk350_86 at time 1 ns $setup (posedge scl,posedge sda &&& scl,normal_tsu_sto) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1773.551 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1773.551 ; gain = 0.000
run 10ms
DEBUG i2c_slave; stop condition detected at                 1000
WARNING: "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" Line 350: Timing violation in scope /tb_I2C_PERIPHERAL/simulateur_slave/TChk350_86 at time 1 ns $setup (posedge scl,posedge sda &&& scl,normal_tsu_sto) 
save_wave_config {D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I2C_PERIPHERAL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling module xil_defaultlib.i2c_slave_model(I2C_ADR=7'b01000...
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_peripheral
Built simulation snapshot tb_I2C_PERIPHERAL_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/xsim.dir/tb_I2C_PERIPHERAL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  5 14:39:05 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1773.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG i2c_slave; stop condition detected at                 1000
WARNING: "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" Line 350: Timing violation in scope /tb_I2C_PERIPHERAL/simulateur_slave/TChk350_86 at time 1 ns $setup (posedge scl,posedge sda &&& scl,normal_tsu_sto) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1773.551 ; gain = 0.000
run 10ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG i2c_slave; stop condition detected at                 1000
WARNING: "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" Line 350: Timing violation in scope /tb_I2C_PERIPHERAL/simulateur_slave/TChk350_86 at time 1 ns $setup (posedge scl,posedge sda &&& scl,normal_tsu_sto) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1773.551 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10ms
DEBUG i2c_slave; stop condition detected at                 1000
WARNING: "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" Line 350: Timing violation in scope /tb_I2C_PERIPHERAL/simulateur_slave/TChk350_86 at time 1 ns $setup (posedge scl,posedge sda &&& scl,normal_tsu_sto) 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10ms
DEBUG i2c_slave; stop condition detected at                 1000
WARNING: "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" Line 350: Timing violation in scope /tb_I2C_PERIPHERAL/simulateur_slave/TChk350_86 at time 1 ns $setup (posedge scl,posedge sda &&& scl,normal_tsu_sto) 
save_wave_config {D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling module xil_defaultlib.i2c_slave_model(I2C_ADR=7'b01000...
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_peripheral
Built simulation snapshot tb_I2C_PERIPHERAL_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/xsim.dir/tb_I2C_PERIPHERAL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  5 14:51:42 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1773.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1773.551 ; gain = 0.000
run 10ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I2C_PERIPHERAL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling module xil_defaultlib.i2c_slave_model(I2C_ADR=7'b01000...
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_peripheral
Built simulation snapshot tb_I2C_PERIPHERAL_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/xsim.dir/tb_I2C_PERIPHERAL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  5 14:54:47 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1773.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1773.551 ; gain = 0.000
run 1àms
ERROR: [#UNDEF] Time value 1à is not a valid number
run 10ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'I2C_PERIPHERAL'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling module xil_defaultlib.i2c_slave_model(I2C_ADR=7'b01000...
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_peripheral
Built simulation snapshot tb_I2C_PERIPHERAL_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/xsim.dir/tb_I2C_PERIPHERAL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  5 14:57:32 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1773.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1773.551 ; gain = 0.000
run 10ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_I2C_PERIPHERAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_I2C_PERIPHERAL_vlog.prj"
"xvhdl --incr --relax -prj tb_I2C_PERIPHERAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/testbench_I2C_PERIPHERAL.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_I2C_PERIPHERAL'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
"xelab -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 24c58750813845b8ae3c582db6a5e685 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_I2C_PERIPHERAL_behav xil_defaultlib.tb_I2C_PERIPHERAL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.i2c_master_top(ARST_LVL=1'b0)
Compiling architecture behavioral of entity xil_defaultlib.WISHBONE_MASTER [wishbone_master_default]
Compiling architecture behavioral of entity xil_defaultlib.I2C_PERIPHERAL [i2c_peripheral_default]
Compiling module xil_defaultlib.i2c_slave_model(I2C_ADR=7'b01000...
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_peripheral
Built simulation snapshot tb_I2C_PERIPHERAL_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim/xsim.dir/tb_I2C_PERIPHERAL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  5 14:59:36 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1773.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/test_I2C_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_I2C_PERIPHERAL_behav -key {Behavioral:sim_1:Functional:tb_I2C_PERIPHERAL} -tclbatch {tb_I2C_PERIPHERAL.tcl} -view {D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/tb_I2C_PERIPHERAL_behav.wcfg
source tb_I2C_PERIPHERAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
DEBUG i2c_slave; stop condition detected at                 1000
WARNING: "D:/nanosat/CREME_DIGITAL/I2C/test_I2C_1/sources/i2c_slave_model.v" Line 350: Timing violation in scope /tb_I2C_PERIPHERAL/simulateur_slave/TChk350_86 at time 1 ns $setup (posedge scl,posedge sda &&& scl,normal_tsu_sto) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_I2C_PERIPHERAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1773.551 ; gain = 0.000
run 10ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  5 15:11:31 2022...
