<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Dec 18 11:20:20 2014" VIVADOVERSION="2014.4">

  <SYSTEMINFO ARCH="zynq" BOARD="xilinx.com:zc702:part0:1.0" DEVICE="7z020" NAME="system_top_imp" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="IO" NAME="DDR_cas_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_cke" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ck_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ck_p" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_cs_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_reset_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_odt" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ras_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_we_n" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="2" NAME="DDR_ba" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="14" NAME="DDR_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dm" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="31" NAME="DDR_dq" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef"/>
    <PORT DIR="I" NAME="fmc_imageon_iic_sda_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="fmc_imageon_iic_sda_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="fmc_imageon_iic_sda_t" SIGIS="undef"/>
    <PORT DIR="I" NAME="fmc_imageon_iic_scl_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="fmc_imageon_iic_scl_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="fmc_imageon_iic_scl_t" SIGIS="undef"/>
    <PORT DIR="I" IRQID="91" NAME="hdmio_int_b" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="External_Ports_hdmio_int_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="148500000" DIR="I" NAME="fmc_imageon_hdmii_clk" SIGIS="clk" SIGNAME="External_Ports_fmc_imageon_hdmii_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fmc_hdmi_input_clock_mux_1" PORT="clk_in_2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmio_clk" SIGIS="undef" SIGNAME="hdmi_output_logicvc_1_pix_clk_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="pix_clk_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="fmc_imageon_iic_rst_b" RIGHT="0" SIGIS="undef" SIGNAME="emio_gpio_iic_rst_b_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="emio_gpio_iic_rst_b" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="148500000" DIR="I" NAME="si570_clk" SIGIS="clk" SIGNAME="External_Ports_si570_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fmc_hdmi_input_clock_mux_1" PORT="clk_in_1"/>
        <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="vclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hdmio_hsync" SIGIS="undef"/>
    <PORT DIR="O" NAME="hdmio_vsync" SIGIS="undef"/>
    <PORT DIR="O" LEFT="15" NAME="hdmio_data" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="hdmio_active_video" SIGIS="undef"/>
    <PORT DIR="I" LEFT="15" NAME="fmc_imageon_hdmii_data" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="fmc_imageon_hdmii_spdif" SIGIS="undef"/>
  </EXTERNALPORTS>

  <MODULES>
    <MODULE FULLNAME="/axi_interconnect_gp0" HWVERSION="2.1" INSTANCE="axi_interconnect_gp0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="7"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_axi_interconnect_gp0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M06_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="s_axi_CONTROL_BUS_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_1_M_AXI_GP0" NAME="S00_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_bready"/>
            <PORTMAP PHYSICAL="S00_AXI_rready"/>
            <PORTMAP PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_arid"/>
            <PORTMAP PHYSICAL="S00_AXI_awid"/>
            <PORTMAP PHYSICAL="S00_AXI_wid"/>
            <PORTMAP PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S00_AXI_arready"/>
            <PORTMAP PHYSICAL="S00_AXI_awready"/>
            <PORTMAP PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_wready"/>
            <PORTMAP PHYSICAL="S00_AXI_bid"/>
            <PORTMAP PHYSICAL="S00_AXI_rid"/>
            <PORTMAP PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_gp0_M00_AXI" NAME="M00_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP PHYSICAL="M00_AXI_arready"/>
            <PORTMAP PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M00_AXI_awready"/>
            <PORTMAP PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_bready"/>
            <PORTMAP PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP PHYSICAL="M00_AXI_rready"/>
            <PORTMAP PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP PHYSICAL="M00_AXI_wready"/>
            <PORTMAP PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_gp0_M01_AXI" NAME="M01_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP PHYSICAL="M01_AXI_arready"/>
            <PORTMAP PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M01_AXI_awready"/>
            <PORTMAP PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_bready"/>
            <PORTMAP PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP PHYSICAL="M01_AXI_rready"/>
            <PORTMAP PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP PHYSICAL="M01_AXI_wready"/>
            <PORTMAP PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_gp0_M02_AXI" NAME="M02_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP PHYSICAL="M02_AXI_arready"/>
            <PORTMAP PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M02_AXI_awready"/>
            <PORTMAP PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_bready"/>
            <PORTMAP PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP PHYSICAL="M02_AXI_rready"/>
            <PORTMAP PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP PHYSICAL="M02_AXI_wready"/>
            <PORTMAP PHYSICAL="M02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_gp0_M03_AXI" NAME="M03_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP PHYSICAL="M03_AXI_arready"/>
            <PORTMAP PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M03_AXI_awready"/>
            <PORTMAP PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_bready"/>
            <PORTMAP PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP PHYSICAL="M03_AXI_rready"/>
            <PORTMAP PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP PHYSICAL="M03_AXI_wready"/>
            <PORTMAP PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M03_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_gp0_M04_AXI" NAME="M04_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP PHYSICAL="M04_AXI_arready"/>
            <PORTMAP PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M04_AXI_awready"/>
            <PORTMAP PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_bready"/>
            <PORTMAP PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP PHYSICAL="M04_AXI_rready"/>
            <PORTMAP PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP PHYSICAL="M04_AXI_wready"/>
            <PORTMAP PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M04_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_gp0_M05_AXI" NAME="M05_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M05_AXI_arready"/>
            <PORTMAP PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_rready"/>
            <PORTMAP PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP PHYSICAL="M05_AXI_bready"/>
            <PORTMAP PHYSICAL="M05_AXI_awready"/>
            <PORTMAP PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_wready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_gp0_M06_AXI" NAME="M06_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_awready"/>
            <PORTMAP PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_wready"/>
            <PORTMAP PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_bready"/>
            <PORTMAP PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_arready"/>
            <PORTMAP PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_interconnect_hp0" HWVERSION="2.1" INSTANCE="axi_interconnect_hp0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="2"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_axi_interconnect_hp0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awaddr" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awlen" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awburst" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awsize" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awlock" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wdata" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awqos" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wstrb" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bresp" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awprot" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awcache" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="fmc_hdmi_input_axi_vdma_1_M_AXI_S2MM" NAME="S00_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP PHYSICAL="S00_AXI_awready"/>
            <PORTMAP PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_bready"/>
            <PORTMAP PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP PHYSICAL="S00_AXI_wready"/>
            <PORTMAP PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S00_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hp0_M00_AXI" NAME="M00_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M00_AXI_arready"/>
            <PORTMAP PHYSICAL="M00_AXI_awready"/>
            <PORTMAP PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_wready"/>
            <PORTMAP PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP PHYSICAL="M00_AXI_bid"/>
            <PORTMAP PHYSICAL="M00_AXI_rid"/>
            <PORTMAP PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_bready"/>
            <PORTMAP PHYSICAL="M00_AXI_rready"/>
            <PORTMAP PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP PHYSICAL="M00_AXI_arid"/>
            <PORTMAP PHYSICAL="M00_AXI_awid"/>
            <PORTMAP PHYSICAL="M00_AXI_wid"/>
            <PORTMAP PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP PHYSICAL="M00_AXI_wstrb"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_logicvc_1_m_axi" NAME="S01_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S01_AXI_arready"/>
            <PORTMAP PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP PHYSICAL="S01_AXI_bid"/>
            <PORTMAP PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP PHYSICAL="S01_AXI_awready"/>
            <PORTMAP PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S01_AXI_rid"/>
            <PORTMAP PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_rready"/>
            <PORTMAP PHYSICAL="S01_AXI_bready"/>
            <PORTMAP PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S01_AXI_awid"/>
            <PORTMAP PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP PHYSICAL="S01_AXI_wready"/>
            <PORTMAP PHYSICAL="S01_AXI_arid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_interconnect_hp2" HWVERSION="2.1" INSTANCE="axi_interconnect_hp2" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="2"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="2"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_axi_interconnect_hp2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_mm2s_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_mm2s_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_mm2s_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_mm2s_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_mm2s_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_mm2s_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_mm2s_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_mm2s_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_mm2s_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_mm2s_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_mm2s_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_mm2s_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_mm2s_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_axi_vdma_2_M_AXI_MM2S" NAME="S00_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP PHYSICAL="S00_AXI_arready"/>
            <PORTMAP PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP PHYSICAL="S00_AXI_rready"/>
            <PORTMAP PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hp2_M00_AXI" NAME="M00_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M00_AXI_arready"/>
            <PORTMAP PHYSICAL="M00_AXI_awready"/>
            <PORTMAP PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_wready"/>
            <PORTMAP PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP PHYSICAL="M00_AXI_bid"/>
            <PORTMAP PHYSICAL="M00_AXI_rid"/>
            <PORTMAP PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_bready"/>
            <PORTMAP PHYSICAL="M00_AXI_rready"/>
            <PORTMAP PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP PHYSICAL="M00_AXI_arid"/>
            <PORTMAP PHYSICAL="M00_AXI_awid"/>
            <PORTMAP PHYSICAL="M00_AXI_wid"/>
            <PORTMAP PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP PHYSICAL="M00_AXI_wstrb"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_axi_vdma_2_M_AXI_S2MM" NAME="S01_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP PHYSICAL="S01_AXI_awready"/>
            <PORTMAP PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_bready"/>
            <PORTMAP PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP PHYSICAL="S01_AXI_wready"/>
            <PORTMAP PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_perf_mon_1" HWVERSION="5.0" INSTANCE="axi_perf_mon_1" IPTYPE="MONITOR" IS_ENABLE="1" MODCLASS="MONITOR" MODTYPE="axi_perf_mon" VLNV="xilinx.com:ip:axi_perf_mon:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_perf_mon;v=v5_0;d=pg037_axi_perf_mon.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="system_top_axi_perf_mon_1_0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4LITE"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SUPPORT_ID_REFLECTION" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_ADVANCED" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_PROFILE" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_EN_WR_ADD_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_FIRST_WRITE_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_LAST_WRITE_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_RESPONSE_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_RD_ADD_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_FIRST_READ_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_LAST_READ_FLAG" VALUE="1"/>
        <PARAMETER NAME="C_EN_SW_REG_WR_FLAG" VALUE="0"/>
        <PARAMETER NAME="C_EN_EXT_EVENTS_FLAG" VALUE="0"/>
        <PARAMETER NAME="C_NUM_MONITOR_SLOTS" VALUE="3"/>
        <PARAMETER NAME="C_ENABLE_EVENT_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OF_COUNTERS" VALUE="4"/>
        <PARAMETER NAME="C_METRIC_COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_METRIC_COUNT_SCALE" VALUE="1"/>
        <PARAMETER NAME="C_GLOBAL_COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAVE_SAMPLED_METRIC_CNT" VALUE="1"/>
        <PARAMETER NAME="C_METRICS_SAMPLE_COUNT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI4LITE_CORE_CLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_0_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_SLOT_0_AXI_ID_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_SLOT_0_AXI_PROTOCOL" VALUE="AXI3"/>
        <PARAMETER NAME="C_SLOT_0_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_0_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_0_FIFO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_SLOT_1_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_1_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_1_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_1_AXI_PROTOCOL" VALUE="AXI3"/>
        <PARAMETER NAME="C_SLOT_1_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_1_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_1_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_1_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_1_FIFO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_SLOT_2_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_2_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_SLOT_2_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_2_AXI_PROTOCOL" VALUE="AXI3"/>
        <PARAMETER NAME="C_SLOT_2_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_2_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_2_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_2_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_2_FIFO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_SLOT_3_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_3_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_3_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_3_AXI_PROTOCOL" VALUE="AXI3"/>
        <PARAMETER NAME="C_SLOT_3_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_3_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_3_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_3_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_3_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_4_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_4_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_4_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_4_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_4_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_4_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_4_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_4_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_4_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_5_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_5_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_5_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_5_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_5_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_5_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_5_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_5_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_5_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_6_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_6_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_6_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_6_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_6_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_6_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_6_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_6_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_6_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_7_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_7_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_7_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_7_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_SLOT_7_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SLOT_7_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_7_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_7_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SLOT_7_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_REG_ALL_MONITOR_SIGNALS" VALUE="0"/>
        <PARAMETER NAME="C_EXT_EVENT0_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT1_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT2_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT3_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT4_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT5_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT6_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_EXT_EVENT7_FIFO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_EVENT_LOG" VALUE="0"/>
        <PARAMETER NAME="C_FIFO_AXIS_DEPTH" VALUE="32"/>
        <PARAMETER NAME="C_FIFO_AXIS_TDATA_WIDTH" VALUE="56"/>
        <PARAMETER NAME="C_AXIS_DWIDTH_ROUND_TO_32" VALUE="64"/>
        <PARAMETER NAME="C_FIFO_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_FIFO_AXIS_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_SHOW_AXI_IDS" VALUE="0"/>
        <PARAMETER NAME="C_SHOW_AXI_LEN" VALUE="0"/>
        <PARAMETER NAME="C_SHOW_AXIS_TID" VALUE="0"/>
        <PARAMETER NAME="C_SHOW_AXIS_TDEST" VALUE="0"/>
        <PARAMETER NAME="C_SHOW_AXIS_TUSER" VALUE="0"/>
        <PARAMETER NAME="ENABLE_EXT_EVENTS" VALUE="0"/>
        <PARAMETER NAME="COUNTER_LOAD_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_LOG_DATA_OFFLD" VALUE="0"/>
        <PARAMETER NAME="S_AXI_OFFLD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI4_BASEADDR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI4_HIGHADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_axi_perf_mon_1_0"/>
        <PARAMETER NAME="ENABLE_EXT_TRIGGERS" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="MONITOR"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MONITOR"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x400F0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x400FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="slot_0_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slot_0_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="slot_0_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="slot_0_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_0_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_0_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_0_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_0_axi_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_0_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_0_axi_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="slot_0_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="slot_0_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_0_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_0_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_0_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="slot_0_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_0_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_0_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_0_axi_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_0_axi_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_0_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_0_axi_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_arready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_0_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="slot_0_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_0_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_0_axi_rready" SIGIS="undef"/>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="slot_1_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slot_1_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="slot_1_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="slot_1_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_1_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_1_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_1_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_1_axi_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_1_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_1_axi_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="slot_1_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_1_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="slot_1_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_1_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="slot_1_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="slot_1_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_1_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_1_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_1_axi_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_1_axi_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_1_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_1_axi_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_arready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="slot_1_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="slot_1_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_1_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_1_axi_rready" SIGIS="undef"/>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="slot_2_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slot_2_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="slot_2_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="slot_2_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_2_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_2_axi_awlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_2_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_2_axi_awburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_2_axi_awcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_2_axi_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="slot_2_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="slot_2_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_wready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="slot_2_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_2_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="slot_2_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="slot_2_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_2_axi_arlen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_2_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_2_axi_arburst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="slot_2_axi_arcache" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="slot_2_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_2_axi_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_arready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="slot_2_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="slot_2_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slot_2_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="slot_2_axi_rready" SIGIS="undef"/>
        <PORT DIR="I" NAME="capture_event" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_event" SIGIS="undef"/>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="core_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="core_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="85" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_perf_mon_1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_gp0_M03_AXI" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hp0_M00_AXI" NAME="SLOT_0_AXI" TYPE="MONITOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="slot_0_axi_araddr"/>
            <PORTMAP PHYSICAL="slot_0_axi_arburst"/>
            <PORTMAP PHYSICAL="slot_0_axi_arcache"/>
            <PORTMAP PHYSICAL="slot_0_axi_arid"/>
            <PORTMAP PHYSICAL="slot_0_axi_arlen"/>
            <PORTMAP PHYSICAL="slot_0_axi_arlock"/>
            <PORTMAP PHYSICAL="slot_0_axi_arprot"/>
            <PORTMAP PHYSICAL="slot_0_axi_arready"/>
            <PORTMAP PHYSICAL="slot_0_axi_arsize"/>
            <PORTMAP PHYSICAL="slot_0_axi_arvalid"/>
            <PORTMAP PHYSICAL="slot_0_axi_awaddr"/>
            <PORTMAP PHYSICAL="slot_0_axi_awburst"/>
            <PORTMAP PHYSICAL="slot_0_axi_awcache"/>
            <PORTMAP PHYSICAL="slot_0_axi_awid"/>
            <PORTMAP PHYSICAL="slot_0_axi_awlen"/>
            <PORTMAP PHYSICAL="slot_0_axi_awlock"/>
            <PORTMAP PHYSICAL="slot_0_axi_awprot"/>
            <PORTMAP PHYSICAL="slot_0_axi_awready"/>
            <PORTMAP PHYSICAL="slot_0_axi_awsize"/>
            <PORTMAP PHYSICAL="slot_0_axi_awvalid"/>
            <PORTMAP PHYSICAL="slot_0_axi_bid"/>
            <PORTMAP PHYSICAL="slot_0_axi_bready"/>
            <PORTMAP PHYSICAL="slot_0_axi_bresp"/>
            <PORTMAP PHYSICAL="slot_0_axi_bvalid"/>
            <PORTMAP PHYSICAL="slot_0_axi_rdata"/>
            <PORTMAP PHYSICAL="slot_0_axi_rid"/>
            <PORTMAP PHYSICAL="slot_0_axi_rlast"/>
            <PORTMAP PHYSICAL="slot_0_axi_rready"/>
            <PORTMAP PHYSICAL="slot_0_axi_rresp"/>
            <PORTMAP PHYSICAL="slot_0_axi_rvalid"/>
            <PORTMAP PHYSICAL="slot_0_axi_wdata"/>
            <PORTMAP PHYSICAL="slot_0_axi_wlast"/>
            <PORTMAP PHYSICAL="slot_0_axi_wready"/>
            <PORTMAP PHYSICAL="slot_0_axi_wstrb"/>
            <PORTMAP PHYSICAL="slot_0_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SLOT_1_AXI" TYPE="MONITOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="slot_1_axi_araddr"/>
            <PORTMAP PHYSICAL="slot_1_axi_arburst"/>
            <PORTMAP PHYSICAL="slot_1_axi_arcache"/>
            <PORTMAP PHYSICAL="slot_1_axi_arid"/>
            <PORTMAP PHYSICAL="slot_1_axi_arlen"/>
            <PORTMAP PHYSICAL="slot_1_axi_arlock"/>
            <PORTMAP PHYSICAL="slot_1_axi_arprot"/>
            <PORTMAP PHYSICAL="slot_1_axi_arready"/>
            <PORTMAP PHYSICAL="slot_1_axi_arsize"/>
            <PORTMAP PHYSICAL="slot_1_axi_arvalid"/>
            <PORTMAP PHYSICAL="slot_1_axi_awaddr"/>
            <PORTMAP PHYSICAL="slot_1_axi_awburst"/>
            <PORTMAP PHYSICAL="slot_1_axi_awcache"/>
            <PORTMAP PHYSICAL="slot_1_axi_awid"/>
            <PORTMAP PHYSICAL="slot_1_axi_awlen"/>
            <PORTMAP PHYSICAL="slot_1_axi_awlock"/>
            <PORTMAP PHYSICAL="slot_1_axi_awprot"/>
            <PORTMAP PHYSICAL="slot_1_axi_awready"/>
            <PORTMAP PHYSICAL="slot_1_axi_awsize"/>
            <PORTMAP PHYSICAL="slot_1_axi_awvalid"/>
            <PORTMAP PHYSICAL="slot_1_axi_bid"/>
            <PORTMAP PHYSICAL="slot_1_axi_bready"/>
            <PORTMAP PHYSICAL="slot_1_axi_bresp"/>
            <PORTMAP PHYSICAL="slot_1_axi_bvalid"/>
            <PORTMAP PHYSICAL="slot_1_axi_rdata"/>
            <PORTMAP PHYSICAL="slot_1_axi_rid"/>
            <PORTMAP PHYSICAL="slot_1_axi_rlast"/>
            <PORTMAP PHYSICAL="slot_1_axi_rready"/>
            <PORTMAP PHYSICAL="slot_1_axi_rresp"/>
            <PORTMAP PHYSICAL="slot_1_axi_rvalid"/>
            <PORTMAP PHYSICAL="slot_1_axi_wdata"/>
            <PORTMAP PHYSICAL="slot_1_axi_wlast"/>
            <PORTMAP PHYSICAL="slot_1_axi_wready"/>
            <PORTMAP PHYSICAL="slot_1_axi_wstrb"/>
            <PORTMAP PHYSICAL="slot_1_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hp2_M00_AXI" NAME="SLOT_2_AXI" TYPE="MONITOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="slot_2_axi_araddr"/>
            <PORTMAP PHYSICAL="slot_2_axi_arburst"/>
            <PORTMAP PHYSICAL="slot_2_axi_arcache"/>
            <PORTMAP PHYSICAL="slot_2_axi_arid"/>
            <PORTMAP PHYSICAL="slot_2_axi_arlen"/>
            <PORTMAP PHYSICAL="slot_2_axi_arlock"/>
            <PORTMAP PHYSICAL="slot_2_axi_arprot"/>
            <PORTMAP PHYSICAL="slot_2_axi_arready"/>
            <PORTMAP PHYSICAL="slot_2_axi_arsize"/>
            <PORTMAP PHYSICAL="slot_2_axi_arvalid"/>
            <PORTMAP PHYSICAL="slot_2_axi_awaddr"/>
            <PORTMAP PHYSICAL="slot_2_axi_awburst"/>
            <PORTMAP PHYSICAL="slot_2_axi_awcache"/>
            <PORTMAP PHYSICAL="slot_2_axi_awid"/>
            <PORTMAP PHYSICAL="slot_2_axi_awlen"/>
            <PORTMAP PHYSICAL="slot_2_axi_awlock"/>
            <PORTMAP PHYSICAL="slot_2_axi_awprot"/>
            <PORTMAP PHYSICAL="slot_2_axi_awready"/>
            <PORTMAP PHYSICAL="slot_2_axi_awsize"/>
            <PORTMAP PHYSICAL="slot_2_axi_awvalid"/>
            <PORTMAP PHYSICAL="slot_2_axi_bid"/>
            <PORTMAP PHYSICAL="slot_2_axi_bready"/>
            <PORTMAP PHYSICAL="slot_2_axi_bresp"/>
            <PORTMAP PHYSICAL="slot_2_axi_bvalid"/>
            <PORTMAP PHYSICAL="slot_2_axi_rdata"/>
            <PORTMAP PHYSICAL="slot_2_axi_rid"/>
            <PORTMAP PHYSICAL="slot_2_axi_rlast"/>
            <PORTMAP PHYSICAL="slot_2_axi_rready"/>
            <PORTMAP PHYSICAL="slot_2_axi_rresp"/>
            <PORTMAP PHYSICAL="slot_2_axi_rvalid"/>
            <PORTMAP PHYSICAL="slot_2_axi_wdata"/>
            <PORTMAP PHYSICAL="slot_2_axi_wlast"/>
            <PORTMAP PHYSICAL="slot_2_axi_wready"/>
            <PORTMAP PHYSICAL="slot_2_axi_wstrb"/>
            <PORTMAP PHYSICAL="slot_2_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/clk_wiz_1" HWVERSION="5.1" INSTANCE="clk_wiz_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_1;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="system_top_clk_wiz_1_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="0"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="1"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="CLK_OUT1____50.000______0.000______50.0______145.943_____94.994"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="CLK_OUT2___150.000______0.000______50.0______116.798_____94.994"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="150.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="150.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="10.500"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="21.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="7"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_clk_wiz_1_0"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="150.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="No_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="true"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="false"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="10.500"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="21.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="7"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="145.943"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="94.994"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="116.798"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="94.994"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="processing_system7_1_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axi_lite_aclk"/>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axi_lite_aclk"/>
            <CONNECTION INSTANCE="processing_system7_1" PORT="M_AXI_GP0_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="S00_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="O" NAME="clk_out2" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="core_aclk"/>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="slot_0_axi_aclk"/>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="slot_1_axi_aclk"/>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="slot_2_axi_aclk"/>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="m_axi_s2mm_aclk"/>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_mm2s_aclk"/>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axi_s2mm_aclk"/>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axis_mm2s_aclk"/>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axis_s2mm_aclk"/>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="aclk"/>
            <CONNECTION INSTANCE="processing_axis_register_slice_1" PORT="aclk"/>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="ap_clk"/>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP0_ACLK"/>
            <CONNECTION INSTANCE="processing_system7_1" PORT="S_AXI_HP2_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="locked" SIGIS="undef" SIGNAME="clk_wiz_1_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/emio_gpio/iic_rst_b" HWVERSION="1.0" INSTANCE="emio_gpio_iic_rst_b" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_iic_rst_b_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_1_GPIO_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="GPIO_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="emio_gpio_iic_rst_b_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fmc_imageon_iic_rst_b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/emio_gpio/video_sel" HWVERSION="1.0" INSTANCE="emio_gpio_video_sel" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_video_sel_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_1_GPIO_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="GPIO_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="emio_gpio_video_sel_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_clock_mux_1" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/fmc_hdmi_input/axi_vdma_1" HWVERSION="6.2" INSTANCE="fmc_hdmi_input_axi_vdma_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vdma" VLNV="xilinx.com:ip:axi_vdma:6.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v6_2;d=pg020_axi_vdma.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_LITE_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_LITE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DLYTMR_RESOLUTION" VALUE="125"/>
        <PARAMETER NAME="C_PRMRY_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_VIDPRMTR_READS" VALUE="1"/>
        <PARAMETER NAME="C_DYNAMIC_RESOLUTION" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FSTORES" VALUE="1"/>
        <PARAMETER NAME="C_USE_FSYNC" VALUE="1"/>
        <PARAMETER NAME="C_USE_MM2S_FSYNC" VALUE="0"/>
        <PARAMETER NAME="C_USE_S2MM_FSYNC" VALUE="2"/>
        <PARAMETER NAME="C_FLUSH_ON_FSYNC" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_INTERNAL_GENLOCK" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_SG" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_SG_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_SG_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_MM2S" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_MODE" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_NUM_MASTERS" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_REPEAT_EN" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_SOF_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_DRE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_SF" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_LINEBUFFER_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_MM2S_LINEBUFFER_THRESH" VALUE="4"/>
        <PARAMETER NAME="C_MM2S_MAX_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_MM2S_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM2S_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TUSER_BITS" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_MODE" VALUE="2"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_NUM_MASTERS" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_REPEAT_EN" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_SOF_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_DRE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_SF" VALUE="0"/>
        <PARAMETER NAME="C_S2MM_LINEBUFFER_DEPTH" VALUE="4096"/>
        <PARAMETER NAME="C_S2MM_LINEBUFFER_THRESH" VALUE="4"/>
        <PARAMETER NAME="C_S2MM_MAX_BURST_LENGTH" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_S2MM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_S2MM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TUSER_BITS" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_ALL" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_3" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_4" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_5" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_6" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_7" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_8" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_9" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_10" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_11" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_12" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_13" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_14" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_15" VALUE="1"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_vdma"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_axi_vdma_1_0"/>
        <PARAMETER NAME="c_m_axi_mm2s_data_width" VALUE="64"/>
        <PARAMETER NAME="c_m_axis_mm2s_tdata_width" VALUE="32"/>
        <PARAMETER NAME="c_m_axi_s2mm_data_width" VALUE="32"/>
        <PARAMETER NAME="c_s_axis_s2mm_tdata_width" VALUE="16"/>
        <PARAMETER NAME="c_include_s2mm_dre" VALUE="0"/>
        <PARAMETER NAME="c_include_s2mm_sf" VALUE="0"/>
        <PARAMETER NAME="c_include_mm2s_sf" VALUE="0"/>
        <PARAMETER NAME="c_enable_vidprmtr_reads" VALUE="1"/>
        <PARAMETER NAME="c_num_fstores" VALUE="1"/>
        <PARAMETER NAME="c_use_fsync" VALUE="1"/>
        <PARAMETER NAME="c_use_mm2s_fsync" VALUE="0"/>
        <PARAMETER NAME="c_use_s2mm_fsync" VALUE="2"/>
        <PARAMETER NAME="c_mm2s_sof_enable" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_sof_enable" VALUE="1"/>
        <PARAMETER NAME="c_include_internal_genlock" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_genlock_mode" VALUE="0"/>
        <PARAMETER NAME="c_mm2s_genlock_num_masters" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_genlock_mode" VALUE="2"/>
        <PARAMETER NAME="c_s2mm_genlock_num_masters" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_linebuffer_depth" VALUE="512"/>
        <PARAMETER NAME="c_mm2s_linebuffer_thresh" VALUE="4"/>
        <PARAMETER NAME="c_s2mm_linebuffer_depth" VALUE="4096"/>
        <PARAMETER NAME="c_s2mm_linebuffer_thresh" VALUE="4"/>
        <PARAMETER NAME="c_include_mm2s" VALUE="0"/>
        <PARAMETER NAME="c_mm2s_max_burst_length" VALUE="8"/>
        <PARAMETER NAME="c_include_sg" VALUE="0"/>
        <PARAMETER NAME="c_dlytmr_resolution" VALUE="125"/>
        <PARAMETER NAME="c_prmry_is_aclk_async" VALUE="1"/>
        <PARAMETER NAME="c_dynamic_resolution" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_max_burst_length" VALUE="16"/>
        <PARAMETER NAME="c_include_s2mm" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_all" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_0" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_1" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_2" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_3" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_4" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_5" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_6" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_info_7" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_info_8" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_9" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_10" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_11" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_info_12" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_13" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_14" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_info_15" VALUE="1"/>
        <PARAMETER NAME="c_include_mm2s_dre" VALUE="0"/>
        <PARAMETER NAME="c_flush_on_fsync" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_genlock_repeat_en" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_genlock_repeat_en" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40090000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4009FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_lite_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="m_axi_s2mm_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_s2mm_aclk" SIGIS="clk" SIGNAME="fmc_hdmi_input_clock_mux_1_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_clock_mux_1" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_resetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_awready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_wready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_bready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_arready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_rready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s2mm_frame_ptr_in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="s2mm_frame_ptr_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s2mm_fsync_out" SIGIS="undef" SIGNAME="fmc_hdmi_input_axi_vdma_1_s2mm_fsync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="mm2s_fsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_s2mm_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_s2mm_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_s2mm_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_s2mm_tdata" RIGHT="0" SIGIS="undef" SIGNAME="fmc_hdmi_input_axi_vdma_1_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="m_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_s2mm_tkeep" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_s2mm_tuser" RIGHT="0" SIGIS="undef" SIGNAME="fmc_hdmi_input_axi_vdma_1_s_axis_s2mm_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="m_axis_video_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tvalid" SIGIS="undef" SIGNAME="fmc_hdmi_input_axi_vdma_1_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="m_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_s2mm_tready" SIGIS="undef" SIGNAME="fmc_hdmi_input_axi_vdma_1_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="m_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tlast" SIGIS="undef" SIGNAME="fmc_hdmi_input_axi_vdma_1_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="m_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="87" NAME="s2mm_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="fmc_hdmi_input_axi_vdma_1_s2mm_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_gp0_M01_AXI" NAME="S_AXI_LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP PHYSICAL="s_axi_lite_rresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP PHYSICAL="s_axi_lite_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fmc_hdmi_input_axi_vdma_1_M_AXI_S2MM" NAME="M_AXI_S2MM" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_s2mm_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awburst"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awcache"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awlen"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awprot"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awsize"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bresp"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wdata"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wlast"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fmc_hdmi_input_v_tpg_1_video_out" NAME="S_AXIS_S2MM" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_s2mm_tdata"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tkeep"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tlast"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tready"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tuser"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/fmc_hdmi_input/clock_mux_1" HWVERSION="1.0" INSTANCE="fmc_hdmi_input_clock_mux_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_mux" VLNV="xilinx.com:user:clock_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="system_top_clock_mux_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_in_1" SIGIS="undef" SIGNAME="External_Ports_si570_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="si570_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_in_2" SIGIS="undef" SIGNAME="External_Ports_fmc_imageon_hdmii_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fmc_imageon_hdmii_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_out" SIGIS="undef" SIGNAME="fmc_hdmi_input_clock_mux_1_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axis_s2mm_aclk"/>
            <CONNECTION INSTANCE="fmc_hdmi_input_fmc_imageon_hdmi_in_1" PORT="clk"/>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="clk"/>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="aclk"/>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_vid_in_axi4s_1" PORT="aclk"/>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_vid_in_axi4s_1" PORT="vid_io_in_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="emio_gpio_video_sel_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="emio_gpio_video_sel" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/fmc_hdmi_input/fmc_imageon_hdmi_in_1" HWVERSION="2.0" INSTANCE="fmc_hdmi_input_fmc_imageon_hdmi_in_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fmc_imageon_hdmi_in" VLNV="avnet:fmc_imageon:fmc_imageon_hdmi_in:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_fmc_imageon_hdmi_in_1_0"/>
        <PARAMETER NAME="C_DEBUG_PORT" VALUE="FALSE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="fmc_hdmi_input_clock_mux_1_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_clock_mux_1" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="io_hdmii_spdif" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="io_hdmii_video" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="audio_spdif" SIGIS="undef"/>
        <PORT DIR="O" NAME="video_vblank" SIGIS="undef" SIGNAME="fmc_hdmi_input_fmc_imageon_hdmi_in_1_video_vblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_vid_in_axi4s_1" PORT="vid_vblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="video_hblank" SIGIS="undef" SIGNAME="fmc_hdmi_input_fmc_imageon_hdmi_in_1_video_hblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_vid_in_axi4s_1" PORT="vid_hblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="video_de" SIGIS="undef" SIGNAME="fmc_hdmi_input_fmc_imageon_hdmi_in_1_video_de">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_vid_in_axi4s_1" PORT="vid_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="video_data" RIGHT="0" SIGIS="undef" SIGNAME="fmc_hdmi_input_fmc_imageon_hdmi_in_1_video_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_vid_in_axi4s_1" PORT="vid_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="fmc_hdmi_input_fmc_imageon_hdmi_in_1_VID_IO_OUT" NAME="VID_IO_OUT" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="video_hblank"/>
            <PORTMAP PHYSICAL="video_data"/>
            <PORTMAP PHYSICAL="video_vblank"/>
            <PORTMAP PHYSICAL="video_de"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_fmc_imageon_hdmii" NAME="IO_HDMII" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="io_hdmii_video"/>
            <PORTMAP PHYSICAL="io_hdmii_spdif"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/fmc_hdmi_input/v_tc_1" HWVERSION="6.1" INSTANCE="fmc_hdmi_input_v_tc_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_tc" VLNV="xilinx.com:ip:v_tc:6.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v6_1;d=pg016_v_tc.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_AXI4_LITE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INTC_IF" VALUE="0"/>
        <PARAMETER NAME="C_GEN_INTERLACED" VALUE="0"/>
        <PARAMETER NAME="C_GEN_HACTIVE_SIZE" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_VACTIVE_SIZE" VALUE="1080"/>
        <PARAMETER NAME="C_GEN_CPARITY" VALUE="0"/>
        <PARAMETER NAME="C_GEN_FIELDID_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VBLANK_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HBLANK_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VSYNC_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HSYNC_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_AVIDEO_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_ACHROMA_POLARITY" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_GEN_HFRAME_SIZE" VALUE="2200"/>
        <PARAMETER NAME="C_GEN_F0_VFRAME_SIZE" VALUE="1125"/>
        <PARAMETER NAME="C_GEN_F1_VFRAME_SIZE" VALUE="1125"/>
        <PARAMETER NAME="C_GEN_HSYNC_START" VALUE="2008"/>
        <PARAMETER NAME="C_GEN_HSYNC_END" VALUE="2052"/>
        <PARAMETER NAME="C_GEN_F0_VBLANK_HSTART" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F0_VBLANK_HEND" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_VSTART" VALUE="1083"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_VEND" VALUE="1088"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_HSTART" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F0_VSYNC_HEND" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F1_VBLANK_HSTART" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F1_VBLANK_HEND" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_VSTART" VALUE="1083"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_VEND" VALUE="1088"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_HSTART" VALUE="1920"/>
        <PARAMETER NAME="C_GEN_F1_VSYNC_HEND" VALUE="1920"/>
        <PARAMETER NAME="C_FSYNC_HSTART0" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART0" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART1" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART1" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART2" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART2" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART3" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART3" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART4" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART4" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART5" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART5" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART6" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART6" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART7" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART7" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART8" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART8" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART9" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART9" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART10" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART10" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART11" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART11" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART12" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART12" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART13" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART13" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART14" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART14" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_HSTART15" VALUE="0"/>
        <PARAMETER NAME="C_FSYNC_VSTART15" VALUE="0"/>
        <PARAMETER NAME="C_MAX_PIXELS" VALUE="4096"/>
        <PARAMETER NAME="C_MAX_LINES" VALUE="4096"/>
        <PARAMETER NAME="C_NUM_FSYNCS" VALUE="1"/>
        <PARAMETER NAME="C_INTERLACE_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_AUTO_SWITCH" VALUE="0"/>
        <PARAMETER NAME="C_DETECT_EN" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_EN" VALUE="0"/>
        <PARAMETER NAME="C_GENERATE_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_HSYNC_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_VSYNC_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_HBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_VBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_AVIDEO_EN" VALUE="1"/>
        <PARAMETER NAME="C_DET_ACHROMA_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_HSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VSYNC_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_HBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_VBLANK_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_AVIDEO_EN" VALUE="1"/>
        <PARAMETER NAME="C_GEN_ACHROMA_EN" VALUE="0"/>
        <PARAMETER NAME="C_GEN_FIELDID_EN" VALUE="0"/>
        <PARAMETER NAME="C_DET_FIELDID_EN" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_v_tc_1_0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="HAS_AXI4_LITE" VALUE="true"/>
        <PARAMETER NAME="HAS_INTC_IF" VALUE="false"/>
        <PARAMETER NAME="INTERLACE_EN" VALUE="false"/>
        <PARAMETER NAME="SYNC_EN" VALUE="false"/>
        <PARAMETER NAME="max_clocks_per_line" VALUE="4096"/>
        <PARAMETER NAME="max_lines_per_frame" VALUE="4096"/>
        <PARAMETER NAME="VIDEO_MODE" VALUE="1080p"/>
        <PARAMETER NAME="FSYNC_HSTART0" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART0" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART1" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART1" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART2" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART2" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART3" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART3" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART4" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART4" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART5" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART5" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART6" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART6" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART7" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART7" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART8" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART8" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART9" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART9" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART10" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART10" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART11" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART11" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART12" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART12" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART13" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART13" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART14" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART14" VALUE="0"/>
        <PARAMETER NAME="FSYNC_HSTART15" VALUE="0"/>
        <PARAMETER NAME="FSYNC_VSTART15" VALUE="0"/>
        <PARAMETER NAME="GEN_F0_VSYNC_VSTART" VALUE="1083"/>
        <PARAMETER NAME="GEN_F1_VSYNC_VSTART" VALUE="1083"/>
        <PARAMETER NAME="GEN_HACTIVE_SIZE" VALUE="1920"/>
        <PARAMETER NAME="GEN_HSYNC_END" VALUE="2052"/>
        <PARAMETER NAME="GEN_HFRAME_SIZE" VALUE="2200"/>
        <PARAMETER NAME="GEN_F0_VSYNC_HSTART" VALUE="1920"/>
        <PARAMETER NAME="GEN_F1_VSYNC_HSTART" VALUE="1920"/>
        <PARAMETER NAME="GEN_F0_VSYNC_HEND" VALUE="1920"/>
        <PARAMETER NAME="GEN_F1_VSYNC_HEND" VALUE="1920"/>
        <PARAMETER NAME="GEN_F0_VFRAME_SIZE" VALUE="1125"/>
        <PARAMETER NAME="GEN_F1_VFRAME_SIZE" VALUE="1125"/>
        <PARAMETER NAME="GEN_F0_VSYNC_VEND" VALUE="1088"/>
        <PARAMETER NAME="GEN_F1_VSYNC_VEND" VALUE="1088"/>
        <PARAMETER NAME="GEN_F0_VBLANK_HEND" VALUE="1920"/>
        <PARAMETER NAME="GEN_F1_VBLANK_HEND" VALUE="1920"/>
        <PARAMETER NAME="GEN_HSYNC_START" VALUE="2008"/>
        <PARAMETER NAME="GEN_VACTIVE_SIZE" VALUE="1080"/>
        <PARAMETER NAME="GEN_F0_VBLANK_HSTART" VALUE="1920"/>
        <PARAMETER NAME="GEN_F1_VBLANK_HSTART" VALUE="1920"/>
        <PARAMETER NAME="GEN_ACHROMA_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HSYNC_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_VSYNC_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_HBLANK_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_AVIDEO_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_VBLANK_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_FIELDID_POLARITY" VALUE="High"/>
        <PARAMETER NAME="GEN_INTERLACED" VALUE="false"/>
        <PARAMETER NAME="GEN_CPARITY" VALUE="0"/>
        <PARAMETER NAME="GEN_VIDEO_FORMAT" VALUE="RGB"/>
        <PARAMETER NAME="horizontal_sync_generation" VALUE="true"/>
        <PARAMETER NAME="enable_detection" VALUE="true"/>
        <PARAMETER NAME="vertical_blank_generation" VALUE="true"/>
        <PARAMETER NAME="GEN_FIELDID_EN" VALUE="false"/>
        <PARAMETER NAME="horizontal_blank_detection" VALUE="true"/>
        <PARAMETER NAME="active_chroma_detection" VALUE="false"/>
        <PARAMETER NAME="horizontal_sync_detection" VALUE="false"/>
        <PARAMETER NAME="enable_generation" VALUE="true"/>
        <PARAMETER NAME="auto_generation_mode" VALUE="false"/>
        <PARAMETER NAME="vertical_sync_generation" VALUE="true"/>
        <PARAMETER NAME="active_chroma_generation" VALUE="false"/>
        <PARAMETER NAME="DET_FIELDID_EN" VALUE="false"/>
        <PARAMETER NAME="vertical_blank_detection" VALUE="true"/>
        <PARAMETER NAME="active_video_generation" VALUE="true"/>
        <PARAMETER NAME="vertical_sync_detection" VALUE="false"/>
        <PARAMETER NAME="horizontal_blank_generation" VALUE="true"/>
        <PARAMETER NAME="active_video_detection" VALUE="true"/>
        <PARAMETER NAME="frame_syncs" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40070000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4007FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="fmc_hdmi_input_clock_mux_1_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_clock_mux_1" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clken" SIGIS="ce"/>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aclken" SIGIS="ce"/>
        <PORT DIR="I" NAME="det_clken" SIGIS="undef"/>
        <PORT DIR="I" NAME="gen_clken" SIGIS="undef"/>
        <PORT DIR="I" NAME="hblank_in" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tc_1_hblank_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_vid_in_axi4s_1" PORT="vtd_hblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vblank_in" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tc_1_vblank_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_vid_in_axi4s_1" PORT="vtd_vblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="active_video_in" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tc_1_active_video_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_vid_in_axi4s_1" PORT="vtd_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hsync_out" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tc_1_hsync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="hsync_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hblank_out" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tc_1_hblank_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="hblank_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vsync_out" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tc_1_vsync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="vsync_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vblank_out" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tc_1_vblank_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="vblank_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="active_video_out" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tc_1_active_video_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="active_video_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="resetn" SIGIS="rst"/>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst"/>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" NAME="fsync_in" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="fsync_out" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_gp0_M00_AXI" NAME="ctrl" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fmc_hdmi_input_v_vid_in_axi4s_1_vtiming_out" NAME="vtiming_in" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="active_video_in"/>
            <PORTMAP PHYSICAL="hblank_in"/>
            <PORTMAP PHYSICAL="vblank_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fmc_hdmi_input_v_tc_1_vtiming_out" NAME="vtiming_out" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="active_video_out"/>
            <PORTMAP PHYSICAL="hblank_out"/>
            <PORTMAP PHYSICAL="hsync_out"/>
            <PORTMAP PHYSICAL="vblank_out"/>
            <PORTMAP PHYSICAL="vsync_out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/fmc_hdmi_input/v_tpg_1" HWVERSION="6.0" INSTANCE="fmc_hdmi_input_v_tpg_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_tpg" VLNV="xilinx.com:ip:v_tpg:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tpg;v=v6_0;d=pg103-v-tpg.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_VIDEO_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_ACTIVE_ROWS" VALUE="1080"/>
        <PARAMETER NAME="C_ACTIVE_COLS" VALUE="1920"/>
        <PARAMETER NAME="C_PATTERN_CONTROL" VALUE="4106"/>
        <PARAMETER NAME="C_MOTION_SPEED" VALUE="0"/>
        <PARAMETER NAME="C_CROSS_HAIRS" VALUE="6553700"/>
        <PARAMETER NAME="C_ZPLATE_HOR_CONTROL" VALUE="30"/>
        <PARAMETER NAME="C_ZPLATE_VER_CONTROL" VALUE="1"/>
        <PARAMETER NAME="C_BOX_SIZE" VALUE="50"/>
        <PARAMETER NAME="C_BOX_COLOR" VALUE="0"/>
        <PARAMETER NAME="C_STUCK_PIXEL_THRESH" VALUE="0"/>
        <PARAMETER NAME="C_NOISE_GAIN" VALUE="0"/>
        <PARAMETER NAME="C_BAYER_PHASE" VALUE="4"/>
        <PARAMETER NAME="C_HAS_INTC_IF" VALUE="0"/>
        <PARAMETER NAME="C_HAS_AXI4_LITE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_VTIMING" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_v_tpg_1_0"/>
        <PARAMETER NAME="has_axi4_lite" VALUE="true"/>
        <PARAMETER NAME="has_axi4s_slave" VALUE="true"/>
        <PARAMETER NAME="has_intc_if" VALUE="false"/>
        <PARAMETER NAME="has_vtiming" VALUE="true"/>
        <PARAMETER NAME="data_width" VALUE="8"/>
        <PARAMETER NAME="pattern_control" VALUE="10"/>
        <PARAMETER NAME="active_cols" VALUE="1920"/>
        <PARAMETER NAME="active_rows" VALUE="1080"/>
        <PARAMETER NAME="s_video_format" VALUE="0"/>
        <PARAMETER NAME="m_video_format" VALUE="0"/>
        <PARAMETER NAME="bayer_phase" VALUE="4"/>
        <PARAMETER NAME="enable_motion" VALUE="true"/>
        <PARAMETER NAME="motion_speed" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x40080000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x4008FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="fmc_hdmi_input_clock_mux_1_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_clock_mux_1" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="ce"/>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst"/>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" LEFT="15" NAME="s_axis_video_tdata" RIGHT="0" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tpg_1_s_axis_video_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_vid_in_axi4s_1" PORT="m_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_video_tready" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tpg_1_s_axis_video_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_vid_in_axi4s_1" PORT="m_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tvalid" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tpg_1_s_axis_video_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_vid_in_axi4s_1" PORT="m_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tlast" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tpg_1_s_axis_video_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_vid_in_axi4s_1" PORT="m_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_video_tuser" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tpg_1_s_axis_video_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_vid_in_axi4s_1" PORT="m_axis_video_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_video_tdata" RIGHT="0" SIGIS="undef" SIGNAME="fmc_hdmi_input_axi_vdma_1_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axis_s2mm_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tvalid" SIGIS="undef" SIGNAME="fmc_hdmi_input_axi_vdma_1_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axis_s2mm_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_tready" SIGIS="undef" SIGNAME="fmc_hdmi_input_axi_vdma_1_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axis_s2mm_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tlast" SIGIS="undef" SIGNAME="fmc_hdmi_input_axi_vdma_1_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axis_s2mm_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tuser" SIGIS="undef" SIGNAME="fmc_hdmi_input_axi_vdma_1_s_axis_s2mm_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s_axis_s2mm_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aclken" SIGIS="ce"/>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst"/>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hsync_in" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tc_1_hsync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="hsync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hblank_in" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tc_1_hblank_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="hblank_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vsync_in" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tc_1_vsync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="vsync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vblank_in" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tc_1_vblank_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="vblank_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="active_video_in" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tc_1_active_video_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="active_video_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="fmc_hdmi_input_v_tc_1_vtiming_out" NAME="vtiming_in" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="active_video_in"/>
            <PORTMAP PHYSICAL="hblank_in"/>
            <PORTMAP PHYSICAL="hsync_in"/>
            <PORTMAP PHYSICAL="vblank_in"/>
            <PORTMAP PHYSICAL="vsync_in"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_gp0_M04_AXI" NAME="ctrl" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fmc_hdmi_input_v_tpg_1_video_out" NAME="video_out" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_video_tdata"/>
            <PORTMAP PHYSICAL="m_axis_video_tlast"/>
            <PORTMAP PHYSICAL="m_axis_video_tready"/>
            <PORTMAP PHYSICAL="m_axis_video_tuser"/>
            <PORTMAP PHYSICAL="m_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fmc_hdmi_input_v_vid_in_axi4s_1_video_out" NAME="video_in" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_video_tdata"/>
            <PORTMAP PHYSICAL="s_axis_video_tlast"/>
            <PORTMAP PHYSICAL="s_axis_video_tready"/>
            <PORTMAP PHYSICAL="s_axis_video_tuser"/>
            <PORTMAP PHYSICAL="s_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/fmc_hdmi_input/v_vid_in_axi4s_1" HWVERSION="3.0" INSTANCE="fmc_hdmi_input_v_vid_in_axi4s_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_vid_in_axi4s" VLNV="xilinx.com:ip:v_vid_in_axi4s:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_vid_in_axi4s;v=v3_0;d=pg043_v_vid_in_axi4s.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_M_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_FORMAT" VALUE="0"/>
        <PARAMETER NAME="VID_IN_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="RAM_ADDR_BITS" VALUE="10"/>
        <PARAMETER NAME="HYSTERESIS_LEVEL" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_v_vid_in_axi4s_1_0"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_MAX_TDATASMPLS_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="vid_io_in_clk" SIGIS="clk" SIGNAME="fmc_hdmi_input_clock_mux_1_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_clock_mux_1" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="vid_io_in_ce" SIGIS="ce"/>
        <PORT DIR="I" NAME="vid_active_video" SIGIS="undef" SIGNAME="fmc_hdmi_input_fmc_imageon_hdmi_in_1_video_de">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_fmc_imageon_hdmi_in_1" PORT="video_de"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_vblank" SIGIS="undef" SIGNAME="fmc_hdmi_input_fmc_imageon_hdmi_in_1_video_vblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_fmc_imageon_hdmi_in_1" PORT="video_vblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_hblank" SIGIS="undef" SIGNAME="fmc_hdmi_input_fmc_imageon_hdmi_in_1_video_hblank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_fmc_imageon_hdmi_in_1" PORT="video_hblank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_vsync" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_hsync" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_field_id" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="vid_data" RIGHT="0" SIGIS="undef" SIGNAME="fmc_hdmi_input_fmc_imageon_hdmi_in_1_video_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_fmc_imageon_hdmi_in_1" PORT="video_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="fmc_hdmi_input_clock_mux_1_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_clock_mux_1" PORT="clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="ce"/>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst"/>
        <PORT DIR="O" LEFT="15" NAME="m_axis_video_tdata" RIGHT="0" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tpg_1_s_axis_video_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axis_video_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tvalid" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tpg_1_s_axis_video_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axis_video_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_tready" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tpg_1_s_axis_video_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axis_video_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tuser" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tpg_1_s_axis_video_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axis_video_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_tlast" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tpg_1_s_axis_video_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tpg_1" PORT="s_axis_video_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fid" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_active_video" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tc_1_active_video_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="active_video_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vtd_vblank" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tc_1_vblank_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="vblank_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vtd_hblank" SIGIS="undef" SIGNAME="fmc_hdmi_input_v_tc_1_hblank_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_v_tc_1" PORT="hblank_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vtd_vsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_hsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_field_id" SIGIS="undef"/>
        <PORT DIR="O" NAME="wr_error" SIGIS="undef"/>
        <PORT DIR="O" NAME="empty" SIGIS="undef"/>
        <PORT DIR="I" NAME="axis_enable" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="fmc_hdmi_input_v_vid_in_axi4s_1_video_out" NAME="video_out" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_video_tdata"/>
            <PORTMAP PHYSICAL="m_axis_video_tlast"/>
            <PORTMAP PHYSICAL="m_axis_video_tready"/>
            <PORTMAP PHYSICAL="m_axis_video_tuser"/>
            <PORTMAP PHYSICAL="m_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fmc_hdmi_input_v_vid_in_axi4s_1_vtiming_out" NAME="vtiming_out" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="vtd_active_video"/>
            <PORTMAP PHYSICAL="vtd_field_id"/>
            <PORTMAP PHYSICAL="vtd_hblank"/>
            <PORTMAP PHYSICAL="vtd_hsync"/>
            <PORTMAP PHYSICAL="vtd_vblank"/>
            <PORTMAP PHYSICAL="vtd_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="fmc_hdmi_input_fmc_imageon_hdmi_in_1_VID_IO_OUT" NAME="vid_io_in" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="vid_active_video"/>
            <PORTMAP PHYSICAL="vid_data"/>
            <PORTMAP PHYSICAL="vid_field_id"/>
            <PORTMAP PHYSICAL="vid_hblank"/>
            <PORTMAP PHYSICAL="vid_hsync"/>
            <PORTMAP PHYSICAL="vid_vblank"/>
            <PORTMAP PHYSICAL="vid_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/hdmi_output/logicvc_1" HWVERSION="4.1" INSTANCE="hdmi_output_logicvc_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="logicvc" VLNV="logicbricks.com:logicbricks:logicvc:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="/home/ckohn/platforms/zc702/xlnx/zc702_base_trd_2014.2/hardware/vivado/srcs/ip/logicvc_v4_1_2/doc/logiCVC-ML_hum_v4.1.2.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IP_LICENSE_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_IP_MAJOR_REVISION" VALUE="4"/>
        <PARAMETER NAME="C_IP_MINOR_REVISION" VALUE="1"/>
        <PARAMETER NAME="C_IP_PATCH_LEVEL" VALUE="2"/>
        <PARAMETER NAME="C_IP_LICENSE_CHECK" VALUE="1"/>
        <PARAMETER NAME="C_IP_TIME_BEFORE_BREAK" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_VMEM_INTERFACE" VALUE="2"/>
        <PARAMETER NAME="C_MEM_BURST" VALUE="4"/>
        <PARAMETER NAME="C_MEM_BYTE_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_MEM_LITTLE_ENDIAN" VALUE="1"/>
        <PARAMETER NAME="C_INCREASE_FIFO" VALUE="4"/>
        <PARAMETER NAME="C_MPLB_NUM_MASTERS" VALUE="8"/>
        <PARAMETER NAME="C_MPLB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_MPLB_DWIDTH" VALUE="64"/>
        <PARAMETER NAME="C_MPLB_PRIORITY" VALUE="3"/>
        <PARAMETER NAME="C_MPLB_SMALLEST_SLAVE" VALUE="32"/>
        <PARAMETER NAME="C_XMB_DATA_BUS_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_REGS_INTERFACE" VALUE="2"/>
        <PARAMETER NAME="C_READABLE_REGS" VALUE="1"/>
        <PARAMETER NAME="C_REG_BYTE_SWAP" VALUE="0"/>
        <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SPLB_NUM_MASTERS" VALUE="2"/>
        <PARAMETER NAME="C_SPLB_MID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_SPLB_AWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SPLB_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_SPLB_NATIVE_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PIXEL_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_USE_VCLK2" VALUE="1"/>
        <PARAMETER NAME="C_ROW_STRIDE" VALUE="2048"/>
        <PARAMETER NAME="C_XCOLOR" VALUE="0"/>
        <PARAMETER NAME="C_USE_SIZE_POSITION" VALUE="1"/>
        <PARAMETER NAME="C_DISPLAY_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_DISPLAY_COLOR_SPACE" VALUE="1"/>
        <PARAMETER NAME="C_LVDS_DATA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_VCLK_PERIOD" VALUE="25000"/>
        <PARAMETER NAME="C_NUM_OF_LAYERS" VALUE="3"/>
        <PARAMETER NAME="C_LAYER_0_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER_1_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LAYER_2_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER_3_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER_4_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER_0_DATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_LAYER_1_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_LAYER_2_DATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_LAYER_3_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_LAYER_4_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_LAYER_0_ALPHA_MODE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER_1_ALPHA_MODE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER_2_ALPHA_MODE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER_3_ALPHA_MODE" VALUE="0"/>
        <PARAMETER NAME="C_LAYER_4_ALPHA_MODE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BACKGROUND" VALUE="1"/>
        <PARAMETER NAME="C_USE_XTREME_DSP" VALUE="1"/>
        <PARAMETER NAME="C_USE_MULTIPLIER" VALUE="2"/>
        <PARAMETER NAME="C_LAYER_0_ADDR" VALUE="0x30000000"/>
        <PARAMETER NAME="C_LAYER_1_ADDR" VALUE="0x31950000"/>
        <PARAMETER NAME="C_LAYER_2_ADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_LAYER_3_ADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_LAYER_4_ADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_BUFFER_0_OFFSET" VALUE="1080"/>
        <PARAMETER NAME="C_BUFFER_1_OFFSET" VALUE="1080"/>
        <PARAMETER NAME="C_BUFFER_2_OFFSET" VALUE="1024"/>
        <PARAMETER NAME="C_BUFFER_3_OFFSET" VALUE="1024"/>
        <PARAMETER NAME="C_BUFFER_4_OFFSET" VALUE="1024"/>
        <PARAMETER NAME="C_USE_E_PARALLEL_INPUT" VALUE="0"/>
        <PARAMETER NAME="C_USE_E_VCLK_BUFGMUX" VALUE="0"/>
        <PARAMETER NAME="C_E_LAYER" VALUE="0"/>
        <PARAMETER NAME="C_E_DATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_DVI_CLK_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_THREE_STATE_CONTROL" VALUE="0"/>
        <PARAMETER NAME="C_USE_GPIO" VALUE="0"/>
        <PARAMETER NAME="C_USE_EXT_BUFFERING" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_logicvc_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_REGS_BASEADDR" VALUE="0x40030000"/>
        <PARAMETER NAME="C_REGS_HIGHADDR" VALUE="0x4003FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="proc_sys_reset_1_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="bus_struct_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vclk" SIGIS="undef" SIGNAME="External_Ports_si570_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="si570_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="M_AXI_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WLAST" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M_AXI_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M_AXI_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M_AXI_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RLAST" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_hp0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pix_clk_o" SIGIS="undef" SIGNAME="hdmi_output_logicvc_1_pix_clk_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmio_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pix_clk_n_o" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="d_pix_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="hsync_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="vsync_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="blank_o" SIGIS="undef"/>
        <PORT DIR="O" IRQID="86" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hdmi_output_logicvc_1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="hdmi_output_logicvc_1_m_axi" NAME="m_axi" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_BID"/>
            <PORTMAP PHYSICAL="M_AXI_RDATA"/>
            <PORTMAP PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_RID"/>
            <PORTMAP PHYSICAL="M_AXI_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_ARID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_gp0_M05_AXI" NAME="s_axi" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hdmi_output_logicvc_1_vid_io" NAME="vid_io" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="hsync_o"/>
            <PORTMAP PHYSICAL="vsync_o"/>
            <PORTMAP PHYSICAL="d_pix_o"/>
            <PORTMAP PHYSICAL="blank_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/proc_sys_reset_1" HWVERSION="5.0" INSTANCE="proc_sys_reset_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_proc_sys_reset_1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="processing_system7_1_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_1" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="clk_wiz_1_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_bus_struct_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="core_aresetn"/>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="slot_0_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="slot_1_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="slot_2_axi_aresetn"/>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="axi_resetn"/>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="axi_resetn"/>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="aresetn"/>
            <CONNECTION INSTANCE="processing_axis_register_slice_1" PORT="aresetn"/>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="ap_rst_n"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp0" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/processing/axi_vdma_2" HWVERSION="6.2" INSTANCE="processing_axi_vdma_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vdma" VLNV="xilinx.com:ip:axi_vdma:6.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v6_2;d=pg020_axi_vdma.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_LITE_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_LITE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DLYTMR_RESOLUTION" VALUE="125"/>
        <PARAMETER NAME="C_PRMRY_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_VIDPRMTR_READS" VALUE="1"/>
        <PARAMETER NAME="C_DYNAMIC_RESOLUTION" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FSTORES" VALUE="1"/>
        <PARAMETER NAME="C_USE_FSYNC" VALUE="1"/>
        <PARAMETER NAME="C_USE_MM2S_FSYNC" VALUE="1"/>
        <PARAMETER NAME="C_USE_S2MM_FSYNC" VALUE="2"/>
        <PARAMETER NAME="C_FLUSH_ON_FSYNC" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_INTERNAL_GENLOCK" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_SG" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_SG_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_SG_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_MM2S" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_MODE" VALUE="3"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_NUM_MASTERS" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_REPEAT_EN" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_SOF_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_DRE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_SF" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_LINEBUFFER_DEPTH" VALUE="4096"/>
        <PARAMETER NAME="C_MM2S_LINEBUFFER_THRESH" VALUE="4"/>
        <PARAMETER NAME="C_MM2S_MAX_BURST_LENGTH" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_MM2S_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM2S_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TUSER_BITS" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_MODE" VALUE="2"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_NUM_MASTERS" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_REPEAT_EN" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_SOF_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_DRE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_SF" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_LINEBUFFER_DEPTH" VALUE="4096"/>
        <PARAMETER NAME="C_S2MM_LINEBUFFER_THRESH" VALUE="4"/>
        <PARAMETER NAME="C_S2MM_MAX_BURST_LENGTH" VALUE="16"/>
        <PARAMETER NAME="C_M_AXI_S2MM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_S2MM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TUSER_BITS" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_ALL" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_3" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_4" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_5" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_6" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_7" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_8" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_9" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_10" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_11" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_12" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_13" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_14" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_15" VALUE="1"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_vdma"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_axi_vdma_2_0"/>
        <PARAMETER NAME="c_m_axi_mm2s_data_width" VALUE="32"/>
        <PARAMETER NAME="c_m_axis_mm2s_tdata_width" VALUE="16"/>
        <PARAMETER NAME="c_m_axi_s2mm_data_width" VALUE="32"/>
        <PARAMETER NAME="c_s_axis_s2mm_tdata_width" VALUE="16"/>
        <PARAMETER NAME="c_include_s2mm_dre" VALUE="0"/>
        <PARAMETER NAME="c_include_s2mm_sf" VALUE="1"/>
        <PARAMETER NAME="c_include_mm2s_sf" VALUE="0"/>
        <PARAMETER NAME="c_enable_vidprmtr_reads" VALUE="1"/>
        <PARAMETER NAME="c_num_fstores" VALUE="1"/>
        <PARAMETER NAME="c_use_fsync" VALUE="1"/>
        <PARAMETER NAME="c_use_mm2s_fsync" VALUE="1"/>
        <PARAMETER NAME="c_use_s2mm_fsync" VALUE="2"/>
        <PARAMETER NAME="c_mm2s_sof_enable" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_sof_enable" VALUE="1"/>
        <PARAMETER NAME="c_include_internal_genlock" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_genlock_mode" VALUE="3"/>
        <PARAMETER NAME="c_mm2s_genlock_num_masters" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_genlock_mode" VALUE="2"/>
        <PARAMETER NAME="c_s2mm_genlock_num_masters" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_linebuffer_depth" VALUE="4096"/>
        <PARAMETER NAME="c_mm2s_linebuffer_thresh" VALUE="4"/>
        <PARAMETER NAME="c_s2mm_linebuffer_depth" VALUE="4096"/>
        <PARAMETER NAME="c_s2mm_linebuffer_thresh" VALUE="4"/>
        <PARAMETER NAME="c_include_mm2s" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_max_burst_length" VALUE="16"/>
        <PARAMETER NAME="c_include_sg" VALUE="0"/>
        <PARAMETER NAME="c_dlytmr_resolution" VALUE="125"/>
        <PARAMETER NAME="c_prmry_is_aclk_async" VALUE="1"/>
        <PARAMETER NAME="c_dynamic_resolution" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_max_burst_length" VALUE="16"/>
        <PARAMETER NAME="c_include_s2mm" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_all" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_0" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_1" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_2" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_3" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_4" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_5" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_6" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_info_7" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_info_8" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_9" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_10" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_11" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_12" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_13" VALUE="0"/>
        <PARAMETER NAME="c_enable_debug_info_14" VALUE="1"/>
        <PARAMETER NAME="c_enable_debug_info_15" VALUE="1"/>
        <PARAMETER NAME="c_include_mm2s_dre" VALUE="0"/>
        <PARAMETER NAME="c_flush_on_fsync" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_genlock_repeat_en" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_genlock_repeat_en" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x400B0000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x400BFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="s_axi_lite_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="m_axi_mm2s_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="m_axis_mm2s_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="m_axi_s2mm_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="s_axis_s2mm_aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_resetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_awready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_wready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_bready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_arready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_rready" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mm2s_fsync" SIGIS="undef" SIGNAME="fmc_hdmi_input_axi_vdma_1_s2mm_fsync_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s2mm_fsync_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="mm2s_frame_ptr_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="s2mm_frame_ptr_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm2s_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm2s_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm2s_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm2s_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_arvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_arready" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_mm2s_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm2s_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rlast" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_rready" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_mm2s_tdata" RIGHT="0" SIGIS="undef" SIGNAME="processing_axi_vdma_2_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_1" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_mm2s_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="processing_axi_vdma_2_m_axis_mm2s_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_1" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_mm2s_tuser" RIGHT="0" SIGIS="undef" SIGNAME="processing_axi_vdma_2_m_axis_mm2s_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_1" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tvalid" SIGIS="undef" SIGNAME="processing_axi_vdma_2_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_1" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_mm2s_tready" SIGIS="undef" SIGNAME="processing_axi_vdma_2_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_1" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tlast" SIGIS="undef" SIGNAME="processing_axi_vdma_2_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_1" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_s2mm_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_s2mm_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_awready" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wlast" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_wready" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_s2mm_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_bvalid" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_bready" SIGIS="undef" SIGNAME="axi_interconnect_hp2_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_hp2" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_s2mm_tdata" RIGHT="0" SIGIS="undef" SIGNAME="processing_axi_vdma_2_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_s2mm_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="processing_axi_vdma_2_s_axis_s2mm_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_s2mm_tuser" RIGHT="0" SIGIS="undef" SIGNAME="processing_axi_vdma_2_s_axis_s2mm_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tvalid" SIGIS="undef" SIGNAME="processing_axi_vdma_2_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_s2mm_tready" SIGIS="undef" SIGNAME="processing_axi_vdma_2_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tlast" SIGIS="undef" SIGNAME="processing_axi_vdma_2_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="89" NAME="mm2s_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="processing_axi_vdma_2_mm2s_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="88" NAME="s2mm_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="processing_axi_vdma_2_s2mm_introut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_gp0_M02_AXI" NAME="S_AXI_LITE" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP PHYSICAL="s_axi_lite_rresp"/>
            <PORTMAP PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP PHYSICAL="s_axi_lite_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_axi_vdma_2_M_AXI_MM2S" NAME="M_AXI_MM2S" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_mm2s_araddr"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arburst"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arcache"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arlen"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arprot"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arready"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arsize"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_arvalid"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rdata"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rlast"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rready"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rresp"/>
            <PORTMAP PHYSICAL="m_axi_mm2s_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_axi_vdma_2_M_AXI_S2MM" NAME="M_AXI_S2MM" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axi_s2mm_awaddr"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awburst"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awcache"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awlen"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awprot"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awsize"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_awvalid"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bresp"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_bvalid"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wdata"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wlast"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wready"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wstrb"/>
            <PORTMAP PHYSICAL="m_axi_s2mm_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_axi_vdma_2_M_AXIS_MM2S" NAME="M_AXIS_MM2S" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_mm2s_tdata"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tkeep"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tlast"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tready"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tuser"/>
            <PORTMAP PHYSICAL="m_axis_mm2s_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_axis_register_slice_0_M_AXIS" NAME="S_AXIS_S2MM" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_s2mm_tdata"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tkeep"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tlast"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tready"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tuser"/>
            <PORTMAP PHYSICAL="s_axis_s2mm_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/processing/axis_register_slice_0" HWVERSION="1.1" INSTANCE="processing_axis_register_slice_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_register_slice" VLNV="xilinx.com:ip:axis_register_slice:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000011111111"/>
        <PARAMETER NAME="C_REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_axis_register_slice_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="video_out_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="video_out_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="video_out_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="video_out_TSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="video_out_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="video_out_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tid" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="video_out_TID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tdest" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="video_out_TDEST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="video_out_TUSER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="processing_axi_vdma_2_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axis_s2mm_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="processing_axi_vdma_2_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axis_s2mm_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="processing_axi_vdma_2_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axis_s2mm_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="processing_axi_vdma_2_s_axis_s2mm_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axis_s2mm_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="processing_axi_vdma_2_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axis_s2mm_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tdest" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="processing_axi_vdma_2_s_axis_s2mm_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s_axis_s2mm_tuser"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_image_filter_1_video_out" NAME="S_AXIS" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_tvalid"/>
            <PORTMAP PHYSICAL="s_axis_tready"/>
            <PORTMAP PHYSICAL="s_axis_tdata"/>
            <PORTMAP PHYSICAL="s_axis_tstrb"/>
            <PORTMAP PHYSICAL="s_axis_tkeep"/>
            <PORTMAP PHYSICAL="s_axis_tlast"/>
            <PORTMAP PHYSICAL="s_axis_tid"/>
            <PORTMAP PHYSICAL="s_axis_tdest"/>
            <PORTMAP PHYSICAL="s_axis_tuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_axis_register_slice_0_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_tvalid"/>
            <PORTMAP PHYSICAL="m_axis_tready"/>
            <PORTMAP PHYSICAL="m_axis_tdata"/>
            <PORTMAP PHYSICAL="m_axis_tstrb"/>
            <PORTMAP PHYSICAL="m_axis_tkeep"/>
            <PORTMAP PHYSICAL="m_axis_tlast"/>
            <PORTMAP PHYSICAL="m_axis_tid"/>
            <PORTMAP PHYSICAL="m_axis_tdest"/>
            <PORTMAP PHYSICAL="m_axis_tuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/processing/axis_register_slice_1" HWVERSION="1.1" INSTANCE="processing_axis_register_slice_1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_register_slice" VLNV="xilinx.com:ip:axis_register_slice:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000010011011"/>
        <PARAMETER NAME="C_REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="REG_CONFIG" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_axis_register_slice_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="processing_axi_vdma_2_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axis_mm2s_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="processing_axi_vdma_2_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axis_mm2s_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="processing_axi_vdma_2_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axis_mm2s_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="processing_axi_vdma_2_m_axis_mm2s_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axis_mm2s_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="processing_axi_vdma_2_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axis_mm2s_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="processing_axi_vdma_2_m_axis_mm2s_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="m_axis_mm2s_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="processing_axis_register_slice_1_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="video_in_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="processing_axis_register_slice_1_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="video_in_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_1_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="video_in_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axis_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_1_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="video_in_TKEEP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="processing_axis_register_slice_1_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="video_in_TLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tuser" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_1_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="video_in_TUSER"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_axi_vdma_2_M_AXIS_MM2S" NAME="S_AXIS" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_tvalid"/>
            <PORTMAP PHYSICAL="s_axis_tready"/>
            <PORTMAP PHYSICAL="s_axis_tdata"/>
            <PORTMAP PHYSICAL="s_axis_tkeep"/>
            <PORTMAP PHYSICAL="s_axis_tlast"/>
            <PORTMAP PHYSICAL="s_axis_tuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_axis_register_slice_1_M_AXIS" NAME="M_AXIS" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_tvalid"/>
            <PORTMAP PHYSICAL="m_axis_tready"/>
            <PORTMAP PHYSICAL="m_axis_tdata"/>
            <PORTMAP PHYSICAL="m_axis_tkeep"/>
            <PORTMAP PHYSICAL="m_axis_tlast"/>
            <PORTMAP PHYSICAL="m_axis_tuser"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/processing/image_filter_1" HWVERSION="1.0" INSTANCE="processing_image_filter_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="image_filter" VLNV="xilinx.com:hls:image_filter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_BUS_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BUS_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="system_top_image_filter_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BUS_BASEADDR" VALUE="0x400D0000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BUS_HIGHADDR" VALUE="0x400DFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="s_axi_CONTROL_BUS_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CONTROL_BUS_AWVALID" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CONTROL_BUS_AWREADY" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CONTROL_BUS_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CONTROL_BUS_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CONTROL_BUS_WVALID" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CONTROL_BUS_WREADY" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CONTROL_BUS_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CONTROL_BUS_BVALID" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CONTROL_BUS_BREADY" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_CONTROL_BUS_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CONTROL_BUS_ARVALID" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CONTROL_BUS_ARREADY" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CONTROL_BUS_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CONTROL_BUS_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CONTROL_BUS_RVALID" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CONTROL_BUS_RREADY" SIGIS="undef" SIGNAME="axi_interconnect_gp0_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_gp0" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="150000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_1_clk_out2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_out2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="proc_sys_reset_1_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="90" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="processing_image_filter_1_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="video_in_TVALID" SIGIS="undef" SIGNAME="processing_axis_register_slice_1_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_1" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="video_in_TREADY" SIGIS="undef" SIGNAME="processing_axis_register_slice_1_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_1" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="video_in_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_1_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_1" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="video_in_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_1_m_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_1" PORT="m_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="video_in_TSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="video_in_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_1_m_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_1" PORT="m_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="video_in_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_1_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_1" PORT="m_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="video_in_TID" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="video_in_TDEST" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="video_out_TVALID" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="video_out_TREADY" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="video_out_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="video_out_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="s_axis_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="video_out_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="s_axis_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="video_out_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="s_axis_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="video_out_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="video_out_TID" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="s_axis_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="video_out_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="processing_axis_register_slice_0_s_axis_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_axis_register_slice_0" PORT="s_axis_tdest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_gp0_M06_AXI" NAME="s_axi_CONTROL_BUS" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_AWADDR"/>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_AWVALID"/>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_AWREADY"/>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_WDATA"/>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_WSTRB"/>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_WVALID"/>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_WREADY"/>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_BRESP"/>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_BVALID"/>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_BREADY"/>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_ARADDR"/>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_ARVALID"/>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_ARREADY"/>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_RDATA"/>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_RRESP"/>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_RVALID"/>
            <PORTMAP PHYSICAL="s_axi_CONTROL_BUS_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_axis_register_slice_1_M_AXIS" NAME="video_in" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="video_in_TVALID"/>
            <PORTMAP PHYSICAL="video_in_TREADY"/>
            <PORTMAP PHYSICAL="video_in_TDATA"/>
            <PORTMAP PHYSICAL="video_in_TKEEP"/>
            <PORTMAP PHYSICAL="video_in_TSTRB"/>
            <PORTMAP PHYSICAL="video_in_TUSER"/>
            <PORTMAP PHYSICAL="video_in_TLAST"/>
            <PORTMAP PHYSICAL="video_in_TID"/>
            <PORTMAP PHYSICAL="video_in_TDEST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_image_filter_1_video_out" NAME="video_out" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="video_out_TVALID"/>
            <PORTMAP PHYSICAL="video_out_TREADY"/>
            <PORTMAP PHYSICAL="video_out_TDATA"/>
            <PORTMAP PHYSICAL="video_out_TKEEP"/>
            <PORTMAP PHYSICAL="video_out_TSTRB"/>
            <PORTMAP PHYSICAL="video_out_TUSER"/>
            <PORTMAP PHYSICAL="video_out_TLAST"/>
            <PORTMAP PHYSICAL="video_out_TID"/>
            <PORTMAP PHYSICAL="video_out_TDEST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_clockc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_clockc">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_MODEM" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_CRYSTAL_FREQ_HZ" VALUE="33333333"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_UART_CLK_FREQ_HZ" VALUE="50000000"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="CAN0" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="CAN0_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="CAN1" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="CAN1_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="222222222" DIR="O" NAME="CPU_3OR2X" SIGIS="CLK" SIGNAME="ps7_clockc_0_CPU_3OR2X">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="CPU_3OR2X"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="CPU_3OR2X"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="DMA" SIGIS="CLK" SIGNAME="ps7_clockc_0_DMA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="APB_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="FCLK0" SIGIS="CLK" SIGNAME="processing_system7_1_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="FCLK0"/>
            <CONNECTION INSTANCE="clk_wiz_1" PORT="clk_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="FCLK1" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="FCLK2" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="FCLK3" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="FCLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="O" NAME="GEM0" SIGIS="CLK" SIGNAME="ps7_clockc_0_GEM0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="GEM0_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_GEM0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="O" NAME="GEM1" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="GEM1_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="GPIO_APER" SIGIS="CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="I2C0_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_I2C0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="I2C1_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_I2C1_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="59" NAME="IRQ_UART0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_clockc_0_IRQ_UART0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_UART0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="LQSPI" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="REF_CLK"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="LQSPI_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="APER_CLK"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="PCAP" SIGIS="CLK" SIGNAME="ps7_clockc_0_PCAP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="REF_CLK"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="SDIO0" SIGIS="CLK" SIGNAME="ps7_clockc_0_SDIO0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="SDIO0_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_SDIO0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="SDIO1" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="SDIO1_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="SMC" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="SMC_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="SPI0" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="SPI0_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="SPI1" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="SPI1_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="SWDT" SIGIS="CLK" SIGNAME="ps7_clockc_0_SWDT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="33333333" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="UART0" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="UART0_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="UART1" SIGIS="CLK" SIGNAME="ps7_clockc_0_UART1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="UART1_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_UART1_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="USB0_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_USB0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="USB1_APER" SIGIS="CLK"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_uart_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_uart">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_MODEM" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE0001000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE0001FFF"/>
        <PARAMETER NAME="C_UART_CLK_FREQ_HZ" VALUE="50000000"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_UART1_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="UART1_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="82" NAME="IRQ_UART1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_uart_1_IRQ_UART1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_UART1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_UART1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="UART1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_pl310_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_pl310">
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F02000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F02FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_pmu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_pmu">
      <PARAMETERS>
        <PARAMETER NAME="C_PMU1_S_AXI_BASEADDR" VALUE="0xF8893000"/>
        <PARAMETER NAME="C_PMU1_S_AXI_HIGHADDR" VALUE="0xF8893FFF"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8891000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8891FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IRQID="37" NAME="IRQ_PMU0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_pmu_0_IRQ_PMU0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_PMU0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="38" NAME="IRQ_PMU1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_pmu_0_IRQ_PMU1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_PMU1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_qspi_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_qspi">
      <PARAMETERS>
        <PARAMETER NAME="C_FB_CLK" VALUE="1"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_QSPI_CLK_FREQ_HZ" VALUE="200000000"/>
        <PARAMETER NAME="C_QSPI_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE000D000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE000DFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="LQSPI_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="51" NAME="IRQ_QSPI" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_qspi_0_IRQ_QSPI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_QSPI"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="LQSPI"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_qspi_linear_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="MEMORY_CNTLR" MODTYPE="ps7_qspi_linear">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xFC000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xFCFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="LQSPI_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="LQSPI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="BUS" MODTYPE="ps7_axi_interconnect">
      <PARAMETERS/>
      <PORTS>
        <PORT DIR="I" NAME="M_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE NAME="M_AXI">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_WID"/>
            <PORTMAP PHYSICAL="M_AXI_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_ACLK"/>
            <PORTMAP PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_BID"/>
            <PORTMAP PHYSICAL="M_AXI_RID"/>
            <PORTMAP PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_1_M_AXI_GP0" NAME="M_AXI_GP0" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARESETN"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ACLK"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_BID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXI_GP1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARESETN"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ACLK"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_BID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE NAME="S_AXI_CTRL">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_CTRL_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_GP0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_GP0_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_GP1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_GP1_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hp0_M00_AXI" NAME="S_AXI_HP0" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_HP0_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_HP1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_HP1_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_hp2_M00_AXI" NAME="S_AXI_HP2" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_HP2_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_HP3" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_HP3_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="5.2" INSTANCE="ps7_cortexa9_0" IPTYPE="PROCESSOR" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PROCESSOR" MODTYPE="ps7_cortexa9">
      <PARAMETERS>
        <PARAMETER NAME="C_CPU_1X_CLK_FREQ_HZ" VALUE="111111115"/>
        <PARAMETER NAME="C_CPU_CLK_FREQ_HZ" VALUE="666666687"/>
        <PARAMETER NAME="D-CACHE-LINE-SIZE" VALUE="20"/>
        <PARAMETER NAME="D-CACHE-SIZE" VALUE="0x8000"/>
        <PARAMETER NAME="I-CACHE-LINE-SIZE" VALUE="20"/>
        <PARAMETER NAME="I-CACHE-SIZE" VALUE="0x8000"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="666666687" DIR="I" NAME="M_AXI_DP_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="M_AXI_DP" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_DP_ARESETN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ACLK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0002FFFF" INSTANCE="ps7_ram_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_REGS_BASEADDR" BASEVALUE="0x40030000" HIGHNAME="C_REGS_HIGHADDR" HIGHVALUE="0x4003FFFF" INSTANCE="hdmi_output_logicvc_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40070000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4007FFFF" INSTANCE="fmc_hdmi_input_v_tc_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40080000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4008FFFF" INSTANCE="fmc_hdmi_input_v_tpg_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40090000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4009FFFF" INSTANCE="fmc_hdmi_input_axi_vdma_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x400B0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x400BFFFF" INSTANCE="processing_axi_vdma_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BUS_BASEADDR" BASEVALUE="0x400D0000" HIGHNAME="C_S_AXI_CONTROL_BUS_HIGHADDR" HIGHVALUE="0x400DFFFF" INSTANCE="processing_image_filter_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x400F0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x400FFFFF" INSTANCE="axi_perf_mon_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0001000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0001FFF" INSTANCE="ps7_uart_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0002000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0002FFF" INSTANCE="ps7_usb_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0004000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0004FFF" INSTANCE="ps7_i2c_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0005000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0005FFF" INSTANCE="ps7_i2c_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000A000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000AFFF" INSTANCE="ps7_gpio_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000B000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000BFFF" INSTANCE="ps7_ethernet_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000D000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000DFFF" INSTANCE="ps7_qspi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0100FFF" INSTANCE="ps7_sd_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0200000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0200FFF" INSTANCE="ps7_iop_bus_config_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8000FFF" INSTANCE="ps7_slcr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8003000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8003FFF" INSTANCE="ps7_dma_s" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8004000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8004FFF" INSTANCE="ps7_dma_ns" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8006000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8006FFF" INSTANCE="ps7_ddrc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF80070FF" INSTANCE="ps7_dev_cfg_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007100" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8007120" INSTANCE="ps7_xadc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8008000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8008FFF" INSTANCE="ps7_afi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8009000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8009FFF" INSTANCE="ps7_afi_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800A000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800AFFF" INSTANCE="ps7_afi_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800B000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800BFFF" INSTANCE="ps7_afi_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800C000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800CFFF" INSTANCE="ps7_ocmc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8800000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF88FFFFF" INSTANCE="ps7_coresight_comp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8891000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8891FFF" INSTANCE="ps7_pmu_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_PMU1_S_AXI_BASEADDR" BASEVALUE="0xF8893000" HIGHNAME="C_PMU1_S_AXI_HIGHADDR" HIGHVALUE="0xF8893FFF" INSTANCE="ps7_pmu_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8900000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF89FFFFF" INSTANCE="ps7_gpv_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F000FC" INSTANCE="ps7_scuc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00100" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F001FF" INSTANCE="ps7_scugic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00200" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F002FF" INSTANCE="ps7_globaltimer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00600" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F0061F" INSTANCE="ps7_scutimer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00620" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F006FF" INSTANCE="ps7_scuwdt_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F01000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F01FFF" INSTANCE="ps7_intc_dist_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_PPI_S_AXI_BASEADDR" BASEVALUE="0xF8F01000" HIGHNAME="C_PPI_S_AXI_HIGHADDR" HIGHVALUE="0xF8F01FFF" INSTANCE="ps7_scugic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F02000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F02FFF" INSTANCE="ps7_l2cachec_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F02000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F02FFF" INSTANCE="ps7_pl310_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFC000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFCFFFFFF" INSTANCE="ps7_qspi_linear_0" IS_DATA="FALSE" IS_INSTRUCTION="FALSE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFFFF0000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFFFFFDFF" INSTANCE="ps7_ram_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="hdmi_output_logicvc_1"/>
        <PERIPHERAL INSTANCE="fmc_hdmi_input_v_tc_1"/>
        <PERIPHERAL INSTANCE="fmc_hdmi_input_v_tpg_1"/>
        <PERIPHERAL INSTANCE="fmc_hdmi_input_axi_vdma_1"/>
        <PERIPHERAL INSTANCE="processing_axi_vdma_2"/>
        <PERIPHERAL INSTANCE="processing_image_filter_1"/>
        <PERIPHERAL INSTANCE="axi_perf_mon_1"/>
        <PERIPHERAL INSTANCE="ps7_uart_1"/>
        <PERIPHERAL INSTANCE="ps7_usb_0"/>
        <PERIPHERAL INSTANCE="ps7_i2c_0"/>
        <PERIPHERAL INSTANCE="ps7_i2c_1"/>
        <PERIPHERAL INSTANCE="ps7_gpio_0"/>
        <PERIPHERAL INSTANCE="ps7_ethernet_0"/>
        <PERIPHERAL INSTANCE="ps7_qspi_0"/>
        <PERIPHERAL INSTANCE="ps7_sd_0"/>
        <PERIPHERAL INSTANCE="ps7_iop_bus_config_0"/>
        <PERIPHERAL INSTANCE="ps7_slcr_0"/>
        <PERIPHERAL INSTANCE="ps7_dma_s"/>
        <PERIPHERAL INSTANCE="ps7_dma_ns"/>
        <PERIPHERAL INSTANCE="ps7_ddrc_0"/>
        <PERIPHERAL INSTANCE="ps7_dev_cfg_0"/>
        <PERIPHERAL INSTANCE="ps7_xadc_0"/>
        <PERIPHERAL INSTANCE="ps7_afi_0"/>
        <PERIPHERAL INSTANCE="ps7_afi_1"/>
        <PERIPHERAL INSTANCE="ps7_afi_2"/>
        <PERIPHERAL INSTANCE="ps7_afi_3"/>
        <PERIPHERAL INSTANCE="ps7_ocmc_0"/>
        <PERIPHERAL INSTANCE="ps7_coresight_comp_0"/>
        <PERIPHERAL INSTANCE="ps7_pmu_0"/>
        <PERIPHERAL INSTANCE="ps7_gpv_0"/>
        <PERIPHERAL INSTANCE="ps7_scuc_0"/>
        <PERIPHERAL INSTANCE="ps7_scugic_0"/>
        <PERIPHERAL INSTANCE="ps7_globaltimer_0"/>
        <PERIPHERAL INSTANCE="ps7_scutimer_0"/>
        <PERIPHERAL INSTANCE="ps7_scuwdt_0"/>
        <PERIPHERAL INSTANCE="ps7_intc_dist_0"/>
        <PERIPHERAL INSTANCE="ps7_l2cachec_0"/>
        <PERIPHERAL INSTANCE="ps7_pl310_0"/>
        <PERIPHERAL INSTANCE="ps7_qspi_linear_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_1"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE HWVERSION="5.2" INSTANCE="ps7_cortexa9_1" IPTYPE="PROCESSOR" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PROCESSOR" MODTYPE="ps7_cortexa9">
      <PARAMETERS>
        <PARAMETER NAME="C_CPU_1X_CLK_FREQ_HZ" VALUE="111111115"/>
        <PARAMETER NAME="C_CPU_CLK_FREQ_HZ" VALUE="666666687"/>
        <PARAMETER NAME="D-CACHE-LINE-SIZE" VALUE="20"/>
        <PARAMETER NAME="D-CACHE-SIZE" VALUE="0x8000"/>
        <PARAMETER NAME="I-CACHE-LINE-SIZE" VALUE="20"/>
        <PARAMETER NAME="I-CACHE-SIZE" VALUE="0x8000"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="666666687" DIR="I" NAME="M_AXI_DP_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="M_AXI_DP" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_DP_ARESETN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ACLK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0002FFFF" INSTANCE="ps7_ram_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_REGS_BASEADDR" BASEVALUE="0x40030000" HIGHNAME="C_REGS_HIGHADDR" HIGHVALUE="0x4003FFFF" INSTANCE="hdmi_output_logicvc_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40070000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4007FFFF" INSTANCE="fmc_hdmi_input_v_tc_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40080000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4008FFFF" INSTANCE="fmc_hdmi_input_v_tpg_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x40090000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x4009FFFF" INSTANCE="fmc_hdmi_input_axi_vdma_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x400B0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x400BFFFF" INSTANCE="processing_axi_vdma_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BUS_BASEADDR" BASEVALUE="0x400D0000" HIGHNAME="C_S_AXI_CONTROL_BUS_HIGHADDR" HIGHVALUE="0x400DFFFF" INSTANCE="processing_image_filter_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x400F0000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x400FFFFF" INSTANCE="axi_perf_mon_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0001000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0001FFF" INSTANCE="ps7_uart_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0002000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0002FFF" INSTANCE="ps7_usb_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0004000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0004FFF" INSTANCE="ps7_i2c_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0005000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0005FFF" INSTANCE="ps7_i2c_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000A000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000AFFF" INSTANCE="ps7_gpio_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000B000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000BFFF" INSTANCE="ps7_ethernet_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000D000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000DFFF" INSTANCE="ps7_qspi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0100FFF" INSTANCE="ps7_sd_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0200000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0200FFF" INSTANCE="ps7_iop_bus_config_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8000FFF" INSTANCE="ps7_slcr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8003000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8003FFF" INSTANCE="ps7_dma_s" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8004000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8004FFF" INSTANCE="ps7_dma_ns" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8006000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8006FFF" INSTANCE="ps7_ddrc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF80070FF" INSTANCE="ps7_dev_cfg_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007100" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8007120" INSTANCE="ps7_xadc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8008000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8008FFF" INSTANCE="ps7_afi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8009000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8009FFF" INSTANCE="ps7_afi_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800A000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800AFFF" INSTANCE="ps7_afi_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800B000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800BFFF" INSTANCE="ps7_afi_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800C000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800CFFF" INSTANCE="ps7_ocmc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8800000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF88FFFFF" INSTANCE="ps7_coresight_comp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8891000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8891FFF" INSTANCE="ps7_pmu_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_PMU1_S_AXI_BASEADDR" BASEVALUE="0xF8893000" HIGHNAME="C_PMU1_S_AXI_HIGHADDR" HIGHVALUE="0xF8893FFF" INSTANCE="ps7_pmu_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8900000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF89FFFFF" INSTANCE="ps7_gpv_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F000FC" INSTANCE="ps7_scuc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00100" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F001FF" INSTANCE="ps7_scugic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00200" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F002FF" INSTANCE="ps7_globaltimer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00600" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F0061F" INSTANCE="ps7_scutimer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00620" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F006FF" INSTANCE="ps7_scuwdt_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F01000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F01FFF" INSTANCE="ps7_intc_dist_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_PPI_S_AXI_BASEADDR" BASEVALUE="0xF8F01000" HIGHNAME="C_PPI_S_AXI_HIGHADDR" HIGHVALUE="0xF8F01FFF" INSTANCE="ps7_scugic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F02000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F02FFF" INSTANCE="ps7_l2cachec_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F02000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F02FFF" INSTANCE="ps7_pl310_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFC000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFCFFFFFF" INSTANCE="ps7_qspi_linear_0" IS_DATA="FALSE" IS_INSTRUCTION="FALSE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFFFF0000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFFFFFDFF" INSTANCE="ps7_ram_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="hdmi_output_logicvc_1"/>
        <PERIPHERAL INSTANCE="fmc_hdmi_input_v_tc_1"/>
        <PERIPHERAL INSTANCE="fmc_hdmi_input_v_tpg_1"/>
        <PERIPHERAL INSTANCE="fmc_hdmi_input_axi_vdma_1"/>
        <PERIPHERAL INSTANCE="processing_axi_vdma_2"/>
        <PERIPHERAL INSTANCE="processing_image_filter_1"/>
        <PERIPHERAL INSTANCE="axi_perf_mon_1"/>
        <PERIPHERAL INSTANCE="ps7_uart_1"/>
        <PERIPHERAL INSTANCE="ps7_usb_0"/>
        <PERIPHERAL INSTANCE="ps7_i2c_0"/>
        <PERIPHERAL INSTANCE="ps7_i2c_1"/>
        <PERIPHERAL INSTANCE="ps7_gpio_0"/>
        <PERIPHERAL INSTANCE="ps7_ethernet_0"/>
        <PERIPHERAL INSTANCE="ps7_qspi_0"/>
        <PERIPHERAL INSTANCE="ps7_sd_0"/>
        <PERIPHERAL INSTANCE="ps7_iop_bus_config_0"/>
        <PERIPHERAL INSTANCE="ps7_slcr_0"/>
        <PERIPHERAL INSTANCE="ps7_dma_s"/>
        <PERIPHERAL INSTANCE="ps7_dma_ns"/>
        <PERIPHERAL INSTANCE="ps7_ddrc_0"/>
        <PERIPHERAL INSTANCE="ps7_dev_cfg_0"/>
        <PERIPHERAL INSTANCE="ps7_xadc_0"/>
        <PERIPHERAL INSTANCE="ps7_afi_0"/>
        <PERIPHERAL INSTANCE="ps7_afi_1"/>
        <PERIPHERAL INSTANCE="ps7_afi_2"/>
        <PERIPHERAL INSTANCE="ps7_afi_3"/>
        <PERIPHERAL INSTANCE="ps7_ocmc_0"/>
        <PERIPHERAL INSTANCE="ps7_coresight_comp_0"/>
        <PERIPHERAL INSTANCE="ps7_pmu_0"/>
        <PERIPHERAL INSTANCE="ps7_gpv_0"/>
        <PERIPHERAL INSTANCE="ps7_scuc_0"/>
        <PERIPHERAL INSTANCE="ps7_scugic_0"/>
        <PERIPHERAL INSTANCE="ps7_globaltimer_0"/>
        <PERIPHERAL INSTANCE="ps7_scutimer_0"/>
        <PERIPHERAL INSTANCE="ps7_scuwdt_0"/>
        <PERIPHERAL INSTANCE="ps7_intc_dist_0"/>
        <PERIPHERAL INSTANCE="ps7_l2cachec_0"/>
        <PERIPHERAL INSTANCE="ps7_pl310_0"/>
        <PERIPHERAL INSTANCE="ps7_qspi_linear_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_1"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ddr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="MEMORY_CNTLR" MODTYPE="ps7_ddr">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x00100000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x3FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_HP0_BASEADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP0_HIGHADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP1_BASEADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP1_HIGHADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP2_BASEADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP2_HIGHADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP3_BASEADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP3_HIGHADDR" VALUE="0x0fffffff"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="533333374" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ethernet_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_ethernet">
      <PARAMETERS>
        <PARAMETER NAME="C_ENET_CLK_FREQ_HZ" VALUE="25000000"/>
        <PARAMETER NAME="C_ENET_RESET" VALUE="MIO 11"/>
        <PARAMETER NAME="C_ENET_SLCR_1000Mbps_DIV0" VALUE="8"/>
        <PARAMETER NAME="C_ENET_SLCR_1000Mbps_DIV1" VALUE="1"/>
        <PARAMETER NAME="C_ENET_SLCR_100Mbps_DIV0" VALUE="8"/>
        <PARAMETER NAME="C_ENET_SLCR_100Mbps_DIV1" VALUE="5"/>
        <PARAMETER NAME="C_ENET_SLCR_10Mbps_DIV0" VALUE="8"/>
        <PARAMETER NAME="C_ENET_SLCR_10Mbps_DIV1" VALUE="50"/>
        <PARAMETER NAME="C_ETH_MODE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MDIO" VALUE="1"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE000B000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE000BFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_GEM0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="GEM0_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ENET0_GMII_COL" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_CRS" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_RXD" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_RX_CLK" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_RX_DV" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_RX_ER" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_GMII_TXD" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_TX_CLK" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_GMII_TX_EN" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_GMII_TX_ER" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_MDIO_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_MDIO_MDC" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_MDIO_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_MDIO_T" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_DELAY_REQ_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_DELAY_REQ_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_REQ_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_REQ_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_RESP_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_RESP_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_SYNC_FRAME_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_SYNC_FRAME_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_SOF_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_SOF_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="54" NAME="IRQ_ENET0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ethernet_0_IRQ_ENET0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_ENET0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="55" NAME="IRQ_ENET_WAKE0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ethernet_0_IRQ_ENET_WAKE0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_ENET_WAKE0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_GEM0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="GEM0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GMII_ETHERNET_0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="ENET0_GMII_TX_EN"/>
            <PORTMAP PHYSICAL="ENET0_GMII_TX_ER"/>
            <PORTMAP PHYSICAL="ENET0_GMII_TXD"/>
            <PORTMAP PHYSICAL="ENET0_GMII_COL"/>
            <PORTMAP PHYSICAL="ENET0_GMII_CRS"/>
            <PORTMAP PHYSICAL="ENET0_GMII_RX_CLK"/>
            <PORTMAP PHYSICAL="ENET0_GMII_RX_DV"/>
            <PORTMAP PHYSICAL="ENET0_GMII_RX_ER"/>
            <PORTMAP PHYSICAL="ENET0_GMII_TX_CLK"/>
            <PORTMAP PHYSICAL="ENET0_GMII_RXD"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="MDIO_ETHERNET_0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="ENET0_MDIO_MDC"/>
            <PORTMAP PHYSICAL="ENET0_MDIO_O"/>
            <PORTMAP PHYSICAL="ENET0_MDIO_T"/>
            <PORTMAP PHYSICAL="ENET0_MDIO_I"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="PTP_ETHERNET_0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="ENET0_PTP_DELAY_REQ_TX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_DELAY_REQ_RX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_PDELAY_REQ_TX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_PDELAY_REQ_RX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_PDELAY_RESP_TX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_PDELAY_RESP_RX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_SYNC_FRAME_TX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_SYNC_FRAME_RX"/>
            <PORTMAP PHYSICAL="ENET0_SOF_TX"/>
            <PORTMAP PHYSICAL="ENET0_SOF_RX"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_usb_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_usb">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE0002000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE0002FFF"/>
        <PARAMETER NAME="C_USB_RESET" VALUE="MIO 7"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_USB0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="USB0_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="53" NAME="IRQ_USB0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_usb_0_IRQ_USB0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_USB0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_sd_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_sdio">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_CD" VALUE="1"/>
        <PARAMETER NAME="C_HAS_POWER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WP" VALUE="1"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_SDIO_CLK_FREQ_HZ" VALUE="50000000"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE0100000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE0100FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_SDIO0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="SDIO0_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="56" NAME="IRQ_SDIO0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_sd_0_IRQ_SDIO0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_SDIO0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_SDIO0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="SDIO0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_i2c_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_i2c">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_I2C_CLK_FREQ_HZ" VALUE="111111115"/>
        <PARAMETER NAME="C_I2C_RESET" VALUE="MIO 13"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE0004000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE0004FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_I2C0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="I2C0_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="57" NAME="IRQ_I2C0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_i2c_0_IRQ_I2C0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_I2C0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_i2c_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_i2c">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_INTERRUPT" VALUE="1"/>
        <PARAMETER NAME="C_I2C_CLK_FREQ_HZ" VALUE="111111115"/>
        <PARAMETER NAME="C_I2C_RESET"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE0005000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE0005FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_I2C1_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="I2C1_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="80" NAME="IRQ_I2C1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_i2c_1_IRQ_I2C1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_I2C1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_gpio_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_gpio">
      <PARAMETERS>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_MIO_GPIO_MASK" VALUE="0x5600"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE000A000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE000AFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_GPIO_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="GPIO_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="52" NAME="IRQ_GPIO" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_gpio_0_IRQ_GPIO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_GPIO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ddrc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_ddrc">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8006000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8006FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_dev_cfg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_dev_cfg">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8007000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF80070FF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="FCLK0" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="FCLK1" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="FCLK2" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="FCLK3" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_PCAP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="PCAP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_xadc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_xadc">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8007100"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8007120"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_PCAP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="PCAP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ocmc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_ocmc">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF800C000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF800CFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="35" NAME="IRQ_OCM" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ocmc_0_IRQ_OCM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_OCM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_coresight_comp_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_coresight_comp">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8800000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF88FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_gpv_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_gpv">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8900000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF89FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_scuc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_scuc">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F00000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F000FC"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_globaltimer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_globaltimer">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F00200"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F002FF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IRQID="27" NAME="IRQ_GLOBALTIMER" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_globaltimer_0_IRQ_GLOBALTIMER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_GLOBALTIMER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_intc_dist_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_intc_dist">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F01000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F01FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_l2cachec_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_l2cachec">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F02000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F02FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IRQID="34" NAME="IRQ_L2CHACE" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_l2cachec_0_IRQ_L2CHACE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_L2CHACE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_dma_s" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_dma">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8003000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8003FFF"/>
        <PARAMETER NAME="IS_SECURE" VALUE="TRUE"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="I" NAME="APB_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_DMA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="DMA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_iop_bus_config_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_iop_bus_config">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE0200000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE0200FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ram_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="MEMORY_CNTLR" MODTYPE="ps7_ram">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x0003FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ram_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="MEMORY_CNTLR" MODTYPE="ps7_ram">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xFFFC0000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xFFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_scugic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="INTERRUPT_CNTLR" MODTYPE="ps7_scugic">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_IRQ_F2P_MODE" VALUE="REVERSE"/>
        <PARAMETER NAME="C_PPI_S_AXI_BASEADDR" VALUE="0xF8F01000"/>
        <PARAMETER NAME="C_PPI_S_AXI_HIGHADDR" VALUE="0xF8F01FFF"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F00100"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F001FF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IRQID="28" NAME="Core0_nFIQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" IRQID="31" NAME="Core0_nIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" IRQID="28" NAME="Core1_nFIQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" IRQID="31" NAME="Core1_nIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" IRQID="54" NAME="IRQ_ENET0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ethernet_0_IRQ_ENET0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="IRQ_ENET0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="55" NAME="IRQ_ENET_WAKE0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ethernet_0_IRQ_ENET_WAKE0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="IRQ_ENET_WAKE0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="91:90:89:88:87:86:85:84:68:67:66:65:64:63:62:61" NAME="IRQ_F2P" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axi_perf_mon_1_interrupt &amp; hdmi_output_logicvc_1_interrupt &amp; fmc_hdmi_input_axi_vdma_1_s2mm_introut &amp; processing_axi_vdma_2_s2mm_introut &amp; processing_axi_vdma_2_mm2s_introut &amp; processing_image_filter_1_interrupt &amp; External_Ports_hdmio_int_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_perf_mon_1" PORT="interrupt"/>
            <CONNECTION INSTANCE="hdmi_output_logicvc_1" PORT="interrupt"/>
            <CONNECTION INSTANCE="fmc_hdmi_input_axi_vdma_1" PORT="s2mm_introut"/>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="s2mm_introut"/>
            <CONNECTION INSTANCE="processing_axi_vdma_2" PORT="mm2s_introut"/>
            <CONNECTION INSTANCE="processing_image_filter_1" PORT="interrupt"/>
            <CONNECTION INSTANCE="External_Ports" PORT="hdmio_int_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="27" NAME="IRQ_GLOBALTIMER" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_globaltimer_0_IRQ_GLOBALTIMER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="IRQ_GLOBALTIMER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="57" NAME="IRQ_I2C0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_i2c_0_IRQ_I2C0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="IRQ_I2C0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="80" NAME="IRQ_I2C1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_i2c_1_IRQ_I2C1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_i2c_1" PORT="IRQ_I2C1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="34" NAME="IRQ_L2CHACE" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_l2cachec_0_IRQ_L2CHACE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="IRQ_L2CHACE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="35" NAME="IRQ_OCM" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ocmc_0_IRQ_OCM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="IRQ_OCM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="37" NAME="IRQ_PMU0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_pmu_0_IRQ_PMU0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="IRQ_PMU0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="38" NAME="IRQ_PMU1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_pmu_0_IRQ_PMU1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="IRQ_PMU1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="51" NAME="IRQ_QSPI" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_qspi_0_IRQ_QSPI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="IRQ_QSPI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="29" NAME="IRQ_SCUTIMER" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_scutimer_0_IRQ_SCUTIMER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="IRQ_SCUTIMER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="30" NAME="IRQ_SCUWDT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_scuwdt_0_IRQ_SCUWDT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="IRQ_SCUWDT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="56" NAME="IRQ_SDIO0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_sd_0_IRQ_SDIO0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="IRQ_SDIO0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="82" NAME="IRQ_UART1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_uart_1_IRQ_UART1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="IRQ_UART1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="53" NAME="IRQ_USB0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_usb_0_IRQ_USB0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="IRQ_USB0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_scutimer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_scutimer">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F00600"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F0061F"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="222222222" DIR="I" NAME="CPU_3OR2X" SIGIS="CLK" SIGNAME="ps7_clockc_0_CPU_3OR2X">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="CPU_3OR2X"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="29" NAME="IRQ_SCUTIMER" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_scutimer_0_IRQ_SCUTIMER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_SCUTIMER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_scuwdt_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_scuwdt">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F00620"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F006FF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="111111115" DIR="O" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_scuwdt_0_APER_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="SWDT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="222222222" DIR="I" NAME="CPU_3OR2X" SIGIS="CLK" SIGNAME="ps7_clockc_0_CPU_3OR2X">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="CPU_3OR2X"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="30" NAME="IRQ_SCUWDT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_scuwdt_0_IRQ_SCUWDT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_SCUWDT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_slcr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_slcr">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_dma_ns" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_dma">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8004000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8004FFF"/>
        <PARAMETER NAME="IS_SECURE" VALUE="FALSE"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_afi_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_afi">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8008000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8008FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_afi_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_afi">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8009000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8009FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_afi_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_afi">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF800A000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF800AFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_afi_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_afi">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF800B000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF800BFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_m_axi_gp0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_m_axi_gp">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x7FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

  <REPOSITORIES>
    <REPOSITORY ABSPATH="/home/ckohn/platforms/zc702/xlnx/zc702_base_trd_2014.2/hardware/vivado/srcs/ip/xilinx_com_hls_image_filter_1_0" RELPATH="../../../../../../srcs/ip/xilinx_com_hls_image_filter_1_0"/>
  </REPOSITORIES>

</EDKSYSTEM>
