# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 3 6 6 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 3 3
BLOCK 4 0
BLOCK 4 1
BLOCK 4 3
# CONTEXT CPU 0 4
# CONTEXT CPU 1 4
CPU 4 2 2
# CONTEXT CPU 3 4
BLOCK 5 2
UNBLOCK 5 0
UNBLOCK 5 1
UNBLOCK 5 3
CPU 5 4 0
CPU 5 5 1
# CONTEXT CPU 2 5
CPU 5 6 3
UNBLOCK 6 2
CPU 6 4 0
CPU 6 5 1
CPU 6 7 2
CPU 6 6 3
CPU 7 4 0
# CONTEXT CPU 1 7
CPU 7 7 2
CPU 7 6 3
# CONTEXT CPU 0 8
CPU 8 8 1
CPU 8 7 2
CPU 8 6 3
BLOCK 9 8
CPU 9 9 0
# CONTEXT CPU 1 9
CPU 9 7 2
CPU 9 6 3
BLOCK 10 7
UNBLOCK 10 8
CPU 10 9 0
CPU 10 10 1
# CONTEXT CPU 2 10
# CONTEXT CPU 3 10
UNBLOCK 11 7
CPU 11 9 0
CPU 11 10 1
CPU 11 11 2
CPU 11 12 3
BLOCK 12 9
BLOCK 12 10
# CONTEXT CPU 0 12
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
CPU 12 12 3
BLOCK 13 12
UNBLOCK 13 9
UNBLOCK 13 10
CPU 13 13 0
CPU 13 14 1
# CONTEXT CPU 2 13
# CONTEXT CPU 3 13
BLOCK 14 14
UNBLOCK 14 12
CPU 14 13 0
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
UNBLOCK 15 14
CPU 15 13 0
# CONTEXT CPU 1 15
CPU 15 0 2
# CONTEXT CPU 3 15
BLOCK 16 13
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
CPU 16 0 2
CPU 16 1 3
UNBLOCK 17 13
# CONTEXT CPU 0 17
CPU 17 3 1
CPU 17 0 2
CPU 17 1 3
# CONTEXT CPU 0 18
CPU 18 3 1
CPU 18 0 2
CPU 18 1 3
CPU 19 2 0
CPU 19 3 1
CPU 19 0 2
CPU 19 1 3
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
CPU 20 0 2
CPU 20 1 3
EXIT 21 0 2
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
CPU 21 1 3
EXIT 22 1 3
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
# CONTEXT CPU 2 22
# CONTEXT CPU 3 22
CPU 23 5 0
CPU 23 4 1
# CONTEXT CPU 2 23
CPU 23 6 3
BLOCK 24 4
CPU 24 5 0
# CONTEXT CPU 1 24
CPU 24 8 2
CPU 24 6 3
UNBLOCK 25 4
CPU 25 5 0
# CONTEXT CPU 1 25
CPU 25 8 2
CPU 25 6 3
BLOCK 26 6
CPU 26 5 0
# CONTEXT CPU 1 26
CPU 26 8 2
# CONTEXT CPU 3 26
BLOCK 27 5
UNBLOCK 27 6
# CONTEXT CPU 0 27
CPU 27 7 1
CPU 27 8 2
# CONTEXT CPU 3 27
UNBLOCK 28 5
CPU 28 9 0
CPU 28 7 1
CPU 28 8 2
# CONTEXT CPU 3 28
CPU 29 9 0
CPU 29 7 1
CPU 29 8 2
CPU 29 11 3
# CONTEXT CPU 0 30
CPU 30 7 1
CPU 30 8 2
CPU 30 11 3
BLOCK 31 8
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
CPU 31 11 3
BLOCK 32 11
UNBLOCK 32 8
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
UNBLOCK 33 11
CPU 33 10 0
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
CPU 34 10 0
CPU 34 12 1
CPU 34 14 2
# CONTEXT CPU 3 34
BLOCK 35 10
BLOCK 35 14
# CONTEXT CPU 0 35
CPU 35 12 1
# CONTEXT CPU 2 35
CPU 35 13 3
BLOCK 36 12
BLOCK 36 13
UNBLOCK 36 10
UNBLOCK 36 14
CPU 36 2 0
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
UNBLOCK 37 12
UNBLOCK 37 13
CPU 37 2 0
CPU 37 4 1
# CONTEXT CPU 2 37
CPU 37 6 3
EXIT 38 6 3
CPU 38 2 0
CPU 38 4 1
CPU 38 3 2
# CONTEXT CPU 3 38
CPU 39 2 0
CPU 39 4 1
# CONTEXT CPU 2 39
# CONTEXT CPU 3 39
EXIT 40 2 0
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
# CONTEXT CPU 3 40
# CONTEXT CPU 0 41
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
CPU 41 5 3
# CONTEXT CPU 0 42
# CONTEXT CPU 1 42
CPU 42 9 2
CPU 42 5 3
CPU 43 7 0
CPU 43 8 1
CPU 43 9 2
CPU 43 5 3
EXIT 44 7 0
EXIT 44 8 1
BLOCK 44 9
EXIT 44 5 3
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
# CONTEXT CPU 3 44
UNBLOCK 45 9
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
CPU 45 14 2
# CONTEXT CPU 3 45
BLOCK 46 14
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
# CONTEXT CPU 3 46
UNBLOCK 47 14
CPU 47 11 0
CPU 47 10 1
# CONTEXT CPU 2 47
CPU 47 12 3
BLOCK 48 12
CPU 48 11 0
CPU 48 10 1
# CONTEXT CPU 2 48
# CONTEXT CPU 3 48
UNBLOCK 49 12
CPU 49 11 0
CPU 49 10 1
CPU 49 13 2
# CONTEXT CPU 3 49
BLOCK 50 13
CPU 50 11 0
CPU 50 10 1
# CONTEXT CPU 2 50
# CONTEXT CPU 3 50
BLOCK 51 11
UNBLOCK 51 13
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
CPU 51 3 3
UNBLOCK 52 11
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
CPU 52 3 3
EXIT 53 3 3
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
CPU 53 4 2
# CONTEXT CPU 3 53
CPU 54 9 0
CPU 54 14 1
CPU 54 4 2
CPU 54 12 3
BLOCK 55 14
EXIT 55 4 2
BLOCK 55 12
CPU 55 9 0
# CONTEXT CPU 1 55
# CONTEXT CPU 2 55
# CONTEXT CPU 3 55
EXIT 56 9 0
UNBLOCK 56 12
UNBLOCK 56 14
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
# CONTEXT CPU 2 56
# CONTEXT CPU 3 56
# CONTEXT CPU 0 57
# CONTEXT CPU 1 57
# CONTEXT CPU 2 57
# CONTEXT CPU 3 57
# CONTEXT CPU 0 58
CPU 58 13 1
CPU 58 10 2
CPU 58 11 3
EXIT 59 10 2
EXIT 59 11 3
CPU 59 12 0
CPU 59 13 1
# CONTEXT CPU 2 59
CPU 59 -1 3
CPU 60 12 0
CPU 60 13 1
# CONTEXT CPU 2 60
CPU 60 -1 3
BLOCK 61 13
CPU 61 12 0
CPU 61 -1 1
# CONTEXT CPU 2 61
CPU 61 -1 3
EXIT 62 12 0
UNBLOCK 62 13
# CONTEXT CPU 0 62
CPU 62 -1 1
CPU 62 14 2
CPU 62 -1 3
BLOCK 63 14
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
UNBLOCK 64 14
# CONTEXT CPU 0 64
# CONTEXT CPU 1 64
CPU 64 -1 2
CPU 64 -1 3
CPU 65 13 0
# CONTEXT CPU 1 65
CPU 65 -1 2
CPU 65 -1 3
EXIT 66 13 0
CPU 66 -1 0
# CONTEXT CPU 1 66
CPU 66 -1 2
CPU 66 -1 3
CPU 67 -1 0
CPU 67 14 1
CPU 67 -1 2
CPU 67 -1 3
BLOCK 68 14
CPU 68 -1 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
UNBLOCK 69 14
# CONTEXT CPU 0 69
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
# CONTEXT CPU 0 70
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
# CONTEXT CPU 0 71
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
CPU 72 14 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
BLOCK 73 14
CPU 73 -1 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
UNBLOCK 74 14
# CONTEXT CPU 0 74
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
CPU 75 14 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
BLOCK 76 14
CPU 76 -1 0
CPU 76 -1 1
CPU 76 -1 2
CPU 76 -1 3
UNBLOCK 77 14
# CONTEXT CPU 0 77
CPU 77 -1 1
CPU 77 -1 2
CPU 77 -1 3
CPU 78 14 0
CPU 78 -1 1
CPU 78 -1 2
CPU 78 -1 3
EXIT 79 14 0
CPU 79 -1 0
CPU 79 -1 1
CPU 79 -1 2
CPU 79 -1 3
