#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jan 17 14:33:28 2026
# Process ID: 3591440
# Current directory: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1
# Command line: vivado -log bd_7cf0_bs_switch_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_7cf0_bs_switch_1_0.tcl
# Log file: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.vds
# Journal file: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/vivado.jou
# Running On: cse-es62-02.cse.chalmers.se, OS: Linux, CPU Frequency: 800.000 MHz, CPU Physical cores: 16, Host memory: 66844 MB
#-----------------------------------------------------------
source bd_7cf0_bs_switch_1_0.tcl -notrace
INFO: Dispatch client connection id - 40537
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_krnl_proj_split_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_kernel_cmac_0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_kernel_networklayer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2023.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_7cf0_bs_switch_1_0
Command: synth_design -top bd_7cf0_bs_switch_1_0 -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3591605
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3142.406 ; gain = 390.711 ; free physical = 10506 ; free virtual = 43091
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d303/hdl/verilog/bs_switch_v1_0_3_bs_ext.vh:31]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d303/hdl/verilog/bs_switch_v1_0_3_bs_ext.vh:68]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d303/hdl/verilog/bs_switch_v1_0_3_bs_ext.vh:106]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d303/hdl/verilog/bs_switch_v1_0_3_bs_ext.vh:145]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d303/hdl/verilog/bs_switch_v1_0_3_bs_ext.vh:185]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d303/hdl/verilog/bs_switch_v1_0_3_bs_ext.vh:226]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d303/hdl/verilog/bs_switch_v1_0_3_bs_ext.vh:268]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d303/hdl/verilog/bs_switch_v1_0_3_bs_ext.vh:311]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d303/hdl/verilog/bs_switch_v1_0_3_bs_ext.vh:355]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d303/hdl/verilog/bs_switch_v1_0_3_bs_ext.vh:400]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d303/hdl/verilog/bs_switch_v1_0_3_bs_ext.vh:446]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d303/hdl/verilog/bs_switch_v1_0_3_bs_ext.vh:493]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d303/hdl/verilog/bs_switch_v1_0_3_bs_ext.vh:541]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d303/hdl/verilog/bs_switch_v1_0_3_bs_ext.vh:590]
INFO: [Synth 8-11241] undeclared symbol 'bscanid_en_int', assumed default net type 'wire' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/d303/hdl/verilog/bs_switch_v1_0_3_bs_ext.vh:640]
INFO: [Synth 8-6157] synthesizing module 'bd_7cf0_bs_switch_1_0' [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/synth/bd_7cf0_bs_switch_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_7cf0_bs_switch_1_0' (0#1) [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/synth/bd_7cf0_bs_switch_1_0.v:53]
WARNING: [Synth 8-7129] Port drck_1 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_1 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_1 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_1 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_1 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_1 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_1 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_1 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_1 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_1 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_1 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_2 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_2 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_2 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_2 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_2 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_2 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_2 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_2 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_2 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_2 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_2 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_3 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_3 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_3 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_3 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_3 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_3 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_3 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_3 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_3 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_3 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_3 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_4 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_4 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_4 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_4 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_4 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_4 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_4 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_4 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_4 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_4 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_4 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_5 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_5 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_5 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_5 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_5 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_5 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_5 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_5 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_5 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_5 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_5 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_6 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_6 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_6 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_6 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_6 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_6 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_6 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_6 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_6 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_6 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_6 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_7 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_7 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_7 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_7 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_7 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_7 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_7 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_7 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_7 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_7 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_7 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_8 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_8 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_8 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_8 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_8 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_8 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_8 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_8 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_8 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_8 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_8 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_9 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_9 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_9 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_9 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_9 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_9 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_9 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_9 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_9 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_9 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_9 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_10 in module bs_switch_v1_0_3_bs_switch is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3226.344 ; gain = 474.648 ; free physical = 10377 ; free virtual = 42963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3241.188 ; gain = 489.492 ; free physical = 10370 ; free virtual = 42955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3241.188 ; gain = 489.492 ; free physical = 10370 ; free virtual = 42956
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3241.188 ; gain = 0.000 ; free physical = 10370 ; free virtual = 42956
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/bd_7cf0_bs_switch_1_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/bd_7cf0_bs_switch_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'inst'
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_7cf0_bs_switch_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_7cf0_bs_switch_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3349.754 ; gain = 0.000 ; free physical = 10293 ; free virtual = 42878
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3349.789 ; gain = 0.000 ; free physical = 10288 ; free virtual = 42873
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3349.789 ; gain = 598.094 ; free physical = 10248 ; free virtual = 42833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3349.789 ; gain = 598.094 ; free physical = 10248 ; free virtual = 42833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3349.789 ; gain = 598.094 ; free physical = 10248 ; free virtual = 42833
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'id_state_reg' in module 'bs_switch_v1_0_3_core'
INFO: [Synth 8-6159] Found Keep on FSM register 'id_state_reg' in module 'bs_switch_v1_0_3_core', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3349.789 ; gain = 598.094 ; free physical = 10272 ; free virtual = 42857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3349.789 ; gain = 598.094 ; free physical = 10313 ; free virtual = 42898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3649.363 ; gain = 897.668 ; free physical = 10153 ; free virtual = 42742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3649.363 ; gain = 897.668 ; free physical = 10146 ; free virtual = 42734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3668.395 ; gain = 916.699 ; free physical = 10129 ; free virtual = 42717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3674.332 ; gain = 922.637 ; free physical = 10183 ; free virtual = 42772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3674.332 ; gain = 922.637 ; free physical = 10183 ; free virtual = 42772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3674.332 ; gain = 922.637 ; free physical = 10183 ; free virtual = 42772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3674.332 ; gain = 922.637 ; free physical = 10183 ; free virtual = 42772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3674.332 ; gain = 922.637 ; free physical = 10183 ; free virtual = 42772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3674.332 ; gain = 922.637 ; free physical = 10183 ; free virtual = 42772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     1|
|2     |LUT1   |     1|
|3     |LUT2   |    34|
|4     |LUT3   |    12|
|5     |LUT4   |    36|
|6     |LUT5   |    43|
|7     |LUT6   |    21|
|8     |FDRE   |   120|
|9     |FDSE   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3674.332 ; gain = 922.637 ; free physical = 10183 ; free virtual = 42772
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 193 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3674.332 ; gain = 814.035 ; free physical = 10182 ; free virtual = 42771
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3674.340 ; gain = 922.637 ; free physical = 10182 ; free virtual = 42771
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3682.332 ; gain = 0.000 ; free physical = 10464 ; free virtual = 43053
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3750.559 ; gain = 0.000 ; free physical = 10402 ; free virtual = 42991
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4423c25d
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3750.594 ; gain = 2350.586 ; free physical = 10402 ; free virtual = 42991
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3092.463; main = 2959.220; forked = 359.715
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4517.633; main = 3750.562; forked = 980.953
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3750.594 ; gain = 0.000 ; free physical = 10402 ; free virtual = 42991
INFO: [Common 17-1381] The checkpoint '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_7cf0_bs_switch_1_0, cache-ID = 5f143ce34030d156
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3750.594 ; gain = 0.000 ; free physical = 10379 ; free virtual = 42969
INFO: [Common 17-1381] The checkpoint '/home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_7cf0_bs_switch_1_0_utilization_synth.rpt -pb bd_7cf0_bs_switch_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 17 14:33:52 2026...
