$date
	Thu Mar 13 20:19:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d_flip_flop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#5000
1"
#10000
0"
1#
#15000
1!
1"
#20000
0"
0#
#25000
0!
1"
#30000
0"
1#
#35000
1!
1"
#40000
0"
#45000
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
