Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct  2 20:47:01 2023
| Host         : PHUMIPAT-C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nano_sc_system_control_sets_placed.rpt
| Design       : nano_sc_system
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |               Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------------------------------+------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG     | CPU/REGFILE/E[3]                         |                  |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG     | CPU/REGFILE/E[1]                         |                  |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG     | CPU/REGFILE/E[0]                         |                  |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG     | CPU/REGFILE/E[2]                         |                  |                1 |              4 |         4.00 |
|  DATAMEM/SSMD/cd/CLK |                                          |                  |                4 |             10 |         2.50 |
|  clock_IBUF_BUFG     |                                          |                  |               11 |             27 |         2.45 |
|  clock_IBUF_BUFG     | CPU/REGFILE/regs_reg_r1_0_31_6_11_i_7_0  |                  |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG     | CPU/REGFILE/reg_wr                       |                  |               11 |             88 |         8.00 |
|  clock_IBUF_BUFG     | CPU/REGFILE/mem_reg_0_255_0_0_i_14_1     |                  |               32 |            128 |         4.00 |
|  clock_IBUF_BUFG     | CPU/REGFILE/mem_reg_0_255_0_0_i_14_2     |                  |               32 |            128 |         4.00 |
|  clock_IBUF_BUFG     | CPU/REGFILE/mem_reg_0_255_0_0_i_14_0     |                  |               32 |            128 |         4.00 |
|  clock_IBUF_BUFG     | CPU/REGFILE/regs_reg_r1_0_31_6_11_i_10_2 |                  |               32 |            128 |         4.00 |
|  clock_IBUF_BUFG     | CPU/REGFILE/regs_reg_r1_0_31_6_11_i_7_1  |                  |               32 |            128 |         4.00 |
|  clock_IBUF_BUFG     | CPU/REGFILE/regs_reg_r1_0_31_6_11_i_10_1 |                  |               32 |            128 |         4.00 |
|  clock_IBUF_BUFG     | CPU/REGFILE/regs_reg_r1_0_31_6_11_i_10_0 |                  |               32 |            128 |         4.00 |
|  clock_IBUF_BUFG     | CPU/REGFILE/regs_reg_r1_0_31_6_11_i_8_0  |                  |               32 |            128 |         4.00 |
+----------------------+------------------------------------------+------------------+------------------+----------------+--------------+


