
------------------------------------- Proof -------------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={5,rS,rT,offset}                       Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= IMMU.Addr=>IAddrReg.In                                  Premise(F64)
	S6= PC.Out=>IMMU.IEA                                        Premise(F69)
	S7= IMMU.IEA=addr                                           Path(S4,S6)
	S8= CP0.ASID=>IMMU.PID                                      Premise(F70)
	S9= IMMU.PID=pid                                            Path(S3,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S9,S7)
	S11= IAddrReg.In={pid,addr}                                 Path(S10,S5)
	S12= CtrlPC=0                                               Premise(F111)
	S13= CtrlPCInc=0                                            Premise(F112)
	S14= PC[Out]=addr                                           PC-Hold(S1,S12,S13)
	S15= CtrlIAddrReg=1                                         Premise(F135)
	S16= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S11,S15)
	S17= CtrlIMem=0                                             Premise(F136)
	S18= IMem[{pid,addr}]={5,rS,rT,offset}                      IMem-Hold(S2,S17)
	S19= GPR[rS]=a                                              Premise(F143)
	S20= GPR[rT]=b                                              Premise(F144)

IMMU	S21= PC.Out=addr                                            PC-Out(S14)
	S22= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S16)
	S23= PC.Out=>ICache.IEA                                     Premise(F207)
	S24= ICache.IEA=addr                                        Path(S21,S23)
	S25= IMem.MEM8WordOut=>ICache.WData                         Premise(F209)
	S26= IAddrReg.Out=>IMem.RAddr                               Premise(F213)
	S27= IMem.RAddr={pid,addr}                                  Path(S22,S26)
	S28= IMem.Out={5,rS,rT,offset}                              IMem-Read(S27,S18)
	S29= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S27,S18)
	S30= ICache.WData=IMemGet8Word({pid,addr})                  Path(S29,S25)
	S31= IMem.Out=>IRMux.MemData                                Premise(F216)
	S32= IRMux.MemData={5,rS,rT,offset}                         Path(S28,S31)
	S33= IRMux.Out={5,rS,rT,offset}                             IRMux-Select2(S32)
	S34= IRMux.Out=>IR_ID.In                                    Premise(F222)
	S35= IR_ID.In={5,rS,rT,offset}                              Path(S33,S34)
	S36= CtrlICache=1                                           Premise(F263)
	S37= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S24,S30,S36)
	S38= CtrlIR_ID=1                                            Premise(F272)
	S39= [IR_ID]={5,rS,rT,offset}                               IR_ID-Write(S35,S38)
	S40= CtrlGPR=0                                              Premise(F276)
	S41= GPR[rS]=a                                              GPR-Hold(S19,S40)
	S42= GPR[rT]=b                                              GPR-Hold(S20,S40)

ID	S43= IR_ID.Out25_21=rS                                      IR-Out(S39)
	S44= IR_ID.Out20_16=rT                                      IR-Out(S39)
	S45= FU.OutID1=>A_EX.In                                     Premise(F289)
	S46= FU.OutID2=>B_EX.In                                     Premise(F291)
	S47= GPR.Rdata1=>FU.InID1                                   Premise(F340)
	S48= GPR.Rdata2=>FU.InID2                                   Premise(F342)
	S49= IR_ID.Out25_21=>GPR.RReg1                              Premise(F344)
	S50= GPR.RReg1=rS                                           Path(S43,S49)
	S51= GPR.Rdata1=a                                           GPR-Read(S50,S41)
	S52= FU.InID1=a                                             Path(S51,S47)
	S53= FU.OutID1=FU(a)                                        FU-Forward(S52)
	S54= A_EX.In=FU(a)                                          Path(S53,S45)
	S55= IR_ID.Out20_16=>GPR.RReg2                              Premise(F345)
	S56= GPR.RReg2=rT                                           Path(S44,S55)
	S57= GPR.Rdata2=b                                           GPR-Read(S56,S42)
	S58= FU.InID2=b                                             Path(S57,S48)
	S59= FU.OutID2=FU(b)                                        FU-Forward(S58)
	S60= B_EX.In=FU(b)                                          Path(S59,S46)
	S61= CtrlA_EX=1                                             Premise(F397)
	S62= [A_EX]=FU(a)                                           A_EX-Write(S54,S61)
	S63= CtrlB_EX=1                                             Premise(F400)
	S64= [B_EX]=FU(b)                                           B_EX-Write(S60,S63)
	S65= CtrlICache=0                                           Premise(F403)
	S66= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S37,S65)

EX	S67= A_EX.Out=FU(a)                                         A_EX-Out(S62)
	S68= B_EX.Out=FU(b)                                         B_EX-Out(S64)
	S69= A_EX.Out=>CMPU.A                                       Premise(F434)
	S70= CMPU.A=FU(a)                                           Path(S67,S69)
	S71= B_EX.Out=>CMPU.B                                       Premise(F435)
	S72= CMPU.B=FU(b)                                           Path(S68,S71)
	S73= CMPU.zero=CompareS(FU(a),FU(b))                        CMPU-CMPS(S70,S72)
	S74= CMPU.zero=>ConditionReg_MEM.In                         Premise(F470)
	S75= ConditionReg_MEM.In=CompareS(FU(a),FU(b))              Path(S73,S74)
	S76= CtrlICache=0                                           Premise(F546)
	S77= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S66,S76)
	S78= CtrlConditionReg_MEM=1                                 Premise(F548)
	S79= [ConditionReg_MEM]=CompareS(FU(a),FU(b))               ConditionReg_MEM-Write(S75,S78)

MEM	S80= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))             ConditionReg_MEM-Out(S79)
	S81= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F613)
	S82= ConditionReg_WB.In=CompareS(FU(a),FU(b))               Path(S80,S81)
	S83= CtrlICache=0                                           Premise(F687)
	S84= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S77,S83)
	S85= CtrlConditionReg_WB=1                                  Premise(F692)
	S86= [ConditionReg_WB]=CompareS(FU(a),FU(b))                ConditionReg_WB-Write(S82,S85)

WB	S87= CtrlICache=0                                           Premise(F1110)
	S88= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S84,S87)
	S89= CtrlConditionReg_WB=0                                  Premise(F1115)
	S90= [ConditionReg_WB]=CompareS(FU(a),FU(b))                ConditionReg_WB-Hold(S86,S89)

POST	S88= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S84,S87)
	S90= [ConditionReg_WB]=CompareS(FU(a),FU(b))                ConditionReg_WB-Hold(S86,S89)

