INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.v" into library floating_point_v7_1_15
INFO: [VRFC 10-311] analyzing module dummy_verilog_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_fadd_32ns_32ns_32_4_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_fadd_32ns_32ns_32_4_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_fmul_32ns_32ns_32_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_fmul_32ns_32ns_32_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module matprod_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_m1_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module matprod_mac_muladd_10s_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_23_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_23_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_24_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_24_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_28_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_28_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_37_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_matprod_Pipeline_VITIS_LOOP_37_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_mul_10s_10s_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_10s_10s_10_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_mul_32ns_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32ns_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/ip/matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/ip/matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.ip_user_files/bd/design_1/ip/design_1_matprod_0_0/sim/design_1_matprod_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_matprod_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_0_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/364f/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_6
INFO: [VRFC 10-3107] analyzing entity 'glb_srl_fifo'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_slave'
INFO: [VRFC 10-3107] analyzing entity 'glb_ifx_master'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_2to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_3to1'
INFO: [VRFC 10-3107] analyzing entity 'axi_slave_4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_pipe_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48a1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e1_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48e2_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp58e5_wrapper_v3_0'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_wrapper_v3_0_4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_addsub_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_multadd_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_multadd_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_multadd_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_dsp48_multadd_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_6
INFO: [VRFC 10-3107] analyzing entity 'xbip_bram18k_synth'
INFO: [VRFC 10-3107] analyzing entity 'xbip_bram18k_rtl'
INFO: [VRFC 10-3107] analyzing entity 'xbip_bram18k_v3_0_6_viv'
INFO: [VRFC 10-3107] analyzing entity 'xbip_bram18k_v3_0_6'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/ab19/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_18
INFO: [VRFC 10-3107] analyzing entity 'op_resize'
INFO: [VRFC 10-3107] analyzing entity 'delay_line'
INFO: [VRFC 10-3107] analyzing entity 'cc_compare'
INFO: [VRFC 10-3107] analyzing entity 'luts'
INFO: [VRFC 10-3107] analyzing entity 'mult18'
INFO: [VRFC 10-3107] analyzing entity 'dsp'
INFO: [VRFC 10-3107] analyzing entity 'hybrid'
INFO: [VRFC 10-3107] analyzing entity 'ccm_dist_mem'
INFO: [VRFC 10-3107] analyzing entity 'ccm_sp_block_mem'
INFO: [VRFC 10-3107] analyzing entity 'ccm_dp_block_mem'
INFO: [VRFC 10-3107] analyzing entity 'ccm_syncmem'
INFO: [VRFC 10-3107] analyzing entity 'ccm_scaled_adder'
INFO: [VRFC 10-3107] analyzing entity 'ccm_operation'
INFO: [VRFC 10-3107] analyzing entity 'ccm'
INFO: [VRFC 10-3107] analyzing entity 'three_input_adder'
INFO: [VRFC 10-3107] analyzing entity 'multmxn_lut6'
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_v12_0_18_viv'
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_v12_0_18'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd" into library floating_point_v7_1_15
INFO: [VRFC 10-3107] analyzing entity 'fdgS'
INFO: [VRFC 10-3107] analyzing entity 'fdgW'
INFO: [VRFC 10-3107] analyzing entity 'lutV'
INFO: [VRFC 10-3107] analyzing entity 'lutS'
INFO: [VRFC 10-3107] analyzing entity 'lutN'
INFO: [VRFC 10-3107] analyzing entity 'lutNMuxS'
INFO: [VRFC 10-3107] analyzing entity 'srl16eS'
INFO: [VRFC 10-3107] analyzing entity 'delayS'
INFO: [VRFC 10-3107] analyzing entity 'andW'
INFO: [VRFC 10-3107] analyzing entity 'orW'
INFO: [VRFC 10-3107] analyzing entity 'srl16ew'
INFO: [VRFC 10-3107] analyzing entity 'delayW'
INFO: [VRFC 10-3107] analyzing entity 'compW'
INFO: [VRFC 10-3107] analyzing entity 'addSubW'
INFO: [VRFC 10-3107] analyzing entity 'equalW'
INFO: [VRFC 10-3107] analyzing entity 'addW'
INFO: [VRFC 10-3107] analyzing entity 'mult18'
INFO: [VRFC 10-3107] analyzing entity 'cntrlgen'
INFO: [VRFC 10-3107] analyzing entity 'cntrlgen2'
INFO: [VRFC 10-3107] analyzing entity 'ppGenR8'
INFO: [VRFC 10-3107] analyzing entity 'ppGenR8Msb2'
INFO: [VRFC 10-3107] analyzing entity 'addSubShGW'
INFO: [VRFC 10-3107] analyzing entity 'addSubShFW'
INFO: [VRFC 10-3107] analyzing entity 'vmRoundW'
INFO: [VRFC 10-3107] analyzing entity 'vmsMultCore'
INFO: [VRFC 10-3107] analyzing entity 'wideEmbedMult4'
INFO: [VRFC 10-3107] analyzing entity 'wideEmbedMult16'
INFO: [VRFC 10-3107] analyzing entity 'wideEmbedMult'
INFO: [VRFC 10-3107] analyzing entity 'dsp48MultALine'
INFO: [VRFC 10-3107] analyzing entity 'dsp48Mult'
INFO: [VRFC 10-3107] analyzing entity 'xMult'
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-3107] analyzing entity 'delay_s'
INFO: [VRFC 10-3107] analyzing entity 'mux_bus2'
INFO: [VRFC 10-3107] analyzing entity 'twos_comp'
INFO: [VRFC 10-3107] analyzing entity 'carry_chain'
INFO: [VRFC 10-3107] analyzing entity 'mux4'
INFO: [VRFC 10-3107] analyzing entity 'compare_gt'
INFO: [VRFC 10-3107] analyzing entity 'compare_eq_im'
INFO: [VRFC 10-3107] analyzing entity 'compare_ne_im'
INFO: [VRFC 10-3107] analyzing entity 'compare_eq'
INFO: [VRFC 10-3107] analyzing entity 'compare'
INFO: [VRFC 10-3107] analyzing entity 'special_detect'
INFO: [VRFC 10-3107] analyzing entity 'norm_zero_det'
INFO: [VRFC 10-3107] analyzing entity 'zero_det_sel'
INFO: [VRFC 10-3107] analyzing entity 'shift_msb_first'
INFO: [VRFC 10-3107] analyzing entity 'flt_dec_op'
INFO: [VRFC 10-3107] analyzing entity 'flt_dec_op_lat'
INFO: [VRFC 10-3107] analyzing entity 'lead_zero_encode'
INFO: [VRFC 10-3107] analyzing entity 'lead_zero_encode_shift'
INFO: [VRFC 10-3107] analyzing entity 'dsp48e1_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'dsp48e2_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'addsub_logic'
INFO: [VRFC 10-3107] analyzing entity 'addsub_dsp'
INFO: [VRFC 10-3107] analyzing entity 'addsub'
INFO: [VRFC 10-3107] analyzing entity 'flt_round_bit'
INFO: [VRFC 10-3107] analyzing entity 'renorm_and_round_logic'
INFO: [VRFC 10-3107] analyzing entity 'norm_and_round_dsp48e1_sgl'
INFO: [VRFC 10-3107] analyzing entity 'norm_and_round_logic'
INFO: [VRFC 10-3107] analyzing entity 'alignment'
INFO: [VRFC 10-3107] analyzing entity 'normalize'
INFO: [VRFC 10-3107] analyzing entity 'align_add_dsp48e1_sgl'
INFO: [VRFC 10-3107] analyzing entity 'align_add'
INFO: [VRFC 10-3107] analyzing entity 'multadd'
INFO: [VRFC 10-3107] analyzing entity 'compare_ge'
INFO: [VRFC 10-3107] analyzing entity 'flt_mant_lookup_hp'
INFO: [VRFC 10-3107] analyzing entity 'fix_to_flt_conv_exp'
INFO: [VRFC 10-3107] analyzing entity 'fix_to_flt_conv'
INFO: [VRFC 10-3107] analyzing entity 'flt_to_fix_conv'
INFO: [VRFC 10-3107] analyzing entity 'flt_to_flt_conv_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_to_flt_conv'
INFO: [VRFC 10-3107] analyzing entity 'fp_cmp'
INFO: [VRFC 10-3107] analyzing entity 'flt_sqrt_mant_addsub'
INFO: [VRFC 10-3107] analyzing entity 'flt_sqrt_mant'
INFO: [VRFC 10-3107] analyzing entity 'flt_sqrt_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_sqrt'
INFO: [VRFC 10-3107] analyzing entity 'flt_div_mant_addsub'
INFO: [VRFC 10-3107] analyzing entity 'flt_div_mant'
INFO: [VRFC 10-3107] analyzing entity 'flt_div_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_div'
INFO: [VRFC 10-3107] analyzing entity 'fix_mult_dsp48e1_lat_dbl'
INFO: [VRFC 10-3107] analyzing entity 'fix_mult_dsp48e1_sgl'
INFO: [VRFC 10-3107] analyzing entity 'fix_mult_dsp48e1_dbl'
INFO: [VRFC 10-3107] analyzing entity 'fix_mult_dsp48e2_dbl'
INFO: [VRFC 10-3107] analyzing entity 'fix_mult_qq'
INFO: [VRFC 10-3107] analyzing entity 'fix_mult_xx'
INFO: [VRFC 10-3107] analyzing entity 'fix_mult'
INFO: [VRFC 10-3107] analyzing entity 'flt_round_dsp_opt_full'
INFO: [VRFC 10-3107] analyzing entity 'flt_round_dsp_opt_part'
INFO: [VRFC 10-3107] analyzing entity 'flt_mult_round'
INFO: [VRFC 10-3107] analyzing entity 'flt_mult_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_mult_prim'
INFO: [VRFC 10-3107] analyzing entity 'flt_mult'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_logic'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_lat_align_add'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_lat_norm'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_lat_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_lat'
INFO: [VRFC 10-3107] analyzing entity 'align_add_dsp48e1_hp'
INFO: [VRFC 10-3107] analyzing entity 'lead_zero_encode_shift_hp'
INFO: [VRFC 10-3107] analyzing entity 'norm_and_round_dsp48e1_hp'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_exp_hp'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_exp_sp'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_dsp'
INFO: [VRFC 10-3107] analyzing entity 'flt_add_prim'
INFO: [VRFC 10-3107] analyzing entity 'flt_add'
INFO: [VRFC 10-3107] analyzing entity 'flt_recip_approx'
INFO: [VRFC 10-3107] analyzing entity 'flt_recip_nr'
INFO: [VRFC 10-3107] analyzing entity 'flt_recip_reduction_calc'
INFO: [VRFC 10-3107] analyzing entity 'flt_recip_eval'
INFO: [VRFC 10-3107] analyzing entity 'flt_recip_postprocess'
INFO: [VRFC 10-3107] analyzing entity 'flt_recip_specialcase'
INFO: [VRFC 10-3107] analyzing entity 'flt_recip_recomb'
INFO: [VRFC 10-3107] analyzing entity 'flt_recipsqrt_dp_m_calc'
INFO: [VRFC 10-3107] analyzing entity 'flt_recip'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_addsub'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_addsub_taylor_fabric'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_addsub_taylor_combiner_fabric'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_single_one_detect'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_inproc'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_L_block_memory'
INFO: [VRFC 10-3107] analyzing entity 'flt_pt_log_L_block'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_rr_mul_iter'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_rr_mul'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_rr'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_taylor'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_shift_msb_first'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_lead_zero_encode'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_normalize'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_norm'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_rnd'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_specialcase'
INFO: [VRFC 10-3107] analyzing entity 'flt_log_recomb'
INFO: [VRFC 10-3107] analyzing entity 'flt_log'
INFO: [VRFC 10-3107] analyzing entity 'flt_exp_specialcase'
INFO: [VRFC 10-3107] analyzing entity 'flt_exp_recomb'
INFO: [VRFC 10-3107] analyzing entity 'flt_exp_ccm'
INFO: [VRFC 10-3107] analyzing entity 'flt_exp_e2A'
INFO: [VRFC 10-3107] analyzing entity 'flt_exp_dp_poly'
INFO: [VRFC 10-3107] analyzing entity 'flt_exp_e2zmzm1'
INFO: [VRFC 10-3107] analyzing entity 'flt_exp_hp'
INFO: [VRFC 10-3107] analyzing entity 'flt_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_specialcase'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_round_bit'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_renorm_and_round_logic'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_special_detect'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_add_exp'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_alignment'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_addsub_dsp1'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_addsub_dsp2'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_addsub'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_align_add'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_norm_logic'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_add_logic'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_add'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma_mul'
INFO: [VRFC 10-3107] analyzing entity 'flt_fma'
INFO: [VRFC 10-3107] analyzing entity 'flt_ufma'
INFO: [VRFC 10-3107] analyzing entity 'flt_ufmacc'
INFO: [VRFC 10-3107] analyzing entity 'flt_accum_flt_to_fix'
INFO: [VRFC 10-3107] analyzing entity 'flt_accum_bit_encode'
INFO: [VRFC 10-3107] analyzing entity 'flt_accum'
INFO: [VRFC 10-3107] analyzing entity 'flt_accum_prim'
INFO: [VRFC 10-3107] analyzing entity 'floating_point_v7_1_15_viv'
INFO: [VRFC 10-3107] analyzing entity 'floating_point_v7_1_15'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_accelerator/test_accelerator.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_bram_ctrl_0_0'
