// Seed: 4118671264
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout tri1 id_8;
  output wire id_7;
  input wire id_6;
  module_0 modCall_1 ();
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wor id_2;
  inout wire id_1;
  logic id_11;
  function void id_12(logic id_13);
    id_13 <= 1;
    $signed(42);
    ;
  endfunction
  xor primCall (id_1, id_10, id_2, id_3, id_4, id_5, id_6, id_8, id_9);
  assign id_2 = id_9 - id_6;
  assign id_8 = -1;
  id_14(
      id_2
  );
  initial begin
    id_12();
  end
endmodule
