# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 630 6.4e-05 4096 230 1970 149504 137.813 55.6137 1535.14 1677.18 3405.92 3406.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 600 0.000512 2048 230 6500 15872 5.1767 3.46592 224.82 151.843 385.408 385.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1340 0.000256 1024 360 810 62976 5.7593 3.40778 60.9658 104.694 174.955 175.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1520 0.000512 4096 140 280 36992 6.62938 37.7324 209.783 254.189 254.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1710 0.001024 512 70 40 19008 0.362496 0.682368 19.5204 20.6073 20.6659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 630 6.4e-05 4096 230 1970 149760 138.041 55.7166 1741.69 1675.01 3610.62 3610.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 600 0.000512 2048 230 6500 15840 5.19478 3.46522 271.27 150.411 430.439 430.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1340 0.000256 1024 360 810 62784 5.77056 3.41517 70.0621 104.525 183.899 184.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1520 0.000512 4096 140 280 36936 6.61059 43.2228 209.334 259.209 259.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1710 0.001024 512 70 40 19008 0.364544 0.439968 19.4424 20.288 20.3461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 630 6.4e-05 4096 230 1970 149760 137.72 55.6956 1814.07 1677.29 3684.96 3685.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 600 0.000512 2048 230 6500 15680 5.14656 3.4481 279.055 150.139 437.89 437.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1340 0.000256 1024 360 810 62720 5.71853 3.38909 72.9509 104.198 186.385 186.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1520 0.000512 4096 140 280 36960 6.61837 45.0174 209.699 261.382 261.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1710 0.001024 512 70 40 18960 0.361184 0.439104 19.2515 20.095 20.1523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 10 280 0.000512 512 82 740 0 0.815456 0.005248 25.9457 26.8443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 600 3.2e-05 2048 180 2350 348160 175.405 56.8731 2541.77 1702.98 4477.33 4450.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1070 0.000256 1024 180 590 66880 4.54579 3.40483 53.7573 165.171 226.977 227.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 910 0.001024 512 310 290 11520 0.830752 0.360768 2.55213 13.1029 16.9761 17.0803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 840 3.2e-05 1024 190 980 476160 68.1227 26.9221 708.942 838.805 1643.01 1643.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 630 6.4e-05 4096 230 1970 148992 137.559 55.6055 1685.92 1674.22 3553.49 3553.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 600 0.000512 2048 230 6500 15744 5.14954 3.45702 261.978 150.325 421.014 421.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1340 0.000256 1024 360 810 62976 5.72138 3.40173 68.2443 104.373 181.873 181.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1520 0.000512 4096 140 280 36960 6.62925 41.9011 209.739 258.311 258.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1710 0.001024 512 70 40 18912 0.361952 0.425984 18.2919 19.1207 19.1811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 630 6.4e-05 4096 230 1970 148800 138.412 55.7524 1699.58 1674.37 3568.29 3568.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 600 0.000512 2048 230 6500 15600 5.19232 3.46931 262.249 150.212 421.223 421.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1340 0.000256 1024 360 810 62400 5.78048 3.41811 68.548 104.364 182.235 182.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1520 0.000512 4096 140 280 36900 6.61898 42.5964 209.319 258.578 258.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1710 0.001024 512 70 40 18900 0.362368 0.438272 17.1292 17.9737 18.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 10 280 0.000512 512 82 740 0 0.818144 0.004512 25.9398 26.8449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 600 3.2e-05 2048 180 2350 339200 176.814 56.7797 2335.05 1691.4 4260.35 4233.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1070 0.000256 1024 180 590 67200 4.57226 3.42323 51.3095 165.505 224.908 225.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 910 0.001024 512 310 290 11200 0.843392 0.362496 2.34371 13.1023 16.7793 16.8878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 840 3.2e-05 1024 190 980 473600 67.8954 26.8145 664.267 832.946 1592.14 1592.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 630 6.4e-05 4096 230 1970 148736 137.737 55.6667 1741.7 1673.38 3608.66 3608.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 600 0.000512 2048 230 6500 15680 5.12234 3.42285 270.599 149.416 428.666 428.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1340 0.000256 1024 360 810 62720 5.78566 3.41197 70.942 104.849 185.113 185.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1520 0.000512 4096 140 280 36848 6.61094 43.8049 209.109 259.57 259.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1710 0.001024 512 70 40 18928 0.362432 0.433376 18.0845 18.9215 18.9799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 630 6.4e-05 4096 230 1970 147840 138.016 55.6393 1740.58 1670.45 3604.86 3605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 600 0.000512 2048 230 6500 15840 5.20045 3.47341 273.989 150.057 432.822 432.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1340 0.000256 1024 360 810 62400 5.78957 3.41338 70.8941 104.677 184.902 185.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1520 0.000512 4096 140 280 36840 6.61347 43.718 209.245 259.622 259.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1710 0.001024 512 70 40 18960 0.364096 0.45824 18.1944 19.0578 19.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 10 280 0.000512 512 82 740 0 0.819104 0.005824 25.9687 26.8716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 600 3.2e-05 2048 180 2350 345600 175.23 57.0162 2450.73 1696.77 4380.05 4353.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1070 0.000256 1024 180 590 66720 4.56752 3.41578 52.4655 164.524 225.073 225.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 910 0.001024 512 310 290 11520 0.83584 0.362144 2.51117 13.1311 16.9673 17.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 840 3.2e-05 1024 190 980 468480 69.0309 26.8702 679.524 859.32 1634.97 1635.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 630 6.4e-05 4096 230 1970 147456 138.004 55.5452 1681.2 1670.53 3545.45 3545.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 600 0.000512 2048 230 6500 15872 5.18762 3.48365 265.553 150.245 424.571 424.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1340 0.000256 1024 360 810 62464 5.77603 3.41184 68.5054 105.258 183.082 183.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1520 0.000512 4096 140 280 36864 6.61475 42.3068 209.253 258.218 258.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1710 0.001024 512 70 40 18944 0.362976 0.428224 18.1922 19.0252 19.0853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 630 6.4e-05 4096 230 1970 147456 137.313 55.4083 1695.32 1666.92 3555.14 3555.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 600 0.000512 2048 230 6500 15360 5.12586 3.41478 259.976 148.782 417.4 417.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1340 0.000256 1024 360 810 61440 5.7049 3.36893 68.095 103.493 180.795 180.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1520 0.000512 4096 140 280 36864 6.62144 42.9463 209.789 259.401 259.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1710 0.001024 512 70 40 18816 0.362336 0.428096 19.1263 19.9594 20.0177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 630 6.4e-05 4096 230 1970 147200 137.857 55.5479 1803.99 1667.78 3665.35 3665.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 600 0.000512 2048 230 6500 15200 5.14512 3.41654 276.304 149.802 434.769 434.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1340 0.000256 1024 360 810 60800 5.7577 3.37706 72.1212 103.501 184.885 184.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1520 0.000512 4096 140 280 36800 6.6193 45.6172 209.479 261.758 261.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1710 0.001024 512 70 40 18800 0.362048 0.473184 17.9031 18.7815 18.8379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 10 280 0.000512 512 82 740 0 0.822368 0.004256 26.026 26.9331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 600 3.2e-05 2048 180 2350 332800 175.672 55.9819 2465.9 1676.05 4373.91 4347.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1070 0.000256 1024 180 590 66400 4.55373 3.4144 54.4399 164.442 226.948 227.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 910 0.001024 512 310 290 11200 0.846528 0.362496 2.55552 13.1827 17.0737 17.1814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 840 3.2e-05 1024 190 980 460800 68.3995 26.5026 694.653 825.118 1614.89 1615.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 630 6.4e-05 4096 230 1970 147456 138.003 55.562 2116.24 1672.73 3982.7 3982.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 600 0.000512 2048 230 6500 14336 5.11226 3.35949 299.121 147.862 455.555 455.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1340 0.000256 1024 360 810 61440 5.83126 3.41059 85.0769 104.95 199.398 199.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1520 0.000512 4096 140 280 36608 6.56986 53.6663 208.767 269.046 269.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1710 0.001024 512 70 40 18688 0.361664 0.568896 17.7849 18.7557 18.8144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 630 6.4e-05 4096 230 1965 149504 137.878 55.6088 2673.49 1677.07 4544.22 4544.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 600 0.000512 2048 230 6495 16000 5.17149 3.46317 232.943 151.437 393.116 393.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1340 0.000256 1024 360 810 63232 5.76842 3.42221 59.8586 104.994 174.174 174.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1520 0.000512 4096 140 285 36992 6.62074 71.3278 210.293 288.284 288.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1710 0.001024 512 70 45 18976 0.37216 0.766176 20.042 21.2226 21.2787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 280 0.000512 512 82 750 1024 3.57277 0.83008 0.704992 26.3243 31.6267 31.7708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 600 3.2e-05 2048 180 2355 346112 176.076 56.0257 2072.12 1676.91 3981.35 3981.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1070 0.000256 1024 180 600 67072 4.57114 3.42022 85.552 168.875 262.522 262.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 910 0.001024 512 310 285 11776 0.83968 0.370176 3.75654 13.334 18.4263 18.5324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 840 3.2e-05 1024 190 990 477184 68.1683 26.8818 582.445 838.651 1516.36 1516.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 630 6.4e-05 4096 230 1965 149760 138.266 55.7173 2640.11 1675.54 4509.8 4509.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 600 0.000512 2048 230 6495 16000 5.18694 3.46707 235.563 152.532 396.851 396.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1340 0.000256 1024 360 810 63040 5.80432 3.42675 59.9377 104.911 174.212 174.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1520 0.000512 4096 140 285 36960 6.61984 37.3945 209.484 253.543 253.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1710 0.001024 512 70 45 18960 0.366592 0.781568 18.6078 19.7968 19.8575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 15 280 0.000512 512 82 750 0 0.816768 0.024768 25.9002 26.8124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 600 3.2e-05 2048 180 2355 345600 176.829 56.9094 2092.65 1701.44 4028.14 4001.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1070 0.000256 1024 180 600 67040 4.58384 3.42285 44.7033 166.827 219.638 219.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 910 0.001024 512 310 285 11520 0.832704 0.362496 2.09763 13.0644 16.4823 16.5994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 840 3.2e-05 1024 190 990 476160 68.3337 26.9478 588.191 837.891 1521.59 1521.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 630 6.4e-05 4096 230 1965 148992 137.838 55.6708 1493.57 1673.25 3360.5 3360.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 600 0.000512 2048 230 6495 16128 5.18131 3.46749 235.904 152.918 397.573 397.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1340 0.000256 1024 360 810 62976 5.76906 3.41558 59.7926 104.765 173.872 173.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1520 0.000512 4096 140 285 36960 6.62538 37.3866 209.554 253.608 253.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1710 0.001024 512 70 45 18960 0.36384 0.790336 19.6972 20.8914 20.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 15 280 0.000512 512 82 750 0 0.8192 0.005824 25.9099 26.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 600 3.2e-05 2048 180 2355 344064 176.464 56.8258 2066.07 1699.48 3999.13 3972.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1070 0.000256 1024 180 600 67008 4.55926 3.41456 44.6312 166.369 219.075 219.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 910 0.001024 512 310 285 11520 0.829504 0.362272 2.12317 13.0702 16.5146 16.6216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 840 3.2e-05 1024 190 990 476160 68.2224 26.8978 585.31 836.631 1517.28 1517.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 630 6.4e-05 4096 230 1965 148736 138.256 55.7165 1526.36 1672.63 3393.13 3393.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 600 0.000512 2048 230 6495 16128 5.19533 3.47776 241.785 149.51 400.073 400.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1340 0.000256 1024 360 810 63168 5.77946 3.42131 61.4811 104.748 175.554 175.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1520 0.000512 4096 140 285 36960 6.6288 38.5312 209.541 254.746 254.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 1710 0.001024 512 70 45 18928 0.36336 0.811872 18.518 19.7363 19.7944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 15 280 0.000512 512 82 750 0 0.793376 0.0056 25.3859 26.2672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 600 3.2e-05 2048 180 2355 344064 176.628 56.8252 2119.24 1697.8 4050.8 4024.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1070 0.000256 1024 180 600 66976 4.57235 3.42061 46.1728 165.247 219.514 219.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 910 0.001024 512 310 285 11200 0.84528 0.361088 2.08867 13.1142 16.5361 16.6415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 840 3.2e-05 1024 190 990 476672 68.2529 26.945 601.168 836.479 1533.07 1533.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 630 6.4e-05 4096 230 1965 149504 137.715 55.6234 1565.63 1675.92 3435.06 3435.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 600 0.000512 2048 230 6495 15872 5.17286 3.46979 230.419 151.84 391.005 391.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1340 0.000256 1024 360 810 62976 5.7536 3.41056 62.7651 104.633 176.689 176.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1520 0.000512 4096 140 285 36928 6.61914 39.535 209.478 255.677 255.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1710 0.001024 512 70 45 18944 0.36544 0.45312 19.37 20.2328 20.2906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 630 6.4e-05 4096 230 1965 148608 138.35 55.7326 1752.11 1674.64 3621.02 3621.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 600 0.000512 2048 230 6495 15840 5.18675 3.46726 275.716 151.362 435.838 435.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1340 0.000256 1024 360 810 62784 5.77811 3.412 71.7338 104.498 185.551 185.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1520 0.000512 4096 140 285 36936 6.62717 44.9919 209.482 261.145 261.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1710 0.001024 512 70 45 18936 0.363136 0.495616 19.1587 20.0601 20.1176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 630 6.4e-05 4096 230 1965 149760 137.686 55.6892 1720.88 1675.99 3590.42 3590.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 600 0.000512 2048 230 6495 15680 5.13981 3.44534 266.796 150.035 425.519 425.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1340 0.000256 1024 360 810 62080 5.74387 3.39306 69.3519 104.12 182.736 182.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1520 0.000512 4096 140 285 36880 6.60685 43.834 209.304 259.787 259.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1710 0.001024 512 70 45 18880 0.362496 0.489472 18.0004 18.8932 18.9542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 15 280 0.000512 512 82 750 0 0.816032 0.004224 25.9301 26.8325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 600 3.2e-05 2048 180 2355 343040 176.928 56.9348 2390.72 1701.65 4326.54 4299.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1070 0.000256 1024 180 600 66560 4.544 3.40678 52.1892 168.416 228.658 228.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 910 0.001024 512 310 285 11520 0.832032 0.36048 2.4767 13.0919 16.8886 16.9942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 840 3.2e-05 1024 190 990 476160 68.1131 26.923 678.752 838.129 1612.14 1612.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 630 6.4e-05 4096 230 1965 148992 137.469 55.5977 1827.02 1672.71 3692.97 3693.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 600 0.000512 2048 230 6495 15744 5.14515 3.46045 285.11 148.824 442.642 442.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1340 0.000256 1024 360 810 62208 5.74947 3.40186 74.1945 104.273 187.749 187.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1520 0.000512 4096 140 285 36864 6.6113 46.9803 209.222 262.858 262.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1710 0.001024 512 70 45 18912 0.362496 0.510464 18.9816 19.8987 19.9557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 630 6.4e-05 4096 230 1965 148800 138.323 55.7588 1810.36 1674.38 3678.99 3679.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 600 0.000512 2048 230 6495 16000 5.17075 3.46317 286.903 151.257 446.893 446.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1340 0.000256 1024 360 810 62400 5.77117 3.40986 73.6682 104.363 187.339 187.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1520 0.000512 4096 140 285 36900 6.61376 46.7436 209.513 262.914 262.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1710 0.001024 512 70 45 18900 0.362496 0.5248 17.9299 18.8596 18.9134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 15 280 0.000512 512 82 750 0 0.818528 0.004288 25.9386 26.8428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 600 3.2e-05 2048 180 2355 339200 176.595 56.6499 2495.57 1692.16 4421.26 4394.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1070 0.000256 1024 180 600 66800 4.57395 3.42058 55.5703 164.445 228.106 228.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 910 0.001024 512 310 285 11200 0.841856 0.362464 2.55357 13.1056 16.9879 17.0967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 840 3.2e-05 1024 190 990 473600 67.8234 26.8219 715.04 833.212 1643.11 1643.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 630 6.4e-05 4096 230 1965 148736 137.714 55.7138 1826.62 1673.37 3693.59 3693.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 600 0.000512 2048 230 6495 15680 5.12122 3.41811 284.355 149.421 442.418 442.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1340 0.000256 1024 360 810 62720 5.77741 3.41197 75.0298 104.846 189.192 189.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1520 0.000512 4096 140 285 36848 6.6112 46.9279 209.296 262.883 262.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1710 0.001024 512 70 45 18816 0.362496 0.516544 17.8954 18.8169 18.8757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 630 6.4e-05 4096 230 1965 147840 137.965 55.634 1789.48 1669.09 3652.34 3652.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 600 0.000512 2048 230 6495 15840 5.19427 3.47341 282.411 150.032 441.213 441.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1340 0.000256 1024 360 810 62400 5.79155 3.41811 73.2583 104.588 187.187 187.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1520 0.000512 4096 140 285 36840 6.61741 46.3776 209.272 262.311 262.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1710 0.001024 512 70 45 18840 0.366336 0.499712 18.0508 18.9578 19.0151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 15 280 0.000512 512 82 750 0 0.819808 0.005024 25.9468 26.8508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 600 3.2e-05 2048 180 2355 337920 177.478 56.7795 2467.82 1694.66 4397.04 4370.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1070 0.000256 1024 180 600 66720 4.56294 3.41606 54.8702 165.534 228.487 228.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 910 0.001024 512 310 285 11520 0.835104 0.361632 2.56922 13.1152 17.0064 17.1169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 840 3.2e-05 1024 190 990 468480 68.9513 26.8755 700.642 834.63 1631.32 1631.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 630 6.4e-05 4096 230 1965 147456 137.998 55.5622 1710.77 1670.47 3574.98 3575.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 600 0.000512 2048 230 6495 15872 5.18013 3.48384 270.963 150.13 429.862 429.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1340 0.000256 1024 360 810 62464 5.78214 3.40963 70.2692 104.686 184.278 184.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1520 0.000512 4096 140 285 36864 6.61661 44.4355 209.438 260.535 260.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1710 0.001024 512 70 45 18816 0.363168 0.504416 19.0965 20.0076 20.0663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 630 6.4e-05 4096 230 1965 147456 137.286 55.3883 1983.33 1666.91 3843.09 3843.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 600 0.000512 2048 230 6495 15360 5.11949 3.41933 304.326 148.582 461.548 461.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1340 0.000256 1024 360 810 61440 5.71008 3.37014 80.5787 103.495 193.283 193.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1520 0.000512 4096 140 285 36672 6.58902 51.4373 208.95 267.021 267.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1710 0.001024 512 70 45 18816 0.362496 0.610304 17.8706 18.8849 18.9447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 630 6.4e-05 4096 230 1965 147200 137.803 55.5569 1991.14 1667.45 3852.12 3852.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 600 0.000512 2048 230 6495 15200 5.14352 3.42019 303.788 150.762 463.214 463.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1340 0.000256 1024 360 810 60800 5.76138 3.37962 79.8922 103.491 192.652 192.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1520 0.000512 4096 140 285 36800 6.62038 51.7011 209.654 268.016 268.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1710 0.001024 512 70 45 18800 0.362496 0.62464 17.938 18.9672 19.0247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 15 280 0.000512 512 82 750 0 0.819712 0.00448 26.0234 26.9288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 600 3.2e-05 2048 180 2355 332800 175.55 55.9498 2722.03 1675.71 4629.54 4602.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1070 0.000256 1024 180 600 66400 4.55936 3.41382 61.3418 163.502 232.919 233.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 910 0.001024 512 310 285 11200 0.845024 0.361408 2.92182 13.1791 17.4346 17.5412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 840 3.2e-05 1024 190 990 460800 68.4127 26.4991 770.071 827.92 1693.12 1693.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 630 6.4e-05 4096 230 1965 147456 138.001 55.5684 1823.98 1671.41 3689.13 3689.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 600 0.000512 2048 230 6495 14336 5.10707 3.36262 256.619 148.981 414.171 414.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1340 0.000256 1024 360 810 61440 5.8272 3.41091 73.8189 104.872 188.051 188.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1520 0.000512 4096 140 285 36608 6.58906 47.3588 208.786 262.778 262.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1710 0.001024 512 70 45 18688 0.36192 0.583424 17.8152 18.8033 18.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 630 6.4e-05 4096 230 1980 147968 138.549 55.6082 2594.3 1676.85 4465.5 4465.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 600 0.000512 2048 230 6500 16000 5.16621 3.46739 220.665 152.874 382.273 382.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1340 0.000256 1024 360 820 62976 5.77062 3.41994 56.8319 104.993 171.143 171.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1520 0.000512 4096 140 280 37024 6.62979 67.4135 209.766 283.853 283.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1710 0.001024 512 70 40 19040 0.367904 0.643072 19.6877 20.7412 20.7998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 630 6.4e-05 4096 230 1980 147840 139.007 55.7558 2702.83 1676.74 4574.5 4574.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 600 0.000512 2048 230 6500 15840 5.18765 3.47354 245.957 150.969 405.69 405.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1340 0.000256 1024 360 820 62720 5.80771 3.42454 64.383 104.984 178.731 178.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1520 0.000512 4096 140 280 37000 6.61744 39.2561 209.657 255.572 255.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1710 0.001024 512 70 40 19040 0.364768 0.734752 18.3182 19.4592 19.5156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 20 280 0.000512 512 82 740 0 0.8192 0.027424 25.9178 26.8363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 600 3.2e-05 2048 180 2360 345600 176.529 56.9101 2207.44 1702.5 4143.67 4116.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1070 0.000256 1024 180 600 67200 4.57715 3.42202 47.7902 165.888 221.776 221.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 910 0.001024 512 310 300 10880 0.8464 0.363872 2.1897 13.0694 16.5948 16.7037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 840 3.2e-05 1024 190 980 476160 68.2701 26.9566 618.472 838.569 1552.48 1552.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 630 6.4e-05 4096 230 1980 147456 138.433 55.6708 1458.7 1672.74 3325.72 3325.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 600 0.000512 2048 230 6500 15936 5.18205 3.47136 230.895 150.536 390.185 390.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1340 0.000256 1024 360 820 62592 5.78902 3.41606 59.5025 104.747 173.583 173.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1520 0.000512 4096 140 280 37008 6.62733 36.401 209.581 252.651 252.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1710 0.001024 512 70 40 19008 0.364896 0.65952 19.5479 20.6145 20.6698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 20 280 0.000512 512 82 740 0 0.818592 0.005344 25.9039 26.8082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 600 3.2e-05 2048 180 2360 344064 176.38 56.8212 2044.52 1698.48 3976.5 3949.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1070 0.000256 1024 180 600 67008 4.55763 3.41402 44.2774 166.649 219 219.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 910 0.001024 512 310 300 10752 0.846912 0.360448 2.0487 13.0695 16.4521 16.5586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 840 3.2e-05 1024 190 980 476160 68.1904 26.9249 575.462 836.484 1507.28 1507.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 630 6.4e-05 4096 230 1980 146944 138.934 55.7162 1486.68 1689.24 3370.74 3370.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 600 0.000512 2048 230 6500 15904 5.20163 3.47648 233.945 150.634 393.358 393.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1340 0.000256 1024 360 820 62720 5.80381 3.41766 61.2905 105.787 176.426 176.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1520 0.000512 4096 140 280 36960 6.62176 37.4538 211.422 255.543 255.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1710 0.001024 512 70 40 18984 0.364224 0.397024 18.3869 19.1898 19.2501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 630 6.4e-05 4096 230 1980 147456 138.628 55.626 1504.67 1677.23 3376.34 3376.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 600 0.000512 2048 230 6500 15872 5.17376 3.46714 221.98 148.483 379.203 379.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1340 0.000256 1024 360 820 62464 5.7777 3.40986 61.3289 104.7 175.346 175.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1520 0.000512 4096 140 280 36992 6.61491 38.0409 209.785 254.483 254.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1710 0.001024 512 70 40 19008 0.362496 0.387328 18.2212 19.0139 19.0701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 630 6.4e-05 4096 230 1980 147456 138.856 55.7176 1830.91 1676.58 3702.23 3702.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 600 0.000512 2048 230 6500 15840 5.18442 3.46112 289.009 150.575 448.332 448.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1340 0.000256 1024 360 820 62208 5.78637 3.40976 75.7125 104.623 189.664 189.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1520 0.000512 4096 140 280 36936 6.61322 46.5556 209.529 262.741 262.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1710 0.001024 512 70 40 19008 0.36448 0.458816 19.0061 19.8722 19.9291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 630 6.4e-05 4096 230 1980 145152 138.569 55.57 1254.75 1670.64 3119.7 3119.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 600 0.000512 2048 230 6500 15552 5.13517 3.44038 197.961 149.294 355.934 356.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1340 0.000256 1024 360 820 61056 5.76739 3.38134 52.091 103.936 165.303 165.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1520 0.000512 4096 140 280 36864 6.60685 32.5168 209.508 248.677 248.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1710 0.001024 512 70 40 18864 0.36176 0.334496 17.9056 18.6436 18.7043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 630 6.4e-05 4096 230 1980 147200 138.677 55.7059 1759.55 1677.12 3631.23 3631.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 600 0.000512 2048 230 6500 15680 5.14134 3.44333 275.451 151.055 435.194 435.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1340 0.000256 1024 360 820 62080 5.74182 3.38797 72.3728 104.19 185.816 185.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1520 0.000512 4096 140 280 36960 6.61648 44.8346 209.68 261.172 261.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1710 0.001024 512 70 40 18960 0.364544 0.4368 17.9307 18.7739 18.8296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 20 280 0.000512 512 82 740 0 0.815104 0.004704 25.946 26.8432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 600 3.2e-05 2048 180 2360 343040 176.823 56.9472 2477.19 1702.81 4414.08 4387.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1070 0.000256 1024 180 600 66880 4.54221 3.60038 54.1526 167.666 230.059 230.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 910 0.001024 512 310 300 10880 0.845472 0.360448 2.47354 13.1012 16.9028 17.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 840 3.2e-05 1024 190 980 476160 68.0401 26.9156 700.645 838.722 1634.55 1634.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 630 6.4e-05 4096 230 1980 145920 138.695 55.6135 1219.14 1677.31 3090.93 3091.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 600 0.000512 2048 230 6500 15360 5.10771 3.40771 188.635 148.342 345.59 345.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1340 0.000256 1024 360 820 61440 5.70125 3.36691 50.6759 103.429 163.304 163.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1520 0.000512 4096 140 280 36800 6.6095 31.6021 209.23 247.485 247.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1710 0.001024 512 70 40 18880 0.362496 0.347392 18.9792 19.7293 19.7878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 630 6.4e-05 4096 230 1980 147456 138.091 55.6041 1660.8 1673.08 3527.76 3527.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 600 0.000512 2048 230 6500 15744 5.14326 3.45712 259.572 149.081 417.353 417.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1340 0.000256 1024 360 820 62208 5.74362 3.39968 68.2105 104.297 181.779 181.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1520 0.000512 4096 140 280 36960 6.62323 42.0725 209.594 258.335 258.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1710 0.001024 512 70 40 18912 0.362976 0.420032 18.0736 18.8998 18.9568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 630 6.4e-05 4096 230 1980 144384 138.283 55.3791 1159.06 1666.9 3019.8 3019.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 600 0.000512 2048 230 6500 15360 5.1152 3.4215 181.184 147.521 337.339 337.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1340 0.000256 1024 360 820 61440 5.71133 3.37296 48.6922 103.493 161.397 161.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1520 0.000512 4096 140 280 36864 6.62938 30.3452 209.793 246.811 246.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1710 0.001024 512 70 40 18816 0.362496 0.313344 18.9979 19.7168 19.7734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 630 6.4e-05 4096 230 1980 147200 138.892 55.7585 1724.56 1674.36 3593.74 3593.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 600 0.000512 2048 230 6500 15600 5.19776 3.46522 268.503 149.264 426.532 426.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1340 0.000256 1024 360 820 62400 5.77382 3.41402 71.6084 104.362 185.285 185.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1520 0.000512 4096 140 280 36900 6.62016 43.989 209.318 259.971 260.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1710 0.001024 512 70 40 18900 0.361504 0.453088 17.8916 18.7488 18.8047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 20 280 0.000512 512 82 740 0 0.8192 0.004704 25.9452 26.8497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 600 3.2e-05 2048 180 2360 339200 176.642 56.6808 2396.19 1691.42 4321.24 4294.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1070 0.000256 1024 180 600 67200 4.57264 3.41872 53.5812 164.567 226.24 226.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 910 0.001024 512 310 300 10400 0.859808 0.360384 2.40061 13.101 16.848 16.9611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 840 3.2e-05 1024 190 980 473600 67.8057 26.8202 681.931 832.928 1609.7 1609.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 630 6.4e-05 4096 230 1980 144000 138.931 55.5619 1188.82 1666.29 3049.77 3049.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 600 0.000512 2048 230 6500 15200 5.1408 3.41488 184.648 148.571 341.876 341.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1340 0.000256 1024 360 820 60800 5.75859 3.37962 49.6236 103.418 162.309 162.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1520 0.000512 4096 140 280 36800 6.62323 30.9683 209.314 246.948 247.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1710 0.001024 512 70 40 18800 0.36272 0.335872 16.8375 17.5802 17.6374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 20 280 0.000512 512 82 740 0 0.820096 0.006144 26.0083 26.9167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 600 3.2e-05 2048 180 2360 332800 175.544 56.04 1652.72 1674.52 3559.12 3532.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1070 0.000256 1024 180 600 66400 4.56061 3.4151 37.5928 163.662 209.33 209.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 910 0.001024 512 310 300 9600 0.886304 0.362976 1.76512 13.1711 16.3093 16.4209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 840 3.2e-05 1024 190 980 460800 68.3477 26.5008 466.784 824.357 1386.21 1386.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 630 6.4e-05 4096 230 1980 146944 138.513 55.6664 2197.33 1674.72 4066.4 4066.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 600 0.000512 2048 230 6500 15232 5.13494 3.41168 333.943 151.565 494.154 494.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1340 0.000256 1024 360 820 62720 5.77334 3.41366 92.1005 104.931 206.351 206.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1520 0.000512 4096 140 280 36848 6.6048 55.6708 209.27 271.591 271.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1710 0.001024 512 70 40 18928 0.364544 0.542432 17.9266 18.8753 18.9345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 630 6.4e-05 4096 230 1980 146944 138.349 55.6134 1439.76 1673.92 3307.81 3307.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 600 0.000512 2048 230 6500 15232 5.15277 3.44064 216.332 149.602 374.631 374.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1340 0.000256 1024 360 820 60928 5.75827 3.37888 58.4687 103.776 171.509 171.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1520 0.000512 4096 140 280 36736 6.61504 36.8141 209.074 252.544 252.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1710 0.001024 512 70 40 18816 0.362496 0.428032 18.9702 19.8025 19.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 630 6.4e-05 4096 230 1980 145920 138.759 55.6339 2092.61 1670.25 3957.43 3957.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 600 0.000512 2048 230 6500 15840 5.19363 3.47181 331.69 149.939 490.397 490.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1340 0.000256 1024 360 820 62400 5.79066 3.41405 87.3133 104.666 201.311 201.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1520 0.000512 4096 140 280 36840 6.6113 53.5224 209.232 269.409 269.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1710 0.001024 512 70 40 18960 0.363168 0.550912 17.9526 18.9095 18.9671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 20 280 0.000512 512 82 740 0 0.815104 0.004672 25.97 26.8662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 600 3.2e-05 2048 180 2360 337920 177.433 56.8607 2906.5 1697.34 4838.43 4811.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1070 0.000256 1024 180 600 66720 4.56202 3.41485 64.8804 165.742 238.699 238.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 910 0.001024 512 310 300 10560 0.858336 0.359872 2.91053 13.1261 17.378 17.4841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 840 3.2e-05 1024 190 980 468480 68.9259 26.8718 823.188 835.047 1754.25 1754.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 630 6.4e-05 4096 230 1980 145920 138.511 55.6093 1420.17 1669.68 3284.15 3284.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 600 0.000512 2048 230 6500 15360 5.12774 3.41773 217.863 151.058 377.57 377.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1340 0.000256 1024 360 820 61440 5.7112 3.372 58.7664 103.455 171.434 171.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1520 0.000512 4096 140 280 36720 6.61146 36.4321 209.072 252.16 252.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1710 0.001024 512 70 40 18720 0.360992 0.44688 18.9126 19.7614 19.8211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 280 0.000512 512 82 740 0 0.823296 0.00592 26.0327 26.9392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 600 3.2e-05 2048 180 2360 322560 178.176 56.3205 1875.86 1675.28 3785.93 3759.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1070 0.000256 1024 180 600 66240 4.55923 3.41402 43.8823 164.825 216.781 216.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 910 0.001024 512 310 300 9600 0.884768 0.362496 1.84579 13.2 16.4171 16.5233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 840 3.2e-05 1024 190 980 460800 68.1802 26.4739 546.339 824.349 1465.56 1465.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 630 6.4e-05 4096 230 1980 145408 138.596 55.5585 2037.67 1671.7 3903.69 3903.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 600 0.000512 2048 230 6500 15872 5.17571 3.48454 323.413 150.398 482.574 482.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1340 0.000256 1024 360 820 62464 5.7745 3.40742 85.1895 104.76 199.259 199.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1520 0.000512 4096 140 280 36864 6.61325 52.1666 209.406 268.229 268.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1710 0.001024 512 70 40 18944 0.364192 0.561056 17.9792 18.947 19.0054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 630 6.4e-05 4096 230 1980 143360 139.354 55.5705 1350.39 1672.72 3218.2 3218.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 600 0.000512 2048 230 6500 14336 5.1135 3.36134 195.956 146.818 351.347 351.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1340 0.000256 1024 360 820 61440 5.82531 3.40787 56.5281 104.953 170.842 170.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1520 0.000512 4096 140 280 36608 6.57258 35.361 208.753 250.73 250.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1710 0.001024 512 70 40 18688 0.3616 0.456928 17.789 18.6504 18.7085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 630 6.4e-05 4096 230 1980 144384 138.306 55.4067 1764.66 1665.08 3623.63 3623.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 600 0.000512 2048 230 6500 15360 5.12294 3.41968 273.998 148.458 431.107 431.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1340 0.000256 1024 360 820 61440 5.70982 3.37238 72.8275 103.373 185.407 185.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1520 0.000512 4096 140 280 36864 6.6193 45.2997 209.553 261.517 261.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1710 0.001024 512 70 40 18816 0.363808 0.4408 17.9305 18.778 18.8355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 630 6.4e-05 4096 230 1980 141312 137.766 54.9808 1206.23 1649.86 3049 3049.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 600 0.000512 2048 230 6500 15360 5.15587 3.44883 191.109 147.67 347.487 347.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1340 0.000256 1024 360 820 61440 5.73146 3.37306 51.8691 103.653 164.755 164.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1520 0.000512 4096 140 280 36480 6.57494 32.1603 208.559 247.339 247.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1710 0.001024 512 70 40 18432 0.358528 0.411424 17.6906 18.5029 18.5612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 630 6.4e-05 4096 230 1980 144000 138.93 55.5427 1810.02 1667.65 3672.31 3672.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 600 0.000512 2048 230 6500 15200 5.14109 3.4201 283.318 148.668 440.649 440.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1340 0.000256 1024 360 820 60800 5.7537 3.37914 75.3501 103.488 188.102 188.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1520 0.000512 4096 140 280 36800 6.60678 46.9126 209.471 263.032 263.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1710 0.001024 512 70 40 18800 0.361728 0.47728 18.9521 19.8328 19.8902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 20 280 0.000512 512 82 740 0 0.818656 0.006144 26.023 26.9302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 600 3.2e-05 2048 180 2360 332800 175.49 55.9692 2518.46 1675.72 4425.95 4399.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1070 0.000256 1024 180 600 66400 4.56131 3.40934 56.9878 166.893 231.952 232.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 910 0.001024 512 310 300 9600 0.883904 0.364 2.61322 13.1828 17.1756 17.2847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 840 3.2e-05 1024 190 980 460800 68.4028 26.497 711.055 825.153 1631.33 1631.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 630 6.4e-05 4096 230 1980 140800 137.89 55.0584 1260.02 1650.19 3103.33 3103.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 600 0.000512 2048 230 6500 14400 5.19373 3.45053 192.063 148.822 349.63 349.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1340 0.000256 1024 360 820 60800 5.76662 3.3816 53.8751 103.691 166.842 166.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1520 0.000512 4096 140 280 36400 6.5577 33.0056 208.247 247.854 247.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1710 0.001024 512 70 40 18400 0.3584 0.409792 17.6823 18.494 18.5526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 630 6.4e-05 4096 230 1968 148480 138.282 55.6096 2507.06 1677.03 4378.16 4378.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 600 0.000512 2048 230 6504 16000 5.16496 3.46256 217.701 149.63 376.063 376.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1340 0.000256 1024 360 816 63232 5.76294 3.41622 55.9948 105.003 170.306 170.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1520 0.000512 4096 140 288 36960 6.62938 68.1062 209.75 284.53 284.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1710 0.001024 512 70 48 18944 0.367392 0.763904 20.7196 21.8946 21.9513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 630 6.4e-05 4096 230 1968 148480 138.638 55.7311 2400.04 1675.82 4270.41 4270.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 600 0.000512 2048 230 6504 15840 5.18627 3.47062 229.344 152.53 390.632 390.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1340 0.000256 1024 360 816 63360 5.7936 3.42653 59.9939 104.922 174.266 174.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1520 0.000512 4096 140 288 36960 6.62838 37.569 209.631 253.87 253.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1710 0.001024 512 70 48 18920 0.36432 0.758944 18.4272 19.5927 19.6489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 630 6.4e-05 4096 230 1968 148224 137.987 55.6766 1438.72 1674.37 3306.92 3307.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 600 0.000512 2048 230 6504 15936 5.18454 3.47341 226.878 150.469 386.106 386.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1340 0.000256 1024 360 816 62976 5.77059 3.41402 58.9561 104.849 173.117 173.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1520 0.000512 4096 140 288 36912 6.61504 37.1102 209.575 253.344 253.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1710 0.001024 512 70 48 18912 0.362496 0.812416 18.3398 19.5596 19.6145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 630 6.4e-05 4096 230 1968 147456 138.214 55.6231 2308.72 1673.13 4175.85 4176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 600 0.000512 2048 230 6504 15744 5.15114 3.45696 144.932 150.348 303.992 304.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1340 0.000256 1024 360 816 62208 5.74653 3.40326 37.6649 104.296 151.241 151.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1520 0.000512 4096 140 288 36864 6.61907 23.8992 209.393 239.952 240.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1710 0.001024 512 70 48 18816 0.362304 0.798496 18.1686 19.3728 19.4317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 630 6.4e-05 4096 230 1968 147840 138.403 55.7169 1670.79 1674.44 3539.52 3539.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 600 0.000512 2048 230 6504 15904 5.19734 3.48262 263.218 152.585 424.584 424.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1340 0.000256 1024 360 816 63168 5.77869 3.41594 68.6332 105.012 182.971 183.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1520 0.000512 4096 140 288 36904 6.61504 43.2812 209.582 259.523 259.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1710 0.001024 512 70 48 18928 0.3648 0.490016 18.044 18.9414 18.9971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 630 6.4e-05 4096 230 1968 146944 138.518 55.6805 1050.54 1672.91 2917.82 2917.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 600 0.000512 2048 230 6504 15232 5.13334 3.42112 158.599 149.25 316.504 316.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1340 0.000256 1024 360 816 62720 5.77504 3.41606 43.3324 104.815 157.466 157.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1520 0.000512 4096 140 288 36848 6.61299 27.902 209.354 243.911 243.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1710 0.001024 512 70 48 18816 0.362496 0.955072 18.9542 20.3136 20.3687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 630 6.4e-05 4096 230 1968 148480 138.024 55.6196 1619.13 1677.23 3490.18 3490.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 600 0.000512 2048 230 6504 15872 5.17283 3.46931 238.893 150.682 398.318 398.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1340 0.000256 1024 360 816 62976 5.74733 3.40736 65.9025 104.696 179.881 179.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1520 0.000512 4096 140 288 36928 6.63162 41.984 209.752 258.412 258.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1710 0.001024 512 70 48 18880 0.36208 0.487936 17.9632 18.8574 18.9167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 630 6.4e-05 4096 230 1968 147456 137.933 55.5565 1068.35 1670.1 2932.11 2932.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 600 0.000512 2048 230 6504 15872 5.18493 3.48307 153.819 152.166 314.751 314.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1340 0.000256 1024 360 816 62464 5.78144 3.41334 43.5119 104.66 157.493 157.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1520 0.000512 4096 140 288 36864 6.63142 28.1989 209.508 244.38 244.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1710 0.001024 512 70 48 18816 0.36208 0.368544 17.9523 18.7241 18.7845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 630 6.4e-05 4096 230 1968 148608 138.309 55.7305 1764.14 1675.25 3633.59 3633.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 600 0.000512 2048 230 6504 15840 5.18758 3.46157 276.443 150.467 435.661 435.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1340 0.000256 1024 360 816 62784 5.77757 3.41574 72.3474 104.522 186.19 186.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1520 0.000512 4096 140 288 36864 6.61062 45.8389 209.251 261.744 261.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1710 0.001024 512 70 48 18864 0.362272 0.514592 16.8551 17.7761 17.8354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 630 6.4e-05 4096 230 1968 147456 137.833 55.597 1225.62 1669.15 3088.38 3088.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 600 0.000512 2048 230 6504 15552 5.14022 3.44269 190.794 152.365 351.846 351.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1340 0.000256 1024 360 816 62208 5.71357 3.39149 50.5763 103.848 163.657 163.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1520 0.000512 4096 140 288 36720 6.60218 32.4714 208.862 247.981 248.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1710 0.001024 512 70 48 18720 0.36384 0.378336 17.8601 18.6451 18.7022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 630 6.4e-05 4096 230 1968 148480 138.124 55.696 1672.46 1675.68 3542.14 3542.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 600 0.000512 2048 230 6504 15680 5.14006 3.45117 260.369 149.052 418.115 418.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1340 0.000256 1024 360 816 62720 5.72157 3.39379 68.4563 104.099 181.798 181.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1520 0.000512 4096 140 288 36880 6.61914 43.4545 209.369 259.487 259.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1710 0.001024 512 70 48 18880 0.364512 0.497152 19.114 20.0171 20.0765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 630 6.4e-05 4096 230 1968 148480 137.932 55.6167 1196.88 1677.55 3068.15 3068.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 600 0.000512 2048 230 6504 15360 5.10714 3.41443 182.931 150.461 342.014 342.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1340 0.000256 1024 360 816 61440 5.69766 3.36576 48.6513 103.438 161.28 161.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1520 0.000512 4096 140 288 36800 6.62032 31.3629 209.552 247.578 247.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1710 0.001024 512 70 48 18720 0.360448 0.396672 17.8789 18.6762 18.7331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 630 6.4e-05 4096 230 1968 147456 138.022 55.6061 2127.43 1674.45 3995.68 3995.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 600 0.000512 2048 230 6504 15744 5.14669 3.45498 334.86 149.988 493.547 493.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1340 0.000256 1024 360 816 62208 5.75155 3.40134 87.6989 104.384 201.363 201.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1520 0.000512 4096 140 288 36864 6.61722 55.5709 209.568 271.798 271.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1710 0.001024 512 70 48 18816 0.366528 0.634592 16.8451 17.8888 17.9447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 630 6.4e-05 4096 230 1968 144384 138.288 55.3944 1341.67 1666.7 3202.21 3202.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 600 0.000512 2048 230 6504 15360 5.12454 3.41635 208.13 148.569 365.338 365.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1340 0.000256 1024 360 816 61440 5.70947 3.37024 55.5707 103.485 168.262 168.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1520 0.000512 4096 140 288 36672 6.59766 35.2713 209.041 250.952 251.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1710 0.001024 512 70 48 18624 0.362336 0.409568 17.833 18.6484 18.7055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 630 6.4e-05 4096 230 1968 147200 138.833 55.7747 2089.65 1675.48 3959.91 3960.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 600 0.000512 2048 230 6504 15600 5.19331 3.45958 325.747 149.092 483.597 483.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1340 0.000256 1024 360 816 62400 5.78195 3.41632 86.2561 104.43 200.016 200.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1520 0.000512 4096 140 288 36900 6.62317 54.9888 209.779 271.437 271.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1710 0.001024 512 70 48 18800 0.362496 0.648384 17.9276 18.9805 19.0382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 630 6.4e-05 4096 230 1968 144000 138.947 55.5545 1392.44 1667.67 3254.78 3254.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 600 0.000512 2048 230 6504 15200 5.14166 3.41478 215.044 146.562 370.264 370.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1340 0.000256 1024 360 816 60800 5.75789 3.37533 57.4046 103.502 170.169 170.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1520 0.000512 4096 140 288 36800 6.62352 37.4026 209.799 253.87 253.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1710 0.001024 512 70 48 18600 0.36144 0.44272 17.8655 18.7138 18.7737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 630 6.4e-05 4096 230 1968 146944 138.488 55.665 2050.17 1674.54 3919.03 3919.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 600 0.000512 2048 230 6504 15232 5.1328 3.42384 312.049 150.404 471.11 471.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1340 0.000256 1024 360 816 62720 5.77306 3.41085 84.8746 104.923 199.109 199.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1520 0.000512 4096 140 288 36848 6.62077 53.765 209.562 269.992 270.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1710 0.001024 512 70 48 18816 0.360768 0.60336 17.9138 18.9186 18.9768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 630 6.4e-05 4096 230 1968 146944 138.367 55.6045 1355.49 1675.18 3224.82 3224.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 600 0.000512 2048 230 6504 15232 5.15158 3.44109 206.685 151.796 367.178 367.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1340 0.000256 1024 360 816 60928 5.75597 3.38022 54.9632 103.87 168.097 168.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1520 0.000512 4096 140 288 36736 6.61299 35.4202 209.555 251.632 251.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1710 0.001024 512 70 48 18592 0.361536 0.467264 18.8915 19.7629 19.8205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 630 6.4e-05 4096 230 1968 145920 138.766 55.636 1966.57 1669.31 3830.46 3830.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 600 0.000512 2048 230 6504 15840 5.18848 3.47379 314.684 149.867 473.316 473.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1340 0.000256 1024 360 816 62400 5.79946 3.41606 82.1878 104.602 196.131 196.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1520 0.000512 4096 140 288 36840 6.61299 52.3404 209.412 268.41 268.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1710 0.001024 512 70 48 18840 0.362816 0.6144 17.9171 18.9363 18.9932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 630 6.4e-05 4096 230 1968 145920 138.544 55.6107 1272.03 1669.86 3136.2 3136.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 600 0.000512 2048 230 6504 15360 5.11779 3.42035 198.482 151.053 358.174 358.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1340 0.000256 1024 360 816 61440 5.7129 3.37715 53.0999 103.462 165.778 165.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1520 0.000512 4096 140 288 36720 6.61914 33.4438 209.379 249.484 249.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1710 0.001024 512 70 48 18720 0.363872 0.47952 17.9201 18.8029 18.8622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 630 6.4e-05 4096 230 1968 147456 137.948 55.5578 1903.77 1671.1 3768.55 3768.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 600 0.000512 2048 230 6504 15872 5.18477 3.48266 301.746 151.151 461.665 461.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1340 0.000256 1024 360 816 62464 5.77552 3.40602 78.7217 104.697 192.73 192.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1520 0.000512 4096 140 288 36864 6.63264 49.9218 209.584 266.181 266.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1710 0.001024 512 70 48 18816 0.361856 0.611872 19.0033 20.0172 20.0753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 630 6.4e-05 4096 230 1968 147456 137.962 55.5684 1288.08 1671.4 3153.18 3153.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 600 0.000512 2048 230 6504 14336 5.11235 3.36224 181.921 146.734 337.233 337.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1340 0.000256 1024 360 816 61440 5.8281 3.41078 52.5413 104.87 166.78 166.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1520 0.000512 4096 140 288 36608 6.58986 33.7003 208.902 249.234 249.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1710 0.001024 512 70 48 18688 0.3608 0.477184 17.9172 18.7974 18.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 630 6.4e-05 4096 230 1975 147968 138.443 55.6073 2875.83 1691.52 4761.58 4761.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 600 0.000512 2048 230 6500 16000 5.16845 3.46362 247.182 153.77 409.688 409.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1340 0.000256 1024 360 825 62720 5.78586 3.42109 64.786 105.904 180.025 180.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1520 0.000512 4096 140 300 36864 6.61923 81.0609 211.566 299.293 299.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1710 0.001024 512 70 50 18912 0.367904 0.896224 19.1529 20.4587 20.5148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 630 6.4e-05 4096 230 1975 147840 139.099 55.7348 2300.46 1675.7 4171.18 4171.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 600 0.000512 2048 230 6500 16000 5.18234 3.46931 221.444 149.944 380.145 380.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1340 0.000256 1024 360 825 62720 5.8089 3.42486 58.0117 104.919 172.294 172.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1520 0.000512 4096 140 300 36880 6.61709 37.3105 209.662 253.632 253.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1710 0.001024 512 70 50 18920 0.362752 0.753824 19.5317 20.6923 20.7483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 630 6.4e-05 4096 230 1975 147200 138.985 55.6984 2160.41 1675.2 4030.47 4030.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 600 0.000512 2048 230 6500 15680 5.14829 3.4488 141.236 150.075 300.009 300.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1340 0.000256 1024 360 825 62080 5.74934 3.38787 37.5274 104.067 150.862 150.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1520 0.000512 4096 140 300 36800 6.61328 68.3318 209.347 284.337 284.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1710 0.001024 512 70 50 18880 0.370688 0.779136 20.0577 21.2496 21.3075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 630 6.4e-05 4096 230 1975 147456 138.346 55.6701 1494.18 1672.8 3361.18 3361.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 600 0.000512 2048 230 6500 16128 5.17683 3.47136 237.669 149.469 395.89 395.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1340 0.000256 1024 360 825 62592 5.78819 3.41549 61.9089 104.748 175.995 176.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1520 0.000512 4096 140 300 36864 6.62832 39.9459 209.583 256.203 256.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1710 0.001024 512 70 50 18912 0.364544 0.82944 18.431 19.6652 19.7215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 630 6.4e-05 4096 230 1975 147456 138.242 55.6292 2318.52 1672.62 4185.18 4185.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 600 0.000512 2048 230 6500 15744 5.15027 3.45907 150.429 152.08 311.217 311.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1340 0.000256 1024 360 825 62208 5.75283 3.40054 39.8871 104.265 153.433 153.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1520 0.000512 4096 140 300 36768 6.61789 25.7117 209.274 241.646 241.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1710 0.001024 512 70 50 18816 0.366528 0.817152 18.1556 19.3808 19.4378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 630 6.4e-05 4096 230 1975 146944 138.763 55.7308 1606.26 1674.24 3475.16 3475.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 600 0.000512 2048 230 6500 16128 5.19034 3.48042 255.037 150.549 414.359 414.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1340 0.000256 1024 360 825 62720 5.79565 3.42016 66.47 104.847 180.66 180.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1520 0.000512 4096 140 300 36848 6.62499 43.2905 209.716 259.676 259.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1710 0.001024 512 70 50 18872 0.362016 0.495776 18.1239 19.0231 19.0797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 630 6.4e-05 4096 230 1975 146944 138.538 55.6718 1020.07 1674.71 2889.16 2889.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 600 0.000512 2048 230 6500 15680 5.12042 3.42426 156.685 148.293 313.627 313.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1340 0.000256 1024 360 825 62720 5.77414 3.4183 42.3707 104.92 156.612 156.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1520 0.000512 4096 140 300 36736 6.61424 27.6219 209.412 243.691 243.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1710 0.001024 512 70 50 18816 0.360704 0.935936 17.9316 19.2699 19.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 630 6.4e-05 4096 230 1975 147456 138.568 55.621 1664.18 1675.59 3534.14 3534.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 600 0.000512 2048 230 6500 15872 5.17299 3.46726 250.227 150.596 409.573 409.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1340 0.000256 1024 360 825 62464 5.78144 3.41254 69.1426 104.591 183.058 183.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1520 0.000512 4096 140 300 36800 6.61734 44.9753 209.324 260.961 261.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1710 0.001024 512 70 50 18880 0.362912 0.520736 17.9265 18.8534 18.9112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 630 6.4e-05 4096 230 1975 145408 138.593 55.5601 1091.13 1670.87 2956.32 2956.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 600 0.000512 2048 230 6500 15872 5.18672 3.4816 159.255 151.159 319.182 319.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1340 0.000256 1024 360 825 62464 5.77766 3.40928 45.9448 104.696 159.954 160.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1520 0.000512 4096 140 300 36736 6.62528 30.1855 209.352 246.205 246.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1710 0.001024 512 70 50 18816 0.364288 0.401088 17.9307 18.7374 18.7965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 630 6.4e-05 4096 230 1975 147456 138.856 55.7092 1757.89 1676.41 3629.04 3629.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 600 0.000512 2048 230 6500 15840 5.18925 3.46205 276.689 149.273 434.714 434.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1340 0.000256 1024 360 825 62208 5.77926 3.40941 72.6437 104.61 186.57 186.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1520 0.000512 4096 140 300 36792 6.61504 47.3992 209.504 263.563 263.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1710 0.001024 512 70 50 18864 0.361472 0.548288 17.931 18.8834 18.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 630 6.4e-05 4096 230 1975 145152 138.599 55.5971 1241.87 1670.22 3106.45 3106.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 600 0.000512 2048 230 6500 15552 5.13869 3.44474 195.442 150.33 354.458 354.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1340 0.000256 1024 360 825 61056 5.76118 3.38384 51.7743 103.91 164.959 165.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1520 0.000512 4096 140 300 36720 6.61568 34.4596 209.449 250.568 250.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1710 0.001024 512 70 50 18720 0.362368 0.404992 18.9296 19.7382 19.7963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 630 6.4e-05 4096 230 1975 147200 138.683 55.6752 1703.89 1675.66 3574.08 3574.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 600 0.000512 2048 230 6500 15680 5.14774 3.44678 265.779 152.212 426.687 426.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1340 0.000256 1024 360 825 62080 5.74278 3.38944 70.8298 104.098 184.189 184.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1520 0.000512 4096 140 300 36800 6.61661 46.3807 209.405 262.445 262.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1710 0.001024 512 70 50 18880 0.362496 0.520896 17.9384 18.8637 18.9204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 630 6.4e-05 4096 230 1975 145920 138.737 55.6034 1188.91 1676.34 3059.77 3059.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 600 0.000512 2048 230 6500 15360 5.10973 3.41197 184.129 147.236 339.99 340.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1340 0.000256 1024 360 825 61440 5.69904 3.37165 49.8401 103.363 162.402 162.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1520 0.000512 4096 140 300 36640 6.59251 32.8652 209.006 248.509 248.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1710 0.001024 512 70 50 18720 0.36288 0.403456 17.8852 18.6934 18.7541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 630 6.4e-05 4096 230 1975 147456 138.026 55.5963 2083.51 1674.4 3951.71 3951.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 600 0.000512 2048 230 6500 15744 5.14262 3.45718 325.507 149.987 484.196 484.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1340 0.000256 1024 360 825 62208 5.74605 3.40173 86.6732 104.383 200.332 200.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1520 0.000512 4096 140 300 36768 6.62051 56.2036 209.506 272.374 272.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1710 0.001024 512 70 50 18816 0.362496 0.649216 17.9179 18.9729 19.0313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 630 6.4e-05 4096 230 1975 144384 138.341 55.3833 1372.7 1665.41 3232 3232.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 600 0.000512 2048 230 6500 15360 5.12774 3.41542 211.809 148.482 368.939 369.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1340 0.000256 1024 360 825 61440 5.70819 3.36746 57.7222 103.403 170.333 170.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1520 0.000512 4096 140 300 36672 6.6161 37.7772 209.33 253.764 253.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1710 0.001024 512 70 50 18624 0.360064 0.434144 17.8424 18.6795 18.7371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 630 6.4e-05 4096 230 1975 147200 138.812 55.7682 2084.69 1674.1 3953.55 3953.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 600 0.000512 2048 230 6500 15600 5.18915 3.46675 321.314 149.003 479.075 479.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1340 0.000256 1024 360 825 62400 5.77187 3.41242 86.6561 104.348 200.317 200.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1520 0.000512 4096 140 300 36800 6.62413 56.5699 209.528 272.767 272.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1710 0.001024 512 70 50 18800 0.360448 0.669952 17.934 19.0083 19.0669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 630 6.4e-05 4096 230 1975 144000 138.915 55.5601 1377.38 1667.63 3239.66 3239.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 600 0.000512 2048 230 6500 15200 5.14835 3.41402 211.193 147.624 367.48 367.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1340 0.000256 1024 360 825 60800 5.75517 3.37715 57.4718 103.501 170.234 170.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1520 0.000512 4096 140 300 36600 6.59952 38.4303 209.181 254.255 254.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1710 0.001024 512 70 50 18600 0.360448 0.459488 17.8414 18.7048 18.7624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 630 6.4e-05 4096 230 1975 146944 138.513 55.6635 2011.65 1674.68 3880.69 3880.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 600 0.000512 2048 230 6500 15680 5.11776 3.42557 314.384 150.413 473.446 473.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1340 0.000256 1024 360 825 62720 5.77488 3.41533 85.0347 104.927 199.289 199.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1520 0.000512 4096 140 300 36736 6.61286 54.825 209.439 270.922 270.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1710 0.001024 512 70 50 18816 0.362496 0.607104 17.9309 18.9426 19.0013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 630 6.4e-05 4096 230 1975 146944 138.371 55.5979 1323.95 1674.04 3192.13 3192.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 600 0.000512 2048 230 6500 15232 5.15123 3.44208 201.721 148.563 358.977 359.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1340 0.000256 1024 360 825 60928 5.75926 3.37856 54.4227 103.797 167.484 167.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1520 0.000512 4096 140 300 36512 6.5721 35.7818 208.67 251.067 251.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1710 0.001024 512 70 50 18592 0.361472 0.477184 16.7126 17.5932 17.6485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 630 6.4e-05 4096 230 1975 145920 138.773 55.6257 1935.06 1669.21 3798.84 3798.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 600 0.000512 2048 230 6500 15840 5.18867 3.47264 307.659 149.855 466.279 466.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1340 0.000256 1024 360 825 62400 5.78986 3.82522 81.9142 104.585 196.246 196.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1520 0.000512 4096 140 300 36720 6.61267 52.9161 209.198 268.771 268.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1710 0.001024 512 70 50 18840 0.362784 0.624672 17.9487 18.9784 19.0342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 630 6.4e-05 4096 230 1975 145920 138.547 55.6114 1285.1 1669.97 3149.4 3149.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 600 0.000512 2048 230 6500 15360 5.13491 3.42016 195.463 147.911 352.032 352.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1340 0.000256 1024 360 825 61440 5.71216 3.37306 53.9685 103.477 166.659 166.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1520 0.000512 4096 140 300 36480 6.57578 34.7013 208.587 249.907 249.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1710 0.001024 512 70 50 18720 0.362048 0.496736 17.863 18.7637 18.8201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 630 6.4e-05 4096 230 1975 145408 138.592 55.544 1847.97 1670.51 3712.8 3712.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 600 0.000512 2048 230 6500 15872 5.17878 3.48525 294.917 150.081 453.764 453.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1340 0.000256 1024 360 825 62464 5.77392 3.408 78.3549 104.684 192.35 192.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1520 0.000512 4096 140 300 36736 6.60912 50.5493 209.329 266.531 266.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1710 0.001024 512 70 50 18816 0.3624 0.641024 18.9759 20.0222 20.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 630 6.4e-05 4096 230 1975 143360 139.376 55.5719 1296.65 1672.56 3164.32 3164.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 600 0.000512 2048 230 6500 14336 5.10995 3.36394 185.835 147.853 342.262 342.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1340 0.000256 1024 360 825 61440 5.83024 3.41168 54.4947 104.943 168.809 168.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1520 0.000512 4096 140 300 36608 6.6151 35.8944 209.504 252.057 252.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1710 0.001024 512 70 50 18688 0.362272 0.523968 17.9379 18.8661 18.9215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 630 6.4e-05 4096 230 1984 148480 138.126 55.6113 2256.84 1676.61 4127.36 4127.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 600 0.000512 2048 230 6496 16000 5.16426 3.46765 216.116 151.379 376.232 376.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1340 0.000256 1024 360 832 62208 5.7992 3.41706 56.1037 104.972 170.421 170.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1520 0.000512 4096 140 288 36960 6.62874 35.4023 209.705 251.778 251.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1710 0.001024 512 70 64 18784 0.363232 0.933888 18.4916 19.832 19.8922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 630 6.4e-05 4096 230 1984 148480 138.422 55.6234 2359.25 1676.86 4230.33 4230.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 600 0.000512 2048 230 6496 15872 5.16992 3.46336 138.775 150.37 297.882 297.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1340 0.000256 1024 360 832 61952 5.79514 3.40445 36.467 104.674 150.472 150.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1520 0.000512 4096 140 288 36928 6.63347 63.3873 209.717 279.78 279.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1710 0.001024 512 70 64 18752 0.368128 0.9464 20.0081 21.3658 21.4227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 630 6.4e-05 4096 230 1984 148480 138.695 55.7302 2321.8 1675.51 4191.9 4192.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 600 0.000512 2048 230 6496 15840 5.18746 3.468 218.754 151.512 379.023 379.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1340 0.000256 1024 360 832 62080 5.83987 3.42858 57.5758 104.905 171.878 171.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1520 0.000512 4096 140 288 36960 6.62061 35.9506 209.604 252.218 252.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1710 0.001024 512 70 64 18760 0.364544 0.966528 18.3697 19.7436 19.8025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 630 6.4e-05 4096 230 1984 148480 138.343 55.6989 2194.83 1676.78 4065.83 4065.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 600 0.000512 2048 230 6496 15680 5.14189 3.44333 139.664 155.002 303.355 303.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1340 0.000256 1024 360 832 61440 5.77382 3.39008 36.9032 104.175 150.372 150.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1520 0.000512 4096 140 288 36880 6.61238 23.5274 209.517 239.703 239.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1710 0.001024 512 70 64 18720 0.362176 0.954144 18.9964 20.3534 20.4159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 630 6.4e-05 4096 230 1984 148224 137.925 55.6743 1527.21 1672.43 3393.41 3393.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 600 0.000512 2048 230 6496 15936 5.18362 3.4729 238.401 149.387 396.545 396.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1340 0.000256 1024 360 832 62208 5.79366 3.4105 62.8261 104.725 176.883 176.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1520 0.000512 4096 140 288 36912 6.62368 39.0208 209.332 255.02 255.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 1710 0.001024 512 70 64 18768 0.36304 1.12515 18.0853 19.6164 19.6731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 630 6.4e-05 4096 230 1984 147456 138.036 55.6119 970.159 1673.25 2837.23 2837.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 600 0.000512 2048 230 6496 15744 5.13875 3.45702 151.451 150.972 311.122 311.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1340 0.000256 1024 360 832 61440 5.77942 3.40378 40.2063 104.308 153.825 153.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1520 0.000512 4096 140 288 36864 6.61914 25.2397 209.406 241.309 241.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1710 0.001024 512 70 64 18720 0.362496 1.1143 18.9993 20.5184 20.5749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 630 6.4e-05 4096 230 1984 147840 138.41 55.7286 1499.99 1674.44 3368.74 3368.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 600 0.000512 2048 230 6496 15904 5.1953 3.4775 234.118 152.712 395.601 395.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1340 0.000256 1024 360 832 61824 5.82707 3.41491 61.7124 104.856 175.938 176.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1520 0.000512 4096 140 288 36904 6.61501 38.9289 209.576 255.161 255.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1710 0.001024 512 70 64 18760 0.362688 0.577984 19.1468 20.1304 20.1875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 630 6.4e-05 4096 230 1984 146944 138.53 55.6727 962.801 1674.35 2831.52 2831.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 600 0.000512 2048 230 6496 15232 5.13565 3.42266 143.452 149.379 301.49 301.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1340 0.000256 1024 360 832 61824 5.81094 3.41379 39.5586 104.908 153.813 153.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1520 0.000512 4096 140 288 36848 6.61709 25.2508 209.533 241.443 241.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 1710 0.001024 512 70 64 18704 0.364544 1.00557 17.9547 19.3663 19.4217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 630 6.4e-05 4096 230 1984 147840 138.696 55.7489 2190.16 1673.48 4058.26 4058.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 600 0.000512 2048 230 6496 14784 5.148 3.40592 114.572 145.713 268.938 269.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1340 0.000256 1024 360 832 61824 5.83994 3.42742 32.7399 104.907 147.047 147.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1520 0.000512 4096 140 288 36792 6.6153 20.8535 209.382 236.895 236.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1710 0.001024 512 70 64 18648 0.362112 0.995616 18.9957 20.3959 20.4513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 630 6.4e-05 4096 230 1984 148480 138.129 55.6014 1534.04 1677.17 3405.11 3405.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 600 0.000512 2048 230 6496 15872 5.16819 3.47238 226.953 152.841 388.538 388.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1340 0.000256 1024 360 832 61952 5.78774 3.40819 62.3968 104.694 176.419 176.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1520 0.000512 4096 140 288 36928 6.62938 39.5661 209.744 255.985 256.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1710 0.001024 512 70 64 18752 0.364544 0.608576 18.109 19.1244 19.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 630 6.4e-05 4096 230 1984 147456 137.967 55.5601 1029.25 1670.77 2893.72 2893.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 600 0.000512 2048 230 6496 15872 5.18413 3.48003 145.83 150.101 304.701 304.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1340 0.000256 1024 360 832 61440 5.82509 3.408 41.7602 104.701 155.819 155.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1520 0.000512 4096 140 288 36864 6.62486 27.1722 209.588 243.429 243.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1710 0.001024 512 70 64 18688 0.364544 0.458272 19.0365 19.9012 19.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 630 6.4e-05 4096 230 1984 144384 138.301 55.3809 835.912 1666.9 2696.68 2696.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 600 0.000512 2048 230 6496 15360 5.12272 3.41677 117.799 147.527 273.971 274.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1340 0.000256 1024 360 832 59904 5.78106 3.37226 33.9688 103.496 146.747 146.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1520 0.000512 4096 140 288 36672 6.59552 22.8489 209.068 238.555 238.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1710 0.001024 512 70 64 18624 0.364544 0.940032 19.0095 20.3579 20.4145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 630 6.4e-05 4096 230 1984 148608 138.293 55.724 2167.98 1675.22 4037.39 4037.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 600 0.000512 2048 230 6496 15840 5.17946 3.47018 337.776 150.254 496.784 496.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1340 0.000256 1024 360 832 61632 5.81299 3.40986 88.808 104.537 202.696 202.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1520 0.000512 4096 140 288 36864 6.61821 55.6915 209.285 271.637 271.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1710 0.001024 512 70 64 18720 0.360992 0.845824 16.8772 18.1273 18.1856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 630 6.4e-05 4096 230 1984 147456 137.87 55.58 1367.44 1669.45 3230.51 3230.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 600 0.000512 2048 230 6496 15552 5.14026 3.43859 208.948 148.171 365.799 365.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1340 0.000256 1024 360 832 61056 5.76803 3.38739 55.9145 103.865 169.063 169.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1520 0.000512 4096 140 288 36720 6.60003 34.7548 208.901 250.3 250.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1710 0.001024 512 70 64 18576 0.360064 0.54688 17.8824 18.8308 18.8889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 630 6.4e-05 4096 230 1984 145152 138.852 55.6763 1105.58 1669.46 2969.74 2969.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 600 0.000512 2048 230 6496 14688 5.13434 3.37034 164.473 147.886 320.966 321.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1340 0.000256 1024 360 832 60480 5.87936 3.41178 46.0484 104.704 160.176 160.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1520 0.000512 4096 140 288 36720 6.60323 29.0752 209.24 244.96 245.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1710 0.001024 512 70 64 18576 0.362496 0.502112 17.9318 18.8383 18.8953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 630 6.4e-05 4096 230 1984 148480 138.109 55.6834 2024.82 1676.91 3895.7 3895.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 600 0.000512 2048 230 6496 15680 5.13469 3.4505 311.631 149.986 470.302 470.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1340 0.000256 1024 360 832 61440 5.76986 3.392 82.5221 104.173 195.989 196.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1520 0.000512 4096 140 288 36880 6.62048 52.1989 209.535 268.397 268.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1710 0.001024 512 70 64 18720 0.362496 0.778048 17.9375 19.1182 19.1738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 630 6.4e-05 4096 230 1984 148480 137.953 55.6045 1373.46 1677.7 3244.88 3245.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 600 0.000512 2048 230 6496 15360 5.10195 3.41091 205.923 149.422 363.96 364.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1340 0.000256 1024 360 832 60160 5.75664 3.36944 54.8321 103.444 167.531 167.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1520 0.000512 4096 140 288 36800 6.61814 35.6087 209.578 251.846 251.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1710 0.001024 512 70 64 18560 0.360192 0.589824 18.9421 19.9355 19.9923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 630 6.4e-05 4096 230 1984 145920 138.521 55.6108 1129.12 1669.93 2993.36 2993.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 600 0.000512 2048 230 6496 15360 5.13059 3.4233 171.672 150.024 330.348 330.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1340 0.000256 1024 360 832 59520 5.80288 3.38022 45.7192 103.476 158.503 158.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1520 0.000512 4096 140 288 36720 6.61709 29.6989 209.765 246.124 246.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1710 0.001024 512 70 64 18480 0.361568 0.54272 17.8789 18.8259 18.8865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 630 6.4e-05 4096 230 1984 147456 138.033 55.6073 1899.57 1674.42 3767.8 3767.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 600 0.000512 2048 230 6496 15744 5.14685 3.45702 296.393 148.937 454.033 454.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1340 0.000256 1024 360 832 61440 5.77408 3.39997 78.3504 104.384 192.037 192.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1520 0.000512 4096 140 288 36864 6.61546 49.1783 209.551 265.387 265.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1710 0.001024 512 70 64 18720 0.362496 0.74544 17.9574 19.106 19.1631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 630 6.4e-05 4096 230 1984 144384 138.28 55.3902 1209.24 1664.92 3068 3068.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 600 0.000512 2048 230 6496 15360 5.11782 3.41456 189.007 149.505 347.148 347.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1340 0.000256 1024 360 832 59904 5.77648 3.37155 49.9265 103.369 162.578 162.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1520 0.000512 4096 140 288 36672 6.59936 32.641 208.812 248.096 248.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1710 0.001024 512 70 64 18624 0.363296 0.50016 17.9404 18.847 18.9053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 630 6.4e-05 4096 230 1984 142848 137.91 55.1567 1044.29 1659.2 2896.72 2896.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 600 0.000512 2048 230 6496 14976 5.10333 3.38125 160.839 147.206 316.628 316.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1340 0.000256 1024 360 832 59904 5.70061 3.34038 44.0193 102.598 155.79 155.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1520 0.000512 4096 140 288 36576 6.59661 27.9892 209.067 243.694 243.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1710 0.001024 512 70 64 18432 0.359936 0.423936 17.8903 18.7152 18.7771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 630 6.4e-05 4096 230 1984 147200 138.808 55.7604 1872.42 1675.31 3742.47 3742.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 600 0.000512 2048 230 6496 15600 5.1872 3.46922 289.82 151.198 449.784 449.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1340 0.000256 1024 360 832 61600 5.81536 3.41197 77.393 104.421 191.167 191.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1520 0.000512 4096 140 288 36900 6.6216 48.5945 209.747 265.006 265.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1710 0.001024 512 70 64 18700 0.362208 0.76624 17.9855 19.158 19.2126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 630 6.4e-05 4096 230 1984 144000 138.916 55.5466 1279.94 1667.48 3142.05 3142.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 600 0.000512 2048 230 6496 15200 5.13955 3.41965 195.481 148.666 352.801 352.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1340 0.000256 1024 360 832 60800 5.75494 3.37904 53.2884 103.493 166.043 166.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1520 0.000512 4096 140 288 36800 6.62512 34.1203 209.775 250.564 250.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1710 0.001024 512 70 64 18600 0.363776 0.532896 19.0361 19.9762 20.0335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 630 6.4e-05 4096 230 1984 144000 139.89 55.7565 1063.96 1674.78 2934.55 2934.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 600 0.000512 2048 230 6496 14400 5.20986 3.44058 154.532 150.609 313.893 313.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1340 0.000256 1024 360 832 60000 5.81699 3.38739 44.3641 103.515 157.208 157.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1520 0.000512 4096 140 288 36600 6.60845 28.8185 209.007 244.476 244.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1710 0.001024 512 70 64 18300 0.359136 0.46048 17.7977 18.661 18.7165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 630 6.4e-05 4096 230 1984 146944 138.473 55.6875 1817.46 1674.38 3686.17 3686.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 600 0.000512 2048 230 6496 15232 5.13386 3.41629 274.396 149.331 432.378 432.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1340 0.000256 1024 360 832 61824 5.81136 3.41043 75.2396 104.91 189.5 189.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1520 0.000512 4096 140 288 36848 6.61568 47.0521 209.535 263.246 263.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1710 0.001024 512 70 64 18704 0.363072 0.698112 17.9569 19.0608 19.1195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 630 6.4e-05 4096 230 1984 146944 138.378 55.6134 1270.63 1675.31 3140.1 3140.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 600 0.000512 2048 230 6496 15232 5.1607 3.448 191.902 149.693 350.306 350.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1340 0.000256 1024 360 832 60928 5.76614 3.38045 51.9816 103.878 165.13 165.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1520 0.000512 4096 140 288 36736 6.6215 32.8166 209.573 249.054 249.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1710 0.001024 512 70 64 18592 0.364256 0.5728 16.9082 17.8869 17.9452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 630 6.4e-05 4096 230 1984 145152 138.95 55.6803 1033.9 1675.62 2904.31 2904.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 600 0.000512 2048 230 6496 13440 5.11021 3.34032 140.673 147.701 296.925 297.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1340 0.000256 1024 360 832 59136 5.68016 3.31107 42.0894 101.6 152.804 152.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1520 0.000512 4096 140 288 36624 6.62006 27.8677 209.537 244.069 244.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1710 0.001024 512 70 64 18480 0.362496 0.48128 17.9522 18.838 18.8954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 630 6.4e-05 4096 230 1984 145920 138.82 55.6438 1783.81 1669.06 3647.51 3647.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 600 0.000512 2048 230 6496 15840 5.19318 3.47434 279.265 149.861 437.9 438.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1340 0.000256 1024 360 832 61440 5.83632 3.41859 72.6653 104.586 186.637 186.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1520 0.000512 4096 140 288 36840 6.62317 46.2281 209.382 262.28 262.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1710 0.001024 512 70 64 18600 0.362496 0.733184 17.8822 19.019 19.0773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 630 6.4e-05 4096 230 1984 145920 138.516 55.613 1266.68 1669.65 3130.62 3130.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 600 0.000512 2048 230 6496 15360 5.12653 3.42269 195.357 148.951 352.959 353.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1340 0.000256 1024 360 832 59520 5.80442 3.37715 51.6946 104.055 165.064 165.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1520 0.000512 4096 140 288 36720 6.62717 34.218 209.377 250.266 250.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1710 0.001024 512 70 64 18480 0.361632 0.6184 17.8803 18.9011 18.9601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 630 6.4e-05 4096 230 1984 144000 139.331 55.6699 1039.05 1669.98 2904.2 2904.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 600 0.000512 2048 230 6496 14400 5.07165 3.32486 151.894 148.905 309.299 309.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1340 0.000256 1024 360 832 60480 5.8984 3.4257 43.3532 104.884 157.687 157.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1520 0.000512 4096 140 288 36360 6.55197 28.0819 208.046 242.722 242.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1710 0.001024 512 70 64 18360 0.360448 0.52528 16.7132 17.6421 17.7004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 630 6.4e-05 4096 230 1984 147456 137.932 55.5576 1797.58 1671.89 3663.13 3663.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 600 0.000512 2048 230 6496 15872 5.18042 3.48019 282.628 149.118 440.511 440.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1340 0.000256 1024 360 832 61440 5.81587 3.41043 74.0903 104.765 188.211 188.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1520 0.000512 4096 140 288 36864 6.6248 47.214 209.731 263.612 263.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1710 0.001024 512 70 64 18688 0.364288 0.765664 17.9957 19.167 19.2253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 630 6.4e-05 4096 230 1984 147456 138.007 55.5706 1218.58 1670.87 3083.21 3083.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 600 0.000512 2048 230 6496 14336 5.11235 3.36486 173.416 149.864 331.859 331.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1340 0.000256 1024 360 832 61440 5.8352 3.41315 50.4668 104.837 164.683 164.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1520 0.000512 4096 140 288 36608 6.6008 31.2996 208.83 246.774 246.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1710 0.001024 512 70 64 18432 0.362112 0.59392 17.8584 18.8567 18.9153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 630 6.4e-05 4096 230 1984 141312 137.748 54.9863 1071.58 1649.78 2914.27 2914.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 600 0.000512 2048 230 6496 15360 5.15696 3.45088 167.454 146.613 322.777 322.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1340 0.000256 1024 360 832 58368 5.87328 3.3753 43.7615 103.661 156.802 156.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1520 0.000512 4096 140 288 36480 6.59866 29.0734 208.847 244.563 244.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1710 0.001024 512 70 64 18432 0.364544 0.540256 17.9428 18.889 18.9485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 630 6.4e-05 4096 230 2000 144896 139.253 55.6174 2287.35 1677.06 4159.45 4159.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 600 0.000512 2048 230 6520 15872 5.16717 3.46522 218.386 152.523 379.643 379.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1340 0.000256 1024 360 840 62720 5.77805 3.41811 58.0093 104.997 172.33 172.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1520 0.000512 4096 140 280 37024 6.62355 35.4556 210.306 252.43 252.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1710 0.001024 512 70 40 19040 0.36416 0.600192 18.2376 19.246 19.3028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 630 6.4e-05 4096 230 2000 144384 139.602 55.6191 2388.97 1677.06 4261.42 4261.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 600 0.000512 2048 230 6520 15872 5.17434 3.46726 141.196 153.064 302.999 303.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1340 0.000256 1024 360 840 62464 5.77222 3.40992 37.3802 104.689 151.377 151.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1520 0.000512 4096 140 280 36992 6.62845 65.065 209.922 281.659 281.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1710 0.001024 512 70 40 19008 0.368384 0.6144 19.3055 20.33 20.3878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 630 6.4e-05 4096 230 2000 144640 139.612 55.7302 1572.25 1675.53 3443.29 3443.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 600 0.000512 2048 230 6520 15840 5.17664 3.46883 248.478 150.404 407.63 407.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1340 0.000256 1024 360 840 62720 5.80022 3.42605 66.3589 104.907 180.618 180.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1520 0.000512 4096 140 280 37000 6.62291 40.0838 209.512 256.263 256.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1710 0.001024 512 70 40 19040 0.36368 0.69712 18.0942 19.1964 19.2543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 630 6.4e-05 4096 230 2000 144640 139.388 55.6871 2452.7 1677.29 4325.24 4325.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 600 0.000512 2048 230 6520 15680 5.13997 3.44762 156.151 152.036 316.873 316.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1340 0.000256 1024 360 840 62080 5.74304 3.39181 42.1852 104.2 155.649 155.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1520 0.000512 4096 140 280 36960 6.62237 25.6967 209.705 242.066 242.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1710 0.001024 512 70 40 18960 0.362496 0.653632 17.9318 18.9907 19.0484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 630 6.4e-05 4096 230 2000 142080 140.094 55.6432 2372.9 1669.09 4237.89 4238.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 600 0.000512 2048 230 6520 15840 5.18736 3.47382 129.91 153.193 291.866 291.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1340 0.000256 1024 360 840 62400 5.79424 3.41498 35.018 104.586 148.943 149.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1520 0.000512 4096 140 280 36840 6.61466 21.1721 209.089 236.918 236.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1710 0.001024 512 70 40 18960 0.364 0.673376 16.891 17.9702 18.0303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 630 6.4e-05 4096 230 2000 144384 139.126 55.6653 1438.07 1674.2 3307.23 3307.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 600 0.000512 2048 230 6520 15936 5.18822 3.46755 229.868 151.674 390.302 390.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1340 0.000256 1024 360 840 62592 5.78576 3.41606 60.8694 104.833 175.033 175.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1520 0.000512 4096 140 280 37008 6.62134 36.708 209.77 253.142 253.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 1710 0.001024 512 70 40 19008 0.364192 0.621088 17.9751 19.0038 19.0628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 630 6.4e-05 4096 230 2000 144384 138.863 55.6175 940.759 1674.62 2810.04 2810.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 600 0.000512 2048 230 6520 15744 5.14954 3.45901 149.016 149.987 307.716 307.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1340 0.000256 1024 360 840 62208 5.7471 3.4055 40.2142 104.398 153.895 154.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1520 0.000512 4096 140 280 36960 6.6215 24.361 209.789 240.816 240.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1710 0.001024 512 70 40 18912 0.361088 0.606208 17.9439 18.953 19.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 630 6.4e-05 4096 230 2000 142848 139.53 55.5785 2063.46 1669.2 3927.95 3928.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 600 0.000512 2048 230 6520 15552 5.13955 3.4423 121.192 149.903 279.775 279.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1340 0.000256 1024 360 840 61056 5.76755 3.3833 32.5852 103.845 145.708 145.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1520 0.000512 4096 140 280 36864 6.61914 20.1421 209.328 236.133 236.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1710 0.001024 512 70 40 18864 0.360096 0.596256 16.8421 17.8409 17.8995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 630 6.4e-05 4096 230 2000 144256 139.461 55.7245 2048.64 1674.41 3918.41 3918.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 600 0.000512 2048 230 6520 15904 5.19962 3.47891 327.564 150.378 486.725 486.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1340 0.000256 1024 360 840 62720 5.79587 3.41811 88.7302 104.858 202.933 203.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1520 0.000512 4096 140 280 36960 6.61437 52.214 209.581 268.453 268.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1710 0.001024 512 70 40 18984 0.36224 0.509952 18.9786 19.8934 19.9567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 630 6.4e-05 4096 230 2000 143360 139.557 55.6665 1287.23 1673.12 3155.74 3155.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 600 0.000512 2048 230 6520 15232 5.13859 3.41606 197.863 151.37 357.892 357.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1340 0.000256 1024 360 840 62720 5.78141 3.41472 55.7074 104.832 169.864 169.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1520 0.000512 4096 140 280 36848 6.61094 33.0917 209.074 248.82 248.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1710 0.001024 512 70 40 18928 0.362496 0.381792 18.9695 19.7568 19.8144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 630 6.4e-05 4096 230 2000 142464 140.307 55.7543 1043.95 1673.68 2913.87 2914.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 600 0.000512 2048 230 6520 14784 5.15658 3.40838 156.264 148.866 313.797 313.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1340 0.000256 1024 360 840 61824 5.83312 3.42429 45.0428 104.923 159.354 159.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1520 0.000512 4096 140 280 36792 6.61024 27.2836 209.109 243.046 243.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1710 0.001024 512 70 40 18816 0.363264 0.946176 17.878 19.2317 19.2881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 630 6.4e-05 4096 230 2000 144384 139.275 55.6044 1906.95 1677.21 3779.21 3779.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 600 0.000512 2048 230 6520 15872 5.17328 3.4721 301.259 150.47 460.48 460.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1340 0.000256 1024 360 840 62464 5.76954 3.40893 82.3425 104.697 196.348 196.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1520 0.000512 4096 140 280 36992 6.62752 49.1861 209.789 265.644 265.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1710 0.001024 512 70 40 19008 0.363392 0.536288 16.9452 17.8882 17.9448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 630 6.4e-05 4096 230 2000 143360 139.26 55.5766 1217.18 1670.71 3082.89 3083.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 600 0.000512 2048 230 6520 15872 5.18125 3.47962 185.327 150.097 344.187 344.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1340 0.000256 1024 360 840 62464 5.77651 3.40787 52.4504 104.697 166.458 166.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1520 0.000512 4096 140 280 36864 6.61299 31.5706 209.275 247.501 247.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1710 0.001024 512 70 40 18944 0.362496 0.40336 16.8867 17.6945 17.7515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 630 6.4e-05 4096 230 2000 141312 139.442 55.3722 973.027 1666.54 2834.54 2834.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 600 0.000512 2048 230 6520 15360 5.12266 3.41581 148.111 149.606 306.356 306.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1340 0.000256 1024 360 840 61440 5.70832 3.37024 42.0013 103.469 154.678 154.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1520 0.000512 4096 140 280 36864 6.6273 25.7527 227.131 259.555 259.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1710 0.001024 512 70 40 18816 0.362048 0.342016 17.9405 18.6875 18.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 630 6.4e-05 4096 230 2000 144000 139.823 55.7121 1945.53 1676.36 3817.6 3817.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 600 0.000512 2048 230 6520 15840 5.18349 3.46547 311.882 151.369 471.999 472.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1340 0.000256 1024 360 840 62208 5.78982 3.41021 83.5182 104.607 197.451 197.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1520 0.000512 4096 140 280 36936 6.60755 49.9418 209.498 266.09 266.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1710 0.001024 512 70 40 19008 0.363712 0.491296 17.9569 18.8535 18.9112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 630 6.4e-05 4096 230 2000 142848 139.337 55.5815 1260.16 1670.52 3125.76 3125.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 600 0.000512 2048 230 6520 15552 5.13917 3.43907 200.811 149.277 358.771 358.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1340 0.000256 1024 360 840 61056 5.76947 3.38787 53.6151 103.919 166.815 166.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1520 0.000512 4096 140 280 36864 6.6136 33.1448 209.484 249.284 249.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1710 0.001024 512 70 40 18864 0.362496 0.33072 17.9004 18.6368 18.6939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 630 6.4e-05 4096 230 2000 141696 140.112 55.6659 1105.54 1671.18 2972.67 2972.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 600 0.000512 2048 230 6520 14688 5.13165 3.3751 167.258 147.966 323.833 323.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1340 0.000256 1024 360 840 62208 5.80976 3.4168 48.3871 104.806 162.547 162.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1520 0.000512 4096 140 280 36720 6.6089 29.4348 209.127 245.214 245.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1710 0.001024 512 70 40 18792 0.361088 0.425536 16.8538 17.6833 17.7477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 630 6.4e-05 4096 230 2000 138240 139.669 55.1564 958.355 1659.14 2812.49 2812.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 600 0.000512 2048 230 6520 14976 5.11123 3.38125 152.156 146.144 306.895 307.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1340 0.000256 1024 360 840 59904 5.71005 3.59485 41.7172 102.593 153.741 153.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1520 0.000512 4096 140 280 36576 6.57795 26.5998 208.754 241.976 242.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 1710 0.001024 512 70 40 18720 0.360448 0.77792 17.8995 19.0793 19.1348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 630 6.4e-05 4096 230 2000 144640 139.331 55.707 1842.58 1675.55 3713.33 3713.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 600 0.000512 2048 230 6520 15680 5.14611 3.45216 290.777 148.839 448.312 448.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1340 0.000256 1024 360 840 62080 5.74429 3.38781 78.0911 104.078 191.43 191.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1520 0.000512 4096 140 280 36960 6.62288 47.4585 209.455 263.58 263.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1710 0.001024 512 70 40 18960 0.361952 0.50176 17.9136 18.8201 18.8785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 630 6.4e-05 4096 230 2000 143360 139.669 55.5985 1235.89 1677.75 3109.08 3109.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 600 0.000512 2048 230 6520 15360 5.10928 3.41171 193.393 151.519 353.534 353.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1340 0.000256 1024 360 840 61440 5.70515 3.3673 52.9516 103.449 165.603 165.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1520 0.000512 4096 140 280 36800 6.61005 32.0429 209.277 247.971 248.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1710 0.001024 512 70 40 18880 0.362496 0.360352 17.9323 18.6962 18.7535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 630 6.4e-05 4096 230 2000 142080 139.761 55.6156 1031.48 1669.66 2896.69 2896.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 600 0.000512 2048 230 6520 15360 5.12877 3.41606 162.881 150.007 321.536 321.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1340 0.000256 1024 360 840 61440 5.71386 3.3751 44.8252 103.459 157.502 157.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1520 0.000512 4096 140 280 36720 6.6049 26.9246 209.068 242.639 242.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1710 0.001024 512 70 40 18720 0.360448 0.40352 17.867 18.6731 18.7305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 630 6.4e-05 4096 230 2000 138240 138.593 54.9771 1005.28 1651.08 2850.1 2850.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 600 0.000512 2048 230 6520 15360 5.14461 3.43965 159.798 146.542 315.026 315.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1340 0.000256 1024 360 840 61440 5.72995 3.3751 44.1425 103.663 157.038 157.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1520 0.000512 4096 140 280 36480 6.5536 27.349 208.413 242.357 242.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1710 0.001024 512 70 40 18560 0.362624 0.306624 17.7623 18.4735 18.5302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 630 6.4e-05 4096 230 2000 144384 138.873 55.614 1740.86 1674.45 3609.98 3610.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 600 0.000512 2048 230 6520 15744 5.14442 3.46256 274.758 151.024 434.492 434.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1340 0.000256 1024 360 840 62208 5.74288 3.40291 73.6401 104.383 187.301 187.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1520 0.000512 4096 140 280 36960 6.62528 44.2276 209.761 260.657 260.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1710 0.001024 512 70 40 18912 0.361152 0.4432 17.9408 18.7868 18.8456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 630 6.4e-05 4096 230 2000 141312 139.481 55.3668 1210.28 1664.92 3070.23 3070.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 600 0.000512 2048 230 6520 15360 5.1217 3.41782 191.372 149.5 349.511 349.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1340 0.000256 1024 360 840 61440 5.71277 3.36691 52.323 103.381 164.915 165.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1520 0.000512 4096 140 280 36864 6.62323 31.8093 209.536 248.011 248.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1710 0.001024 512 70 40 18816 0.362496 0.412736 17.9315 18.7472 18.8072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 630 6.4e-05 4096 230 2000 138240 139.603 55.1618 974.981 1657.87 2827.78 2827.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 600 0.000512 2048 230 6520 14976 5.11146 3.3832 154.815 147.121 310.533 310.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1340 0.000256 1024 360 840 59904 5.7071 3.33933 42.3775 102.511 154.059 154.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1520 0.000512 4096 140 280 36576 6.5687 27.4155 208.595 242.623 242.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1710 0.001024 512 70 40 18720 0.36064 0.268288 16.7663 17.4375 17.4929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 630 6.4e-05 4096 230 2000 135168 140.107 54.9816 896.348 1650 2741.61 2741.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 600 0.000512 2048 230 6520 15360 5.1671 3.44746 149.74 147.678 306.138 306.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1340 0.000256 1024 360 840 61440 5.72723 3.37565 41.4823 103.655 154.371 154.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1520 0.000512 4096 140 280 36480 6.56998 24.7044 208.57 239.887 239.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1710 0.001024 512 70 40 18432 0.3584 0.323008 17.6906 18.4154 18.4767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 630 6.4e-05 4096 230 2000 144000 139.771 55.7571 1789.3 1675.67 3660.66 3660.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 600 0.000512 2048 230 6520 15600 5.1903 3.47469 282.202 150.151 441.121 441.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1340 0.000256 1024 360 840 62400 5.77488 3.41392 76.7637 104.441 190.524 190.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1520 0.000512 4096 140 280 36900 6.62118 45.7387 209.489 261.892 261.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1710 0.001024 512 70 40 18900 0.362496 0.467296 17.8961 18.77 18.8232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 630 6.4e-05 4096 230 2000 140800 140.156 55.552 1193.2 1667.67 3056.75 3056.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 600 0.000512 2048 230 6520 15200 5.1432 3.41747 189.11 149.717 347.486 347.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1340 0.000256 1024 360 840 60800 5.7593 3.3751 51.5274 103.501 164.29 164.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1520 0.000512 4096 140 280 36800 6.61885 31.2815 209.489 247.431 247.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1710 0.001024 512 70 40 18800 0.362496 0.39312 17.9012 18.6999 18.7571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 630 6.4e-05 4096 230 2000 144000 139.927 55.769 1082.49 1676.75 2955.1 2955.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 600 0.000512 2048 230 6520 14400 5.20602 3.43987 155.636 147.578 311.961 312.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1340 0.000256 1024 360 840 60000 5.81923 3.38534 43.9644 103.639 156.934 157.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1520 0.000512 4096 140 280 36600 6.5944 27.6357 208.952 243.227 243.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1710 0.001024 512 70 40 18600 0.359872 0.293536 18.8065 19.5031 19.5616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 630 6.4e-05 4096 230 2000 134400 140.535 55.0421 909.962 1649.93 2755.65 2755.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 600 0.000512 2048 230 6520 14400 5.20678 3.45424 142.993 146.71 298.465 298.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1340 0.000256 1024 360 840 60800 5.77082 3.3833 41.4411 103.674 154.397 154.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1520 0.000512 4096 140 280 36400 6.5577 26.2129 208.209 241.022 241.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1710 0.001024 512 70 40 18400 0.358048 0.350176 17.6804 18.4313 18.4898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 630 6.4e-05 4096 230 1968 143872 139.474 55.6339 2553.81 1677.06 4426.15 4426.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 600 0.000512 2048 230 6528 15872 5.15798 3.4689 235.779 151.403 395.911 396.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1340 0.000256 1024 360 816 61696 5.81926 3.41747 61.5574 105.01 175.931 176.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1520 0.000512 4096 140 288 36960 6.6327 39.3139 209.757 255.746 255.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1710 0.001024 512 70 48 18944 0.36352 0.829632 19.19 20.4236 20.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 630 6.4e-05 4096 230 1968 143360 139.941 55.6376 2690.89 1675.61 4562.25 4562.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 600 0.000512 2048 230 6528 15872 5.17312 3.46147 153.595 152.057 314.39 314.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1340 0.000256 1024 360 816 61440 5.82323 3.4111 40.2299 104.595 154.186 154.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1520 0.000512 4096 140 288 36928 6.6297 76.6341 209.669 292.978 293.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1710 0.001024 512 70 48 18880 0.365632 0.833152 18.763 20.0053 20.0625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 630 6.4e-05 4096 230 1968 142848 139.697 55.6012 2660.07 1672.83 4528.37 4528.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 600 0.000512 2048 230 6528 15744 5.15123 3.45907 126.185 154.109 289.004 289.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1340 0.000256 1024 360 816 60672 5.81722 3.40445 32.8712 104.28 146.498 146.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1520 0.000512 4096 140 288 36864 6.61494 76.7959 209.458 292.913 292.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1710 0.001024 512 70 48 18816 0.365536 0.832256 18.6259 19.8664 19.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 630 6.4e-05 4096 230 1968 144000 140 55.7217 1424.07 1675.41 3295.38 3295.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 600 0.000512 2048 230 6528 15840 5.17728 3.46726 228.886 150.385 388.022 388.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1340 0.000256 1024 360 816 61760 5.85914 3.42432 59.6769 104.903 173.994 174.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1520 0.000512 4096 140 288 36960 6.62989 37.782 209.592 254.048 254.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1710 0.001024 512 70 48 18920 0.364288 0.729952 17.0189 18.1554 18.2129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 630 6.4e-05 4096 230 1968 143360 140.046 55.6874 2085.34 1675.64 3956.89 3957.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 600 0.000512 2048 230 6528 15680 5.14451 3.44678 148.949 153.273 310.915 311.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1340 0.000256 1024 360 816 60800 5.80013 3.39149 38.9818 104.097 152.401 152.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1520 0.000512 4096 140 288 36880 6.61574 24.9871 209.371 241.017 241.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1710 0.001024 512 70 48 18880 0.361824 0.721312 17.9239 19.0484 19.1049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 630 6.4e-05 4096 230 1968 142080 140.147 55.6337 2028.79 1670.28 3895.01 3895.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 600 0.000512 2048 230 6528 15840 5.18986 3.4728 122.638 155.198 286.6 286.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1340 0.000256 1024 360 816 61440 5.83747 3.41402 32.4539 104.662 146.497 146.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1520 0.000512 4096 140 288 36840 6.62112 20.8731 209.534 237.072 237.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1710 0.001024 512 70 48 18840 0.36384 0.7192 16.8802 18.0044 18.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 630 6.4e-05 4096 230 1968 142848 139.726 55.6728 1945.8 1674.41 3815.79 3815.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 600 0.000512 2048 230 6528 15936 5.17494 3.4721 320.007 151.414 480.168 480.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1340 0.000256 1024 360 816 61440 5.82688 3.41443 83.7445 104.847 197.962 198.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1520 0.000512 4096 140 288 36912 6.62717 51.9721 209.582 268.226 268.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1710 0.001024 512 70 48 18912 0.364544 0.604064 17.9346 18.9452 19.0022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 630 6.4e-05 4096 230 1968 142848 139.536 55.6016 1227.23 1674.27 3096.82 3096.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 600 0.000512 2048 230 6528 15744 5.14717 3.45907 199.563 149.962 358.239 358.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1340 0.000256 1024 360 816 60672 5.81408 3.40582 52.0611 104.371 165.785 165.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1520 0.000512 4096 140 288 36864 6.62541 32.9366 209.537 249.141 249.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1710 0.001024 512 70 48 18816 0.362848 1.1088 16.8456 18.3612 18.4177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 630 6.4e-05 4096 230 1968 140544 140.311 55.585 977.827 1669.43 2843.33 2843.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 600 0.000512 2048 230 6528 15552 5.13888 3.4479 159.502 149.219 317.409 317.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1340 0.000256 1024 360 816 59904 5.81712 3.38458 41.8364 103.864 155.035 155.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1520 0.000512 4096 140 288 36720 6.60445 26.7697 208.896 242.313 242.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1710 0.001024 512 70 48 18720 0.362496 1.09875 17.8611 19.363 19.4212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 630 6.4e-05 4096 230 1968 141312 139.469 55.3786 2929.07 1665.35 4789.44 4789.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 600 0.000512 2048 230 6528 15360 5.12019 3.42304 134.386 150.621 293.653 293.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1340 0.000256 1024 360 816 59904 5.7809 3.37072 36.1353 103.399 148.813 148.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1520 0.000512 4096 140 288 36672 6.59622 22.4575 208.996 238.094 238.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1710 0.001024 512 70 48 18624 0.36112 1.0943 17.824 19.3246 19.3828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 630 6.4e-05 4096 230 1968 143360 139.882 55.7287 1809.24 1672.9 3677.93 3678.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 600 0.000512 2048 230 6528 15904 5.1952 3.4816 295.749 150.282 454.809 454.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1340 0.000256 1024 360 816 61376 5.84618 3.41811 77.6385 104.762 191.791 191.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1520 0.000512 4096 140 288 36904 6.62323 48.8673 209.392 264.926 264.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1710 0.001024 512 70 48 18928 0.364256 0.551072 16.8899 17.8474 17.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 630 6.4e-05 4096 230 1968 143360 139.584 55.6811 1153.78 1674.47 3023.68 3023.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 600 0.000512 2048 230 6528 15232 5.1337 3.42355 179.43 148.285 336.374 336.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1340 0.000256 1024 360 816 60928 5.86397 3.41475 48.432 104.915 162.755 162.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1520 0.000512 4096 140 288 36848 6.62909 31.5909 209.545 247.81 247.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1710 0.001024 512 70 48 18816 0.363264 0.420576 17.9101 18.7377 18.7964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 630 6.4e-05 4096 230 1968 142464 140.328 55.7454 943.866 1674.59 2814.7 2814.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 600 0.000512 2048 230 6528 14784 5.15258 3.40582 143.316 148.918 300.893 301.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1340 0.000256 1024 360 816 60480 5.90275 3.42621 40.0047 104.978 154.443 154.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1520 0.000512 4096 140 288 36792 6.61901 25.9364 209.521 242.12 242.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 1710 0.001024 512 70 48 18816 0.362752 0.960384 17.947 19.3133 19.3687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 630 6.4e-05 4096 230 1968 143360 139.372 55.6081 859.778 1673.72 2728.66 2728.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 600 0.000512 2048 230 6528 15232 5.16019 3.44883 132.884 148.546 290.141 290.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1340 0.000256 1024 360 816 59136 5.84266 3.37738 35.031 103.779 148.157 148.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1520 0.000512 4096 140 288 36736 6.61712 23.574 209.376 239.611 239.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1710 0.001024 512 70 48 18592 0.360928 0.974528 17.8268 19.2042 19.2614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 630 6.4e-05 4096 230 1968 143360 139.784 55.6396 1754.66 1677.01 3627.26 3627.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 600 0.000512 2048 230 6528 15872 5.17005 3.46778 276.212 149.397 434.35 434.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1340 0.000256 1024 360 816 61440 5.81286 3.40534 74.8031 104.68 188.831 188.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1520 0.000512 4096 140 288 36928 6.62586 46.8357 209.722 263.23 263.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1710 0.001024 512 70 48 18880 0.361184 0.591872 17.963 18.9587 19.0142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 630 6.4e-05 4096 230 1968 141312 140.198 55.5528 1126.59 1672.06 2994.57 2994.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 600 0.000512 2048 230 6528 15872 5.17731 3.47984 175.93 150.181 334.869 334.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1340 0.000256 1024 360 816 61440 5.82112 3.40938 48.7938 104.783 162.934 163.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1520 0.000512 4096 140 288 36864 6.62557 31.191 209.755 247.616 247.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1710 0.001024 512 70 48 18816 0.361792 0.453056 17.9615 18.8191 18.8744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 630 6.4e-05 4096 230 1968 141312 139.484 55.4127 947.716 1666.46 2809.25 2809.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 600 0.000512 2048 230 6528 15360 5.11776 3.41715 139.781 147.491 295.91 296.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1340 0.000256 1024 360 816 59904 5.78224 3.37248 40.2484 103.467 152.995 153.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1520 0.000512 4096 140 288 36672 6.59245 25.7404 209.018 241.394 241.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1710 0.001024 512 70 48 18624 0.360992 0.397312 17.833 18.6328 18.6902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 630 6.4e-05 4096 230 1968 139264 141.09 55.567 821.572 1672.59 2691 2691.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 600 0.000512 2048 230 6528 14336 5.12035 3.36077 116.161 148.906 273.645 273.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1340 0.000256 1024 360 816 61440 5.8417 3.40992 36.175 104.942 150.493 150.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1520 0.000512 4096 140 288 36608 6.60003 23.1192 209.048 238.808 238.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 1710 0.001024 512 70 48 18688 0.362144 0.879328 17.922 19.2056 19.2633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 630 6.4e-05 4096 230 1968 142848 140.26 55.7281 1723.51 1676.65 3596.33 3596.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 600 0.000512 2048 230 6528 15840 5.18749 3.47226 280.163 149.281 438.207 438.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1340 0.000256 1024 360 816 61056 5.83731 3.41069 72.4756 104.628 186.484 186.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1520 0.000512 4096 140 288 36864 6.61802 46.2281 209.464 262.354 262.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1710 0.001024 512 70 48 18864 0.362016 0.5424 17.9182 18.8641 18.9226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 630 6.4e-05 4096 230 1968 140544 140.308 55.5688 1180.08 1670.59 3046.71 3046.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 600 0.000512 2048 230 6528 15552 5.13472 3.44474 192.448 149.285 350.414 350.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1340 0.000256 1024 360 816 59904 5.81632 3.3833 50.2889 103.934 163.551 163.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1520 0.000512 4096 140 288 36720 6.59456 32.5599 209.043 248.241 248.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1710 0.001024 512 70 48 18720 0.36176 0.378944 18.9153 19.6983 19.7551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 630 6.4e-05 4096 230 1968 141696 140.194 55.6749 1006.61 1669.6 2872.25 2872.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 600 0.000512 2048 230 6528 14688 5.12998 3.37955 154.953 147.871 311.441 311.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1340 0.000256 1024 360 816 60480 5.89747 3.41606 43.4411 104.712 157.596 157.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1520 0.000512 4096 140 288 36720 6.60861 27.2551 209.248 243.156 243.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1710 0.001024 512 70 48 18576 0.359328 0.433984 18.8605 19.6989 19.7591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 630 6.4e-05 4096 230 1968 138240 139.645 55.1632 987.542 1657.84 2840.37 2840.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 600 0.000512 2048 230 6528 14976 5.10707 3.3792 157.047 147.12 312.754 312.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1340 0.000256 1024 360 816 57600 5.81658 3.34029 41.2318 102.509 153.027 153.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1520 0.000512 4096 140 288 36576 6.60035 28.8372 208.897 244.379 244.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1710 0.001024 512 70 48 18432 0.359168 0.32224 17.7653 18.4909 18.5482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 630 6.4e-05 4096 230 1968 143360 139.904 55.7136 1716.95 1676.9 3589.65 3589.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 600 0.000512 2048 230 6528 15680 5.1409 3.44678 274.917 148.933 432.542 432.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1340 0.000256 1024 360 816 60800 5.80336 3.38944 71.4787 104.174 184.974 185.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1520 0.000512 4096 140 288 36880 6.61984 45.5474 209.525 261.736 261.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1710 0.001024 512 70 48 18880 0.362496 0.585184 18.9865 19.9772 20.0363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 630 6.4e-05 4096 230 1968 143360 139.666 55.6319 1225.47 1677.37 3098.32 3098.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 600 0.000512 2048 230 6528 15360 5.11315 3.41315 193.463 148.341 350.431 350.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1340 0.000256 1024 360 816 60160 5.75488 3.37146 51.6816 103.427 164.365 164.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1520 0.000512 4096 140 288 36800 6.60976 33.6474 209.538 249.84 249.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1710 0.001024 512 70 48 18720 0.362208 0.413696 17.8769 18.6957 18.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 630 6.4e-05 4096 230 1968 142080 139.785 55.6073 1002.16 1670.93 2868.65 2868.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 600 0.000512 2048 230 6528 15360 5.13306 3.42016 160.585 146.921 316.157 316.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1340 0.000256 1024 360 816 59520 5.8087 3.37523 42.0509 103.532 154.894 155.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1520 0.000512 4096 140 288 36720 6.61005 27.7422 209.538 243.935 243.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1710 0.001024 512 70 48 18720 0.362496 0.466944 17.9343 18.8053 18.8638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 630 6.4e-05 4096 230 1968 138240 138.556 54.986 911.57 1649.5 2754.78 2754.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 600 0.000512 2048 230 6528 15360 5.15069 3.43654 150.484 146.446 305.622 305.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1340 0.000256 1024 360 816 58880 5.84118 3.37402 39.2313 103.567 152.146 152.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1520 0.000512 4096 140 288 36480 6.57677 26.6281 208.517 241.766 241.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1710 0.001024 512 70 48 18560 0.360992 0.323584 17.7915 18.5203 18.5795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 630 6.4e-05 4096 230 2000 147456 138.576 55.6075 2651.46 1691.54 4537.36 4537.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 600 0.000512 2048 230 6500 15872 5.16646 3.46317 248.002 151.71 408.449 408.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1340 0.000256 1024 360 850 60928 5.85894 3.42253 66.2453 105.901 181.56 181.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1520 0.000512 4096 140 300 36864 6.62733 42.9352 211.565 261.174 261.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1710 0.001024 512 70 50 18912 0.362304 0.844256 18.1076 19.355 19.4137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 630 6.4e-05 4096 230 2000 147456 138.724 55.614 2772.3 1675.9 4642.71 4642.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 600 0.000512 2048 230 6500 15872 5.1753 3.46858 158.345 152.544 319.639 319.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1340 0.000256 1024 360 850 60416 5.86454 3.40582 42.5494 104.619 156.565 156.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1520 0.000512 4096 140 300 36800 6.61389 78.6227 209.388 294.67 294.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1710 0.001024 512 70 50 18880 0.367968 0.85776 18.9476 20.2148 20.2726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 630 6.4e-05 4096 230 2000 145920 138.665 55.6044 2715.4 1672.62 4582.45 4582.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 600 0.000512 2048 230 6500 15744 5.14541 3.45338 128.596 150.555 287.849 287.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1340 0.000256 1024 360 850 59904 5.84739 3.40035 34.8376 104.269 148.484 148.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1520 0.000512 4096 140 300 36768 6.6119 78.9012 209.353 294.91 294.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1710 0.001024 512 70 50 18816 0.36576 0.845376 19.8513 21.103 21.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 630 6.4e-05 4096 230 2000 147200 139.067 55.7322 1477.26 1675.46 3347.7 3347.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 600 0.000512 2048 230 6500 15840 5.1769 3.47098 229.919 150.379 389.052 389.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1340 0.000256 1024 360 850 61120 5.87603 3.42832 62.0371 104.907 176.382 176.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1520 0.000512 4096 140 300 36880 6.62381 39.6349 209.624 255.927 255.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1710 0.001024 512 70 50 18920 0.363808 0.74192 19.1283 20.2749 20.3343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 630 6.4e-05 4096 230 2000 147200 138.843 55.696 2169.77 1677.2 4041.68 4041.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 600 0.000512 2048 230 6500 15680 5.14278 3.44835 146.164 152.026 306.889 306.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1340 0.000256 1024 360 850 60160 5.83466 3.3896 39.6193 104.179 153.15 153.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1520 0.000512 4096 140 300 36800 6.61274 25.6387 209.569 241.863 241.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1710 0.001024 512 70 50 18880 0.361952 0.731424 17.9452 19.0808 19.1386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 630 6.4e-05 4096 230 2000 145920 138.969 55.6257 2119.62 1670.3 3984.68 3984.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 600 0.000512 2048 230 6500 15840 5.19197 3.47341 123.673 152.362 284.8 284.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1340 0.000256 1024 360 850 60480 5.87776 3.41872 33.3885 104.671 147.484 147.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1520 0.000512 4096 140 300 36720 6.60736 21.2781 209.355 237.285 237.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1710 0.001024 512 70 50 18840 0.362656 0.731264 17.9466 19.0826 19.1386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 630 6.4e-05 4096 230 2000 145920 138.979 55.611 2345.64 1676.57 4216.97 4217.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 600 0.000512 2048 230 6500 15360 5.11488 3.41462 103.356 150.697 262.685 262.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1340 0.000256 1024 360 850 58880 5.81648 3.36742 28.0587 103.367 140.741 140.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1520 0.000512 4096 140 300 36640 6.60256 68.495 209.542 284.682 284.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1710 0.001024 512 70 50 18720 0.368736 0.75744 20.3072 21.4762 21.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 630 6.4e-05 4096 230 2000 146688 138.607 55.6713 1990.72 1673.02 3858.19 3858.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 600 0.000512 2048 230 6500 15936 5.17936 3.46736 314.425 150.294 473.468 473.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1340 0.000256 1024 360 850 60672 5.86509 3.41059 84.9568 104.761 199.118 199.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1520 0.000512 4096 140 300 36864 6.62355 53.2394 209.616 269.521 269.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1710 0.001024 512 70 50 18912 0.362496 0.618496 17.9773 19.0001 19.0574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 630 6.4e-05 4096 230 2000 145920 138.442 55.6054 1237.82 1674.67 3106.72 3106.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 600 0.000512 2048 230 6500 15744 5.14733 3.46403 194.584 149.991 353.288 353.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1340 0.000256 1024 360 850 59904 5.84547 3.40272 52.3507 104.399 166.126 166.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1520 0.000512 4096 140 300 36768 6.62176 33.5237 209.525 249.715 249.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1710 0.001024 512 70 50 18816 0.36112 1.1105 16.8692 18.3852 18.4436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 630 6.4e-05 4096 230 2000 145152 138.574 55.5791 1004.98 1669.42 2868.72 2868.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 600 0.000512 2048 230 6500 15552 5.14278 3.44381 156.658 149.23 314.575 314.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1340 0.000256 1024 360 850 59904 5.81734 3.38371 42.8126 103.863 156.003 156.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1520 0.000512 4096 140 300 36720 6.62179 27.5614 209.37 243.598 243.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1710 0.001024 512 70 50 18720 0.362048 1.04602 17.8753 19.3262 19.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 630 6.4e-05 4096 230 2000 144384 138.34 55.3981 2932.56 1665.29 4791.76 4791.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 600 0.000512 2048 230 6500 15360 5.1249 3.41606 132.639 149.598 290.877 290.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1340 0.000256 1024 360 850 58368 5.86006 3.36902 35.8766 103.386 148.62 148.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1520 0.000512 4096 140 300 36672 6.61523 23.1603 209.382 239.2 239.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1710 0.001024 512 70 50 18624 0.361952 1.09312 17.8587 19.357 19.4145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 630 6.4e-05 4096 230 2000 146944 138.793 55.7315 1835.9 1674.22 3704.81 3704.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 600 0.000512 2048 230 6500 15904 5.19578 3.47546 287.234 150.375 446.382 446.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1340 0.000256 1024 360 850 60928 5.86957 3.41914 77.9866 104.857 192.256 192.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1520 0.000512 4096 140 300 36848 6.62214 49.5723 209.713 265.951 266.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1710 0.001024 512 70 50 18872 0.362656 0.564864 17.9672 18.9364 18.9946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 630 6.4e-05 4096 230 2000 146944 138.533 55.6667 1171.37 1672.89 3038.63 3038.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 600 0.000512 2048 230 6500 15232 5.14416 3.41606 176.043 149.246 333.948 334.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1340 0.000256 1024 360 850 60928 5.85459 3.41398 49.5458 104.813 163.759 163.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1520 0.000512 4096 140 300 36736 6.61504 31.2908 209.201 247.15 247.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1710 0.001024 512 70 50 18816 0.36304 0.428032 18.9633 19.7988 19.8562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 630 6.4e-05 4096 230 2000 145152 139.236 55.7476 954.359 1675.02 2824.54 2824.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 600 0.000512 2048 230 6500 14784 5.14931 3.40723 139.889 146.858 295.407 295.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1340 0.000256 1024 360 850 60480 5.90122 3.42835 40.937 105.007 155.4 155.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1520 0.000512 4096 140 300 36624 6.59786 26.5262 209.141 242.307 242.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 1710 0.001024 512 70 50 18648 0.361664 0.985088 17.8522 19.2396 19.2949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 630 6.4e-05 4096 230 2000 146944 138.357 55.618 870.658 1673.74 2738.54 2738.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 600 0.000512 2048 230 6500 15232 5.15718 3.4448 130.232 149.609 288.543 288.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1340 0.000256 1024 360 850 59136 5.84909 3.38272 35.6788 103.781 148.819 148.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1520 0.000512 4096 140 300 36512 6.57696 23.9575 208.641 239.22 239.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1710 0.001024 512 70 50 18592 0.360448 0.98256 18.814 20.1981 20.2559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 630 6.4e-05 4096 230 2000 147456 138.555 55.6193 1827.52 1675.89 3697.75 3697.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 600 0.000512 2048 230 6500 15872 5.16947 3.46365 276.325 150.391 435.453 435.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1340 0.000256 1024 360 850 60416 5.85504 3.40634 76.0546 104.605 190.051 190.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1520 0.000512 4096 140 300 36800 6.61325 48.9329 209.351 264.94 264.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1710 0.001024 512 70 50 18880 0.362496 0.614208 17.9314 18.9516 19.0064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 630 6.4e-05 4096 230 2000 145408 138.558 55.5693 1170.45 1671.66 3036.41 3036.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 600 0.000512 2048 230 6500 15872 5.18253 3.48166 181.07 150.157 339.996 340.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1340 0.000256 1024 360 850 60416 5.864 3.40819 49.7883 104.973 164.163 164.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1520 0.000512 4096 140 300 36736 6.60656 32.5813 209.482 248.714 248.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1710 0.001024 512 70 50 18816 0.363744 0.475136 17.934 18.8161 18.8727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 630 6.4e-05 4096 230 2000 144384 138.319 55.382 990.367 1665.72 2849.96 2850.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 600 0.000512 2048 230 6500 15360 5.12621 3.42246 143.318 148.499 300.467 300.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1340 0.000256 1024 360 850 58368 5.84938 3.37088 41.3002 103.412 154.058 154.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1520 0.000512 4096 140 300 36672 6.61136 27.1563 209.361 243.172 243.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1710 0.001024 512 70 50 18624 0.360448 0.414272 17.8364 18.6523 18.7126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 630 6.4e-05 4096 230 2000 143360 139.349 55.5643 873.013 1671.2 2739.3 2739.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 600 0.000512 2048 230 6500 14336 5.11398 3.36454 114.921 147.783 271.282 271.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1340 0.000256 1024 360 850 59392 5.92957 3.40992 36.5602 104.858 150.886 150.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1520 0.000512 4096 140 300 36608 6.61264 24.4326 209.332 240.42 240.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 1710 0.001024 512 70 50 18688 0.362656 0.89664 17.9254 19.2263 19.2824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 630 6.4e-05 4096 230 2000 146304 138.996 55.7138 1862.23 1674.92 3732.04 3732.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 600 0.000512 2048 230 6500 15840 5.18662 3.46675 292.344 151.291 452.391 452.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1340 0.000256 1024 360 850 60480 5.86784 3.41197 78.5358 104.516 192.459 192.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1520 0.000512 4096 140 300 36792 6.61299 50.5078 209.318 266.482 266.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1710 0.001024 512 70 50 18864 0.363648 0.572288 18.9724 19.949 20.0068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 630 6.4e-05 4096 230 2000 145152 138.586 55.5848 1316.41 1669.43 3180.19 3180.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 600 0.000512 2048 230 6500 15552 5.13546 3.44742 204.458 148.167 361.311 361.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1340 0.000256 1024 360 850 59904 5.82179 3.38806 55.8246 103.861 169.024 169.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1520 0.000512 4096 140 300 36720 6.61491 36.055 209.362 252.075 252.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1710 0.001024 512 70 50 18720 0.362496 0.414368 17.8719 18.6906 18.7494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 630 6.4e-05 4096 230 2000 145152 138.919 55.6613 1085.49 1671.18 2951.43 2951.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 600 0.000512 2048 230 6500 14688 5.12717 3.37555 160.503 149.046 318.155 318.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1340 0.000256 1024 360 850 60480 5.88582 3.41606 47.0911 104.814 161.336 161.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1520 0.000512 4096 140 300 36504 6.57645 29.2176 208.748 244.587 244.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1710 0.001024 512 70 50 18576 0.361664 0.461152 17.7602 18.6248 18.6839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 630 6.4e-05 4096 230 2000 142848 137.861 55.1802 1015.38 1657.62 2866.21 2866.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 600 0.000512 2048 230 6500 14976 5.10528 3.37715 155.581 147.116 311.281 311.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1340 0.000256 1024 360 850 57600 5.81786 3.33594 42.1368 102.497 153.916 154.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1520 0.000512 4096 140 300 36576 6.6136 29.6305 209.33 245.618 245.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1710 0.001024 512 70 50 18432 0.359808 0.320256 17.7745 18.4975 18.5549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 630 6.4e-05 4096 230 2000 144000 139.333 55.6831 936.025 1671.74 2802.95 2803.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 600 0.000512 2048 230 6500 14400 5.0729 3.32346 137.878 147.972 294.345 294.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1340 0.000256 1024 360 850 60480 5.90394 3.42835 40.6964 104.996 155.147 155.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1520 0.000512 4096 140 300 36360 6.57677 25.6345 208.73 240.985 241.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 1710 0.001024 512 70 50 18360 0.358688 0.835584 17.7141 18.9504 19.0069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 630 6.4e-05 4096 230 2000 147200 138.684 55.6872 1808.29 1677.31 3680.14 3680.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 600 0.000512 2048 230 6500 15680 5.14266 3.44474 279.235 151.066 438.99 439.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1340 0.000256 1024 360 850 60160 5.83136 3.39354 75.7934 104.2 189.348 189.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1520 0.000512 4096 140 300 36800 6.61562 48.3622 209.609 264.63 264.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1710 0.001024 512 70 50 18880 0.364416 0.612768 17.9473 18.9686 19.0254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 630 6.4e-05 4096 230 2000 145920 138.722 55.6071 1239.53 1677.71 3111.74 3111.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 600 0.000512 2048 230 6500 15360 5.11728 3.40416 189.948 149.417 347.985 348.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1340 0.000256 1024 360 850 58880 5.81942 3.37094 51.083 103.448 163.848 163.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1520 0.000512 4096 140 300 36640 6.59661 34.2324 209.183 250.054 250.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1710 0.001024 512 70 50 18720 0.360384 0.427168 17.9001 18.7306 18.7876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 630 6.4e-05 4096 230 2000 145920 138.575 55.6114 1054.92 1669.46 2918.74 2918.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 600 0.000512 2048 230 6500 15360 5.1321 3.42426 160.7 147.885 317.247 317.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1340 0.000256 1024 360 850 59520 5.80755 3.38125 44.3482 103.446 157.115 157.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1520 0.000512 4096 140 300 36480 6.57562 29.1876 208.528 244.334 244.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1710 0.001024 512 70 50 18720 0.36384 0.482912 17.863 18.7501 18.8106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 630 6.4e-05 4096 230 2000 138240 138.573 54.9636 918.89 1649.58 2762.19 2762.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 600 0.000512 2048 230 6500 15360 5.1439 3.44262 150.129 147.519 306.336 306.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1340 0.000256 1024 360 850 58880 5.8408 3.37866 41.0319 103.568 153.947 154.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1520 0.000512 4096 140 300 36480 6.59978 27.5789 208.985 243.208 243.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1710 0.001024 512 70 50 18560 0.363232 0.344352 17.8826 18.6322 18.6931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 630 6.4e-05 4096 230 2000 140800 137.906 55.0424 899.377 1651.32 2743.82 2743.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 600 0.000512 2048 230 6500 14400 5.20589 3.45155 134.861 146.795 290.416 290.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1340 0.000256 1024 360 850 57600 5.91309 3.38154 38.8497 103.955 152.226 152.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1520 0.000512 4096 140 300 36400 6.6033 26.7949 209.157 242.602 242.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1710 0.001024 512 70 50 18400 0.360672 0.409024 16.7859 17.5954 17.6558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 630 6.4e-05 4096 230 1980 144384 139.365 55.6172 2256.46 1675.68 4127.29 4127.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 600 0.000512 2048 230 6540 15872 5.17034 3.47267 227.707 149.822 386.274 386.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1340 0.000256 1024 360 840 60672 5.8665 3.41766 59.78 104.912 174.104 174.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1520 0.000512 4096 140 300 36864 6.61866 39.3216 209.533 255.518 255.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1710 0.001024 512 70 60 18816 0.362976 0.873056 18.0841 19.3644 19.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 630 6.4e-05 4096 230 1980 144384 139.466 55.6213 2121.88 1676.78 3993.92 3994.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 600 0.000512 2048 230 6540 15872 5.1697 3.46666 149.712 152.371 310.818 310.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1340 0.000256 1024 360 840 60416 5.85942 3.40806 39.5489 104.667 153.61 153.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1520 0.000512 4096 140 300 36800 6.61504 67.1196 209.469 283.249 283.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1710 0.001024 512 70 60 18752 0.370528 0.896032 19.6419 20.9494 21.0084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 630 6.4e-05 4096 230 1980 142848 139.871 55.6239 2294.27 1673.13 4163.07 4163.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 600 0.000512 2048 230 6540 15744 5.14826 3.46048 120.592 151.446 280.745 280.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1340 0.000256 1024 360 840 59904 5.85322 3.40378 32.2009 104.295 145.879 145.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1520 0.000512 4096 140 300 36768 6.61558 66.9082 209.984 283.552 283.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1710 0.001024 512 70 60 18720 0.368416 0.892928 19.7263 21.0321 21.0885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 630 6.4e-05 4096 230 1980 143360 139.574 55.5704 2285.07 1670.18 4150.57 4150.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 600 0.000512 2048 230 6540 15872 5.18022 3.48566 105.383 150.566 264.716 264.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1340 0.000256 1024 360 840 60416 5.87782 3.40877 28.182 104.661 142.26 142.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1520 0.000512 4096 140 300 36736 6.61478 66.8979 209.303 282.859 282.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1710 0.001024 512 70 60 18688 0.368896 0.89536 19.5595 20.8665 20.9253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 630 6.4e-05 4096 230 1980 144000 139.919 55.7285 1937.67 1675.65 3809.13 3809.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 600 0.000512 2048 230 6540 15840 5.17856 3.47066 313.371 150.215 472.339 472.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1340 0.000256 1024 360 840 60800 5.8889 3.4263 84.3755 104.906 198.726 198.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1520 0.000512 4096 140 300 36880 6.61322 53.4195 209.624 269.7 269.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1710 0.001024 512 70 60 18800 0.362144 1.30278 17.9685 19.676 19.7345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 630 6.4e-05 4096 230 1980 143360 139.935 55.6849 2964.28 1675.37 4835.45 4835.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 600 0.000512 2048 230 6540 15680 5.1424 3.45088 195.189 150.994 354.877 354.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1340 0.000256 1024 360 840 60160 5.83232 3.39274 51.9354 104.08 165.368 165.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1520 0.000512 4096 140 300 36800 6.62221 33.4539 209.367 249.487 249.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1710 0.001024 512 70 60 18720 0.362912 1.29229 17.9081 19.6055 19.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 630 6.4e-05 4096 230 1980 142080 140.078 55.6305 2902.89 1668.83 4771.24 4771.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 600 0.000512 2048 230 6540 15840 5.19686 3.46682 160.844 150.948 320.555 320.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1340 0.000256 1024 360 840 60480 5.8881 3.4135 42.9068 104.569 156.912 157.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1520 0.000512 4096 140 300 36720 6.61565 27.6852 209.169 243.514 243.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1710 0.001024 512 70 60 18720 0.363264 1.2944 17.9324 19.6367 19.6953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 630 6.4e-05 4096 230 1980 143360 139.746 55.608 2888.59 1677.58 4761.69 4761.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 600 0.000512 2048 230 6540 15360 5.10995 3.41197 132.587 151.083 292.292 292.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1340 0.000256 1024 360 840 58880 5.82726 3.36691 35.9548 103.438 148.714 148.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1520 0.000512 4096 140 300 36640 6.60262 23.087 209.165 238.895 238.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1710 0.001024 512 70 60 18560 0.360256 1.22288 17.8625 19.4884 19.5474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 630 6.4e-05 4096 230 1980 143616 139.433 55.678 1768.67 1672.77 3636.72 3636.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 600 0.000512 2048 230 6540 15936 5.17955 3.47709 289.107 150.257 448.123 448.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1340 0.000256 1024 360 840 60672 5.86448 3.41069 77.1222 104.741 191.272 191.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1520 0.000512 4096 140 300 36864 6.62528 49.1301 209.58 265.379 265.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1710 0.001024 512 70 60 18816 0.362496 0.679936 17.987 19.0716 19.1303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 630 6.4e-05 4096 230 1980 142848 139.591 55.6014 1110.33 1674.22 2979.92 2980.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 600 0.000512 2048 230 6540 15744 5.14128 3.45853 180.61 151.007 340.319 340.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1340 0.000256 1024 360 840 59904 5.85078 3.40378 48.2334 104.374 161.993 162.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1520 0.000512 4096 140 300 36768 6.61709 31.5762 209.472 247.709 247.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1710 0.001024 512 70 60 18720 0.362752 1.11002 17.9281 19.4444 19.5019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 630 6.4e-05 4096 230 1980 142848 139.371 55.5917 912.518 1670.64 2778.29 2778.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 600 0.000512 2048 230 6540 15552 5.14195 3.44128 146.588 150.438 305.711 305.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1340 0.000256 1024 360 840 59904 5.82397 3.3833 39.791 103.933 153.056 153.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1520 0.000512 4096 140 300 36720 6.61123 25.4136 209.504 241.57 241.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1710 0.001024 512 70 60 18720 0.366496 1.15258 17.9608 19.5219 19.5789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 630 6.4e-05 4096 230 1980 141312 139.478 55.379 2460.41 1666.77 4322.21 4322.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 600 0.000512 2048 230 6540 15360 5.12486 3.41917 131.385 148.552 288.586 288.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1340 0.000256 1024 360 840 58368 5.8511 3.36653 35.0993 103.484 147.929 148.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1520 0.000512 4096 140 300 36672 6.61962 24.314 209.502 240.479 240.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1710 0.001024 512 70 60 18624 0.362048 1.09046 16.8739 18.3677 18.4273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 630 6.4e-05 4096 230 1980 142080 139.822 55.6138 2465.78 1669.75 4331.13 4331.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 600 0.000512 2048 230 6540 15360 5.13098 3.41958 111.335 149.367 269.353 269.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1340 0.000256 1024 360 840 59520 5.80586 3.37466 30.8409 103.461 143.607 143.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1520 0.000512 4096 140 300 36480 6.57603 20.8148 208.565 235.999 236.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1710 0.001024 512 70 60 18480 0.361152 1.08954 18.8256 20.3191 20.3756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 630 6.4e-05 4096 230 1980 143360 139.883 55.7281 1695.93 1673.09 3564.8 3564.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 600 0.000512 2048 230 6540 15904 5.20029 3.48074 276.339 151.353 436.472 436.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1340 0.000256 1024 360 840 60480 5.89763 3.42016 73.0963 104.775 187.315 187.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1520 0.000512 4096 140 300 36848 6.62499 47.5361 209.567 263.772 263.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1710 0.001024 512 70 60 18760 0.362496 0.633696 17.9569 18.9973 19.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 630 6.4e-05 4096 230 1980 143360 139.602 55.6682 1085.25 1673.1 2953.8 2953.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 600 0.000512 2048 230 6540 15232 5.14048 3.41811 168.612 149.242 326.518 326.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1340 0.000256 1024 360 840 60032 5.90138 3.41606 46.4118 104.831 160.694 160.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1520 0.000512 4096 140 300 36736 6.61734 31.0333 209.236 246.933 246.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1710 0.001024 512 70 60 18704 0.363008 0.48832 17.9156 18.8103 18.8662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 630 6.4e-05 4096 230 1980 142464 140.297 55.7421 908.633 1673.47 2778.31 2778.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 600 0.000512 2048 230 6540 14784 5.14877 3.4119 137.789 147.791 294.242 294.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1340 0.000256 1024 360 840 60480 5.90598 3.4249 39.4998 104.903 153.863 153.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1520 0.000512 4096 140 300 36624 6.59203 26.5706 208.943 242.148 242.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1710 0.001024 512 70 60 18648 0.360928 0.413696 17.9214 18.7395 18.7986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 630 6.4e-05 4096 230 1980 143360 139.389 55.6148 804.765 1674.95 2674.88 2675.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 600 0.000512 2048 230 6540 15232 5.16259 3.44019 123.596 151.758 284.058 284.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1340 0.000256 1024 360 840 59136 5.84432 3.37757 33.7813 103.855 146.986 147.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1520 0.000512 4096 140 300 36512 6.57386 21.9132 208.792 237.321 237.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1710 0.001024 512 70 60 18592 0.362496 1.0112 17.8542 19.2693 19.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 630 6.4e-05 4096 230 1980 138880 140.14 55.3285 695.346 1659.63 2550.61 2550.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 600 0.000512 2048 230 6540 14560 5.14861 3.38358 105.31 147.386 261.329 261.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1340 0.000256 1024 360 840 58240 5.8185 3.34848 29.7274 102.665 141.689 141.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1520 0.000512 4096 140 300 36400 6.56749 20.3324 208.34 235.282 235.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1710 0.001024 512 70 60 18480 0.362336 1.00621 17.7994 19.21 19.2676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 630 6.4e-05 4096 230 1980 144384 139.302 55.6166 1618.95 1675.64 3489.68 3489.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 600 0.000512 2048 230 6540 15872 5.17414 3.46726 249.878 150.368 408.987 409.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1340 0.000256 1024 360 840 60416 5.85523 3.40685 69.3911 104.602 183.381 183.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1520 0.000512 4096 140 300 36800 6.62128 45.1195 209.332 261.116 261.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1710 0.001024 512 70 60 18752 0.36416 0.681984 16.8656 17.9548 18.0135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 630 6.4e-05 4096 230 1980 143360 139.265 55.5561 1106.25 1671.88 2973.11 2973.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 600 0.000512 2048 230 6540 15872 5.18202 3.48134 167.599 150.16 326.52 326.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1340 0.000256 1024 360 840 60416 5.86429 3.41043 47.478 104.768 161.65 161.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1520 0.000512 4096 140 300 36736 6.61517 31.5535 209.5 247.715 247.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1710 0.001024 512 70 60 18688 0.36144 0.538624 17.9288 18.8725 18.9275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 630 6.4e-05 4096 230 1980 141312 139.424 55.3759 906.633 1665.35 2766.95 2767.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 600 0.000512 2048 230 6540 15360 5.1199 3.41763 135.135 149.533 293.309 293.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1340 0.000256 1024 360 840 58368 5.86422 3.37072 38.5745 103.394 151.331 151.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1520 0.000512 4096 140 300 36672 6.61914 26.8513 209.323 242.838 242.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1710 0.001024 512 70 60 18624 0.36272 0.47072 16.8679 17.7443 17.8007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 630 6.4e-05 4096 230 1980 143360 139.328 55.5676 853.43 1671.4 2719.88 2720.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 600 0.000512 2048 230 6540 14336 5.11318 3.35808 111.319 146.718 266.607 266.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1340 0.000256 1024 360 840 59392 5.92202 3.40749 36.2964 104.866 150.617 150.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1520 0.000512 4096 140 300 36608 6.61632 24.5516 209.357 240.568 240.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1710 0.001024 512 70 60 18432 0.36032 0.534912 17.8286 18.7668 18.8232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 630 6.4e-05 4096 230 1980 138240 138.538 54.9683 752.319 1649.18 2595.18 2595.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 600 0.000512 2048 230 6540 15360 5.14765 3.44134 107.975 146.416 263.082 263.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1340 0.000256 1024 360 840 58880 5.84323 3.37283 33.2967 103.542 146.182 146.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1520 0.000512 4096 140 300 36480 6.59251 22.9589 208.941 238.536 238.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 1710 0.001024 512 70 60 18240 0.3584 0.905216 17.7428 19.0514 19.1094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 630 6.4e-05 4096 230 1984 147456 138.559 55.6063 2272.02 1677.06 4143.42 4143.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 600 0.000512 2048 230 6528 15616 5.16915 3.46678 221.646 151.806 382.188 382.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1340 0.000256 1024 360 832 60416 5.87686 3.41792 57.9343 104.996 172.354 172.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1520 0.000512 4096 140 320 36736 6.62144 41.3491 209.781 257.796 257.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1710 0.001024 512 70 64 18784 0.364032 0.919936 18.124 19.4501 19.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 630 6.4e-05 4096 230 1984 147456 138.726 55.6093 2128.11 1675.86 3998.48 3998.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 600 0.000512 2048 230 6528 15616 5.17798 3.46602 142.693 151.269 302.71 302.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1340 0.000256 1024 360 832 59904 5.88371 3.41066 37.2216 104.612 151.259 151.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1520 0.000512 4096 140 320 36672 6.61504 71.8889 209.598 288.148 288.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1710 0.001024 512 70 64 18752 0.37104 0.948256 19.5612 20.9221 20.9836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 630 6.4e-05 4096 230 1984 145920 138.728 55.5991 2321.31 1674.82 4190.63 4190.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 600 0.000512 2048 230 6528 15360 5.17373 3.45715 116.189 151.188 276.109 276.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1340 0.000256 1024 360 832 59904 5.86122 3.39968 31.077 104.398 144.864 144.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1520 0.000512 4096 140 320 36672 6.6248 72.2126 209.787 288.669 288.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1710 0.001024 512 70 64 18720 0.366592 0.931712 19.4118 20.754 20.8113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 630 6.4e-05 4096 230 1984 145408 138.918 55.5397 2298.37 1671.92 4164.93 4165.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 600 0.000512 2048 230 6528 15360 5.20397 3.4816 101.04 152.633 262.461 262.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1340 0.000256 1024 360 832 59392 5.91251 3.41197 26.8456 104.768 141.063 141.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1520 0.000512 4096 140 320 36608 6.61834 71.8746 209.59 288.127 288.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1710 0.001024 512 70 64 18688 0.370656 0.951776 20.4632 21.8276 21.8849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 630 6.4e-05 4096 230 1984 147200 139.008 55.7289 1928.54 1677.08 3800.53 3800.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 600 0.000512 2048 230 6528 15520 5.18966 3.46998 296.716 150.309 455.785 455.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1340 0.000256 1024 360 832 60160 5.91498 3.42195 78.6627 104.998 193.12 193.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1520 0.000512 4096 140 320 36720 6.62787 55.0706 209.711 271.46 271.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1710 0.001024 512 70 64 18760 0.362496 1.3473 17.9794 19.7314 19.7857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 630 6.4e-05 4096 230 1984 147200 138.752 55.6933 2871.52 1677.15 4743.3 4743.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 600 0.000512 2048 230 6528 15360 5.16685 3.44474 180.686 151.101 340.503 340.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1340 0.000256 1024 360 832 59520 5.86358 3.38867 48.1994 104.19 161.771 161.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1520 0.000512 4096 140 320 36640 6.61504 33.7041 209.629 249.992 250.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1710 0.001024 512 70 64 18720 0.363808 1.35197 19.0506 20.8084 20.8667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 630 6.4e-05 4096 230 1984 145920 138.784 55.6523 2813.96 1668.72 4677.29 4677.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 600 0.000512 2048 230 6528 15360 5.21366 3.4729 148.972 151.394 309.154 309.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1340 0.000256 1024 360 832 59520 5.92528 3.41478 39.4338 104.56 153.462 153.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1520 0.000512 4096 140 320 36600 6.6168 28.3014 209.277 244.237 244.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1710 0.001024 512 70 64 18600 0.363648 1.3343 17.9113 19.6487 19.7085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 630 6.4e-05 4096 230 1984 145920 138.766 55.6073 2798.88 1677.57 4670.99 4671.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 600 0.000512 2048 230 6528 14720 5.14458 3.41005 123.609 151.97 284.233 284.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1340 0.000256 1024 360 832 58880 5.81958 3.36522 34.3224 103.441 147.077 147.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1520 0.000512 4096 140 320 36480 6.59603 24.0527 209.065 239.755 239.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1710 0.001024 512 70 64 18560 0.362496 1.33734 17.9476 19.6902 19.7472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 630 6.4e-05 4096 230 1984 144000 139.034 55.5537 3047.87 1667.48 4910.11 4910.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 600 0.000512 2048 230 6528 14400 5.18704 3.41664 111.004 148.076 267.784 267.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1340 0.000256 1024 360 832 57600 5.91229 3.37926 30.9717 103.496 143.882 143.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1520 0.000512 4096 140 320 36400 6.59379 99.8549 208.919 315.41 315.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1710 0.001024 512 70 64 18600 0.362496 1.33379 17.9069 19.6451 19.7042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 630 6.4e-05 4096 230 1984 146688 138.598 55.6833 1768.28 1673.98 3636.71 3636.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 600 0.000512 2048 230 6528 15744 5.18442 3.47392 276.916 150.335 436.013 436.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1340 0.000256 1024 360 832 60288 5.8696 3.41782 72.8903 104.821 187.129 187.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1520 0.000512 4096 140 320 36720 6.62336 50.7655 209.725 267.156 267.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1710 0.001024 512 70 64 18768 0.362496 0.702336 17.9936 19.0992 19.1556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 630 6.4e-05 4096 230 1984 145920 138.491 55.6012 1102.42 1673.02 2969.71 2969.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 600 0.000512 2048 230 6528 15360 5.1689 3.45837 169.657 148.832 327.216 327.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1340 0.000256 1024 360 832 59904 5.84979 3.40371 45.5998 104.294 159.278 159.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1520 0.000512 4096 140 320 36672 6.63274 32.3584 209.576 248.61 248.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 1710 0.001024 512 70 64 18720 0.362496 1.17043 17.9861 19.5604 19.6178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 630 6.4e-05 4096 230 1984 145152 138.605 55.5846 904.383 1670.77 2769.51 2769.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 600 0.000512 2048 230 6528 14976 5.16435 3.44474 136.053 151.419 296.182 296.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1340 0.000256 1024 360 832 58752 5.88262 3.38486 36.4427 103.944 149.783 149.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1520 0.000512 4096 140 320 36576 6.61107 26.1578 209.518 242.33 242.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1710 0.001024 512 70 64 18576 0.362464 1.16736 18.9477 20.5201 20.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 630 6.4e-05 4096 230 1984 144384 138.276 55.3738 800.885 1666.56 2661.26 2661.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 600 0.000512 2048 230 6528 14592 5.15539 3.41331 118.707 149.603 276.98 277.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1340 0.000256 1024 360 832 58368 5.8489 3.37101 33.0703 103.476 145.891 146.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1520 0.000512 4096 140 320 36480 6.60656 23.0564 209.217 238.923 238.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1710 0.001024 512 70 64 18624 0.362592 1.16531 17.9559 19.5272 19.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 630 6.4e-05 4096 230 1984 145920 138.587 55.6252 2402.45 1669.68 4266.53 4266.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 600 0.000512 2048 230 6528 14400 5.1761 3.42214 101.003 149.52 259.226 259.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1340 0.000256 1024 360 832 57600 5.90627 3.38035 28.1194 103.459 140.994 141.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1520 0.000512 4096 140 320 36480 6.61674 21.3484 210.108 238.119 238.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1710 0.001024 512 70 64 18480 0.360736 1.14957 16.8278 18.3819 18.4383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 630 6.4e-05 4096 230 1984 146944 138.769 55.7256 1671.45 1672.78 3538.89 3539.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 600 0.000512 2048 230 6528 15680 5.20394 3.47955 260.617 150.282 419.679 419.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1340 0.000256 1024 360 832 60032 5.91302 3.41693 67.7039 104.75 181.915 182.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1520 0.000512 4096 140 320 36680 6.61552 48.3761 209.615 264.651 264.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1710 0.001024 512 70 64 18760 0.36256 0.644576 17.9456 18.9952 19.0519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 630 6.4e-05 4096 230 1984 146944 138.495 55.682 1069.43 1673.32 2937.1 2937.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 600 0.000512 2048 230 6528 15232 5.13098 3.41606 160.662 148.2 317.508 317.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1340 0.000256 1024 360 832 60032 5.8976 3.41402 43.145 104.835 157.416 157.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1520 0.000512 4096 140 320 36624 6.61786 31.4245 209.402 247.489 247.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1710 0.001024 512 70 64 18704 0.3632 0.501568 17.9466 18.8528 18.9112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 630 6.4e-05 4096 230 1984 145152 139.254 55.7567 892.003 1673.69 2760.87 2761.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 600 0.000512 2048 230 6528 14784 5.16109 3.40861 131.756 149.929 290.357 290.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1340 0.000256 1024 360 832 59136 5.96262 3.42426 36.3967 104.92 150.831 150.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1520 0.000512 4096 140 320 36456 6.58202 25.5981 208.837 241.061 241.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1710 0.001024 512 70 64 18648 0.363168 0.42192 18.9235 19.7516 19.8085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 630 6.4e-05 4096 230 1984 146944 138.363 55.6073 799.615 1673.77 2667.52 2667.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 600 0.000512 2048 230 6528 15232 5.16477 3.44182 118.599 148.537 275.842 275.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1340 0.000256 1024 360 832 59136 5.84416 3.37962 31.7547 103.785 144.893 145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1520 0.000512 4096 140 320 36512 6.61123 22.4625 209.408 238.523 238.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 1710 0.001024 512 70 64 18592 0.362976 1.04013 17.9421 19.3868 19.4417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 630 6.4e-05 4096 230 1984 143360 138.535 55.3322 698.333 1659.64 2552.02 2552.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 600 0.000512 2048 230 6528 14560 5.1545 3.39354 99.7035 146.338 254.692 254.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1340 0.000256 1024 360 832 58240 5.82426 3.35235 27.9145 102.67 139.892 140.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1520 0.000512 4096 140 320 36400 6.60874 20.8931 209.111 236.657 236.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1710 0.001024 512 70 64 18480 0.362304 1.01706 17.9078 19.3302 19.3863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 630 6.4e-05 4096 230 1984 147456 138.557 55.6032 1657.85 1675.58 3527.76 3527.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 600 0.000512 2048 230 6528 15616 5.17402 3.46685 246.207 150.367 405.314 405.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1340 0.000256 1024 360 832 59904 5.88042 3.40688 67.0451 104.595 181.053 181.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1520 0.000512 4096 140 320 36672 6.61491 47.7002 209.398 263.756 263.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1710 0.001024 512 70 64 18752 0.363552 0.71488 18.9952 20.1148 20.1728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 630 6.4e-05 4096 230 1984 145408 138.585 55.5507 1106.53 1670.43 2971.27 2971.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 600 0.000512 2048 230 6528 15360 5.21235 3.48134 158.658 150.065 317.527 317.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1340 0.000256 1024 360 832 59392 5.92272 3.40787 45.0801 104.681 159.221 159.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1520 0.000512 4096 140 320 36608 6.6151 33.0678 209.399 249.127 249.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1710 0.001024 512 70 64 18688 0.363232 0.5632 18.9954 19.9659 20.0253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 630 6.4e-05 4096 230 1984 144384 138.307 55.3946 911.496 1665.33 2770.7 2770.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 600 0.000512 2048 230 6528 14592 5.15507 3.41811 123.926 147.426 280.029 280.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1340 0.000256 1024 360 832 58368 5.85578 3.37386 37.183 103.394 149.931 150.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1520 0.000512 4096 140 320 36480 6.61094 26.3269 209.066 242.045 242.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1710 0.001024 512 70 64 18624 0.363456 0.4608 17.9445 18.8116 18.8686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 630 6.4e-05 4096 230 1984 143360 139.385 55.5704 836.397 1671.14 2702.67 2702.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 600 0.000512 2048 230 6528 14336 5.11539 3.36259 106.293 149.91 264.781 264.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1340 0.000256 1024 360 832 59392 5.92717 3.41197 34.742 104.852 149.061 149.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1520 0.000512 4096 140 320 36352 6.59658 25.4505 208.718 240.807 240.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1710 0.001024 512 70 64 18432 0.362016 0.55136 17.7809 18.7369 18.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 630 6.4e-05 4096 230 1984 138240 138.602 54.9647 743.238 1651.13 2588.1 2588.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 600 0.000512 2048 230 6528 14080 5.19885 3.43875 96.4802 147.591 252.81 252.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1340 0.000256 1024 360 832 58880 5.85037 3.37469 32.2075 103.664 145.227 145.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1520 0.000512 4096 140 320 36160 6.54874 23.9907 208.229 238.81 238.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1710 0.001024 512 70 64 18240 0.359744 0.350816 18.7235 19.4783 19.5338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 630 6.4e-05 4096 230 1984 141312 137.747 54.9683 724.68 1651.43 2569 2569.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 600 0.000512 2048 230 6528 13824 5.22077 3.44534 88.2028 146.711 243.682 243.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1340 0.000256 1024 360 832 58368 5.87459 3.37549 30.4413 104.065 143.883 143.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1520 0.000512 4096 140 320 36096 6.5495 21.3288 208.232 236.153 236.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1710 0.001024 512 70 64 18432 0.363296 0.968704 17.8443 19.2189 19.2744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 630 6.4e-05 4096 230 2048 132864 143.788 55.6794 2566.46 1675.36 4441.47 4441.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 600 0.000512 2048 230 6528 15424 5.20493 3.50861 218.941 152.483 380.24 380.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1340 0.000256 1024 360 896 59648 5.94221 3.41587 92.8306 104.884 207.204 207.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1520 0.000512 4096 140 384 36304 6.6192 94.3493 209.898 310.909 310.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1710 0.001024 512 70 128 18080 0.366592 2.06438 20.29 22.7642 22.8225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 630 6.4e-05 4096 230 2048 132608 143.37 55.6069 2259.76 1677.04 4135.94 4136.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 600 0.000512 2048 230 6528 15232 5.18106 3.46563 241.239 154.075 404.058 404.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1340 0.000256 1024 360 896 59648 5.91542 3.41971 70.4146 104.995 184.869 184.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1520 0.000512 4096 140 384 36288 6.61571 55.4301 209.908 271.995 272.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1710 0.001024 512 70 128 18048 0.365184 1.81594 19.0815 21.3049 21.3622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 630 6.4e-05 4096 230 2048 132096 143.621 55.6175 2098.19 1675.58 3973.19 3973.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 600 0.000512 2048 230 6528 15104 5.19965 3.47171 155.677 153.705 318.158 318.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1340 0.000256 1024 360 896 59392 5.91651 3.40698 45.8303 104.594 159.875 159.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1520 0.000512 4096 140 384 36224 6.61504 35.0208 209.694 251.373 251.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1710 0.001024 512 70 128 17984 0.363968 1.79594 17.9828 20.1832 20.2412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 630 6.4e-05 4096 230 2048 132096 143.308 55.6067 2049.17 1674.63 3922.89 3923.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 600 0.000512 2048 230 6528 14976 5.18381 3.45891 125.175 153.25 287.168 287.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1340 0.000256 1024 360 896 59136 5.88662 3.3993 37.2492 104.399 151.059 151.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1520 0.000512 4096 140 384 36192 6.61302 29.4732 209.654 245.783 245.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1710 0.001024 512 70 128 17952 0.360864 1.78557 17.914 20.1036 20.1629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 630 6.4e-05 4096 230 2048 131072 143.639 55.5728 2008.63 1672.02 3880.03 3880.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 600 0.000512 2048 230 6528 14848 5.21578 3.48288 113.277 149.422 271.496 271.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1340 0.000256 1024 360 896 59392 5.91472 3.40941 33.6804 104.779 147.91 148.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1520 0.000512 4096 140 384 36096 6.61504 89.6222 209.308 305.588 305.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1710 0.001024 512 70 128 17920 0.366528 1.8288 20.0112 22.2485 22.3074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 630 6.4e-05 4096 230 2048 130560 144.02 55.6011 2261.32 1676.1 4137.21 4137.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 600 0.000512 2048 230 6528 14720 5.14253 3.40992 102.639 152.662 263.954 264.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1340 0.000256 1024 360 896 57600 5.88368 3.372 29.8939 103.351 142.631 142.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1520 0.000512 4096 140 384 36160 6.61094 89.5747 209.706 305.933 305.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1710 0.001024 512 70 128 17920 0.365568 1.83971 19.0814 21.3302 21.3899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 630 6.4e-05 4096 230 2048 129024 143.571 55.3842 2221.98 1666.92 4088.04 4088.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 600 0.000512 2048 230 6528 14592 5.15824 3.41402 94.4787 149.569 252.719 252.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1340 0.000256 1024 360 896 58368 5.85725 3.36928 28.4758 103.491 141.322 141.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1520 0.000512 4096 140 384 36096 6.61392 89.4386 209.718 305.816 305.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1710 0.001024 512 70 128 17856 0.367584 1.82435 18.0494 20.284 20.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 630 6.4e-05 4096 230 2048 129024 144.585 55.6158 2220.68 1673.74 4094.8 4094.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 600 0.000512 2048 230 6528 14336 5.18726 3.44704 85.6972 149.911 244.35 244.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1340 0.000256 1024 360 896 57344 5.93229 3.38083 26.3613 103.782 139.587 139.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1520 0.000512 4096 140 384 36064 6.61398 88.9998 209.452 305.11 305.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1710 0.001024 512 70 128 17696 0.366272 1.82435 18.2231 20.4564 20.5131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 630 6.4e-05 4096 230 2048 131072 143.844 55.5661 2250.35 1672.55 4122.48 4122.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 600 0.000512 2048 230 6528 13312 5.15494 3.35923 75.9019 149.434 233.954 234.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1340 0.000256 1024 360 896 59392 5.92893 3.4135 26.2406 104.942 140.657 140.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1520 0.000512 4096 140 384 35840 6.56736 88.1742 208.591 303.376 303.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1710 0.001024 512 70 128 17664 0.364544 1.80918 19.0168 21.2342 21.2912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 630 6.4e-05 4096 230 1980 143360 139.849 55.6068 2533.35 1674 4402.98 4403.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 600 0.000512 2048 230 6540 15232 5.16096 3.46278 84.5523 154.053 247.33 247.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1340 0.000256 1024 360 840 59136 5.85526 3.38058 74.9187 103.793 188.078 188.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1520 0.000512 4096 140 300 36512 6.56989 66.7503 208.675 282.039 282.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1710 0.001024 512 70 60 18592 0.36864 0.892928 18.4686 19.7719 19.8306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 630 6.4e-05 4096 230 1984 146944 138.773 55.6177 2568.44 1675.18 4438.18 4438.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 600 0.000512 2048 230 6528 15232 5.16358 3.46509 83.0275 151.538 243.292 243.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1340 0.000256 1024 360 832 59136 5.84998 3.37744 23.1523 103.866 136.376 136.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1520 0.000512 4096 140 320 36512 6.62118 71.8377 209.582 288.084 288.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1710 0.001024 512 70 64 18592 0.366592 0.929408 19.599 20.9363 20.9968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 630 6.4e-05 4096 230 2000 143360 138.978 55.3294 2565.91 1660.98 4421.38 4421.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 600 0.000512 2048 230 6500 14560 5.14979 3.40819 81.6633 149.7 240.024 240.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1340 0.000256 1024 360 850 58240 5.83014 3.34848 24.1532 102.74 136.197 136.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1520 0.000512 4096 140 300 36400 6.5713 68.3069 208.51 283.429 283.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1710 0.001024 512 70 50 18480 0.364704 0.755872 19.0526 20.2172 20.2732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 630 6.4e-05 4096 230 1968 138880 140.587 55.3247 2440.88 1659.35 4296.31 4296.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 600 0.000512 2048 230 6528 14560 5.15075 3.41366 81.1612 149.191 239.023 239.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1340 0.000256 1024 360 816 58240 5.85293 3.34877 78.776 102.629 190.74 190.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1520 0.000512 4096 140 288 36680 6.61613 65.3131 209.396 281.366 281.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1710 0.001024 512 70 48 18480 0.363968 0.707552 19.2091 20.3256 20.3796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 630 6.4e-05 4096 230 1984 147456 138.549 55.5539 2554.98 1672.07 4421.33 4421.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 600 0.000512 2048 230 6496 15872 5.19002 3.50003 100.544 151.876 261.213 261.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1340 0.000256 1024 360 832 61440 5.86131 3.6352 81.1786 104.783 195.588 195.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1520 0.000512 4096 140 288 36864 6.63363 63.0578 209.75 279.487 279.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1710 0.001024 512 70 64 18688 0.372896 0.955392 18.8803 20.2507 20.3082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 630 6.4e-05 4096 230 1984 138240 138.58 55.0085 3399.95 1652.12 5245.83 5245.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 600 0.000512 2048 230 6496 15360 5.17427 3.4816 148.621 149.708 307.086 307.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1340 0.000256 1024 360 832 57600 5.91738 3.38125 38.5762 103.879 151.881 151.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1520 0.000512 4096 140 288 36480 6.62118 92.2895 209.576 308.53 308.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1710 0.001024 512 70 64 18240 0.362528 1.32064 17.9507 19.6787 19.7354
