Classic Timing Analyzer report for BCD_TO_Seven_Segment
Fri Oct 10 08:26:11 2008
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 7.491 ns    ; C    ; NOTa ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 7.491 ns        ; C    ; NOTa ;
; N/A   ; None              ; 7.468 ns        ; C    ; NOTc ;
; N/A   ; None              ; 7.457 ns        ; C    ; NOTb ;
; N/A   ; None              ; 7.246 ns        ; C    ; NOTe ;
; N/A   ; None              ; 7.242 ns        ; C    ; NOTd ;
; N/A   ; None              ; 7.231 ns        ; C    ; NOTg ;
; N/A   ; None              ; 7.230 ns        ; C    ; NOTf ;
; N/A   ; None              ; 7.182 ns        ; D    ; NOTa ;
; N/A   ; None              ; 7.155 ns        ; D    ; NOTb ;
; N/A   ; None              ; 7.136 ns        ; D    ; NOTc ;
; N/A   ; None              ; 6.936 ns        ; D    ; NOTe ;
; N/A   ; None              ; 6.936 ns        ; D    ; NOTd ;
; N/A   ; None              ; 6.923 ns        ; D    ; NOTg ;
; N/A   ; None              ; 6.921 ns        ; D    ; NOTf ;
; N/A   ; None              ; 6.883 ns        ; B    ; NOTa ;
; N/A   ; None              ; 6.864 ns        ; B    ; NOTc ;
; N/A   ; None              ; 6.853 ns        ; B    ; NOTb ;
; N/A   ; None              ; 6.634 ns        ; B    ; NOTe ;
; N/A   ; None              ; 6.634 ns        ; B    ; NOTd ;
; N/A   ; None              ; 6.619 ns        ; B    ; NOTg ;
; N/A   ; None              ; 6.618 ns        ; B    ; NOTf ;
; N/A   ; None              ; 6.193 ns        ; A    ; NOTa ;
; N/A   ; None              ; 5.945 ns        ; A    ; NOTd ;
; N/A   ; None              ; 5.933 ns        ; A    ; NOTg ;
; N/A   ; None              ; 5.933 ns        ; A    ; NOTf ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 10 08:26:10 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BCD_TO_Seven_Segment -c BCD_TO_Seven_Segment --timing_analysis_only
Info: Longest tpd from source pin "C" to destination pin "NOTa" is 7.491 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 7; PIN Node = 'C'
    Info: 2: + IC(2.454 ns) + CELL(0.420 ns) = 3.873 ns; Loc. = LCCOMB_X28_Y1_N24; Fanout = 1; COMB Node = 'inst9~13'
    Info: 3: + IC(0.820 ns) + CELL(2.798 ns) = 7.491 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'NOTa'
    Info: Total cell delay = 4.217 ns ( 56.29 % )
    Info: Total interconnect delay = 3.274 ns ( 43.71 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Fri Oct 10 08:26:11 2008
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


