\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def}{\section{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def Struct Reference}
\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def}\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}}
}


F\-S\-M\-C N\-O\-R/\-S\-R\-A\-M Init structure definition.  




{\ttfamily \#include $<$stm32f10x\-\_\-fsmc.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a7fcd864461cf0d1cf83b62fa2b4d3f86}{F\-S\-M\-C\-\_\-\-Bank}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_af4ff95085d3bb39e34c2f88ca3140ce5}{F\-S\-M\-C\-\_\-\-Data\-Address\-Mux}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a979ad605c6a63923e060576ee01e888d}{F\-S\-M\-C\-\_\-\-Memory\-Type}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a1791c771ff86f5dc5422040409517e9d}{F\-S\-M\-C\-\_\-\-Memory\-Data\-Width}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aec0bfff5c934c251c21450a50f5bdb79}{F\-S\-M\-C\-\_\-\-Burst\-Access\-Mode}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_ac350cc34377fe3d5f882a6801bab1ac9}{F\-S\-M\-C\-\_\-\-Asynchronous\-Wait}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a5d4d76594fc201943b51095e3ef34791}{F\-S\-M\-C\-\_\-\-Wait\-Signal\-Polarity}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a7e201c17bf7c5f6cc69fb6de29c8b024}{F\-S\-M\-C\-\_\-\-Wrap\-Mode}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a71c6e7cc8e7e1a8fd0562960ffd23e88}{F\-S\-M\-C\-\_\-\-Wait\-Signal\-Active}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a596793d1735c4e38c87e3bf91d986370}{F\-S\-M\-C\-\_\-\-Write\-Operation}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aedbc7df3ff61cc93a910a64dc53c932b}{F\-S\-M\-C\-\_\-\-Wait\-Signal}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_af33d0076b5bfea3a66e388ed7f3eb3f3}{F\-S\-M\-C\-\_\-\-Extended\-Mode}
\item 
\hyperlink{stdint_8h_a435d1572bf3f880d55459d9805097f62}{uint32\-\_\-t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_adac3756711f2d76e56a8cbcb7a03843d}{F\-S\-M\-C\-\_\-\-Write\-Burst}
\item 
F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def $\ast$ \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a89727833f179b72ede3f11396c01732c}{F\-S\-M\-C\-\_\-\-Read\-Write\-Timing\-Struct}
\item 
F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def $\ast$ \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a4ca9ddc4f0dbad8192d672e78bf3be3d}{F\-S\-M\-C\-\_\-\-Write\-Timing\-Struct}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\-S\-M\-C N\-O\-R/\-S\-R\-A\-M Init structure definition. 

Definition at line 91 of file stm32f10x\-\_\-fsmc.\-h.



\subsection{Field Documentation}
\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_ac350cc34377fe3d5f882a6801bab1ac9}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Asynchronous\-Wait@{F\-S\-M\-C\-\_\-\-Asynchronous\-Wait}}
\index{F\-S\-M\-C\-\_\-\-Asynchronous\-Wait@{F\-S\-M\-C\-\_\-\-Asynchronous\-Wait}!FSMC_NORSRAMInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Asynchronous\-Wait}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Asynchronous\-Wait}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_ac350cc34377fe3d5f882a6801bab1ac9}
\begin{DoxyVerb}      Enables or disables wait signal during asynchronous transfers,
\end{DoxyVerb}
 valid only with asynchronous Flash memories. This parameter can be a value of \hyperlink{group___f_s_m_c___asynchronous_wait}{F\-S\-M\-C\-\_\-\-Asynchronous\-Wait} 

Definition at line 111 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a7fcd864461cf0d1cf83b62fa2b4d3f86}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Bank@{F\-S\-M\-C\-\_\-\-Bank}}
\index{F\-S\-M\-C\-\_\-\-Bank@{F\-S\-M\-C\-\_\-\-Bank}!FSMC_NORSRAMInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Bank}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Bank}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a7fcd864461cf0d1cf83b62fa2b4d3f86}
\begin{DoxyVerb}                Specifies the NOR/SRAM memory bank that will be used.
\end{DoxyVerb}
 This parameter can be a value of \hyperlink{group___f_s_m_c___n_o_r_s_r_a_m___bank}{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-\_\-\-Bank} 

Definition at line 93 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aec0bfff5c934c251c21450a50f5bdb79}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Burst\-Access\-Mode@{F\-S\-M\-C\-\_\-\-Burst\-Access\-Mode}}
\index{F\-S\-M\-C\-\_\-\-Burst\-Access\-Mode@{F\-S\-M\-C\-\_\-\-Burst\-Access\-Mode}!FSMC_NORSRAMInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Burst\-Access\-Mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Burst\-Access\-Mode}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aec0bfff5c934c251c21450a50f5bdb79}
\begin{DoxyVerb}     Enables or disables the burst access mode for Flash memory,
\end{DoxyVerb}
 valid only with synchronous burst Flash memories. This parameter can be a value of \hyperlink{group___f_s_m_c___burst___access___mode}{F\-S\-M\-C\-\_\-\-Burst\-\_\-\-Access\-\_\-\-Mode} 

Definition at line 107 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_af4ff95085d3bb39e34c2f88ca3140ce5}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Data\-Address\-Mux@{F\-S\-M\-C\-\_\-\-Data\-Address\-Mux}}
\index{F\-S\-M\-C\-\_\-\-Data\-Address\-Mux@{F\-S\-M\-C\-\_\-\-Data\-Address\-Mux}!FSMC_NORSRAMInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Data\-Address\-Mux}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Data\-Address\-Mux}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_af4ff95085d3bb39e34c2f88ca3140ce5}
\begin{DoxyVerb}      Specifies whether the address and data values are
\end{DoxyVerb}
 multiplexed on the databus or not. This parameter can be a value of \hyperlink{group___f_s_m_c___data___address___bus___multiplexing}{F\-S\-M\-C\-\_\-\-Data\-\_\-\-Address\-\_\-\-Bus\-\_\-\-Multiplexing} 

Definition at line 96 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_af33d0076b5bfea3a66e388ed7f3eb3f3}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Extended\-Mode@{F\-S\-M\-C\-\_\-\-Extended\-Mode}}
\index{F\-S\-M\-C\-\_\-\-Extended\-Mode@{F\-S\-M\-C\-\_\-\-Extended\-Mode}!FSMC_NORSRAMInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Extended\-Mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Extended\-Mode}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_af33d0076b5bfea3a66e388ed7f3eb3f3}
\begin{DoxyVerb}        Enables or disables the extended mode.
\end{DoxyVerb}
 This parameter can be a value of \hyperlink{group___f_s_m_c___extended___mode}{F\-S\-M\-C\-\_\-\-Extended\-\_\-\-Mode} 

Definition at line 135 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a1791c771ff86f5dc5422040409517e9d}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Memory\-Data\-Width@{F\-S\-M\-C\-\_\-\-Memory\-Data\-Width}}
\index{F\-S\-M\-C\-\_\-\-Memory\-Data\-Width@{F\-S\-M\-C\-\_\-\-Memory\-Data\-Width}!FSMC_NORSRAMInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Memory\-Data\-Width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Memory\-Data\-Width}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a1791c771ff86f5dc5422040409517e9d}
\begin{DoxyVerb}     Specifies the external memory device width.
\end{DoxyVerb}
 This parameter can be a value of \hyperlink{group___f_s_m_c___data___width}{F\-S\-M\-C\-\_\-\-Data\-\_\-\-Width} 

Definition at line 104 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a979ad605c6a63923e060576ee01e888d}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Memory\-Type@{F\-S\-M\-C\-\_\-\-Memory\-Type}}
\index{F\-S\-M\-C\-\_\-\-Memory\-Type@{F\-S\-M\-C\-\_\-\-Memory\-Type}!FSMC_NORSRAMInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Memory\-Type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Memory\-Type}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a979ad605c6a63923e060576ee01e888d}
\begin{DoxyVerb}          Specifies the type of external memory attached to
\end{DoxyVerb}
 the corresponding memory bank. This parameter can be a value of \hyperlink{group___f_s_m_c___memory___type}{F\-S\-M\-C\-\_\-\-Memory\-\_\-\-Type} 

Definition at line 100 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a89727833f179b72ede3f11396c01732c}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Read\-Write\-Timing\-Struct@{F\-S\-M\-C\-\_\-\-Read\-Write\-Timing\-Struct}}
\index{F\-S\-M\-C\-\_\-\-Read\-Write\-Timing\-Struct@{F\-S\-M\-C\-\_\-\-Read\-Write\-Timing\-Struct}!FSMC_NORSRAMInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Read\-Write\-Timing\-Struct}]{\setlength{\rightskip}{0pt plus 5cm}F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def $\ast$ F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Read\-Write\-Timing\-Struct}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a89727833f179b72ede3f11396c01732c}
Timing Parameters for write and read access if the Extended\-Mode is not used 

Definition at line 141 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aedbc7df3ff61cc93a910a64dc53c932b}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Wait\-Signal@{F\-S\-M\-C\-\_\-\-Wait\-Signal}}
\index{F\-S\-M\-C\-\_\-\-Wait\-Signal@{F\-S\-M\-C\-\_\-\-Wait\-Signal}!FSMC_NORSRAMInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Wait\-Signal}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Wait\-Signal}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aedbc7df3ff61cc93a910a64dc53c932b}
\begin{DoxyVerb}          Enables or disables the wait-state insertion via wait
\end{DoxyVerb}
 signal, valid for Flash memory access in burst mode. This parameter can be a value of \hyperlink{group___f_s_m_c___wait___signal}{F\-S\-M\-C\-\_\-\-Wait\-\_\-\-Signal} 

Definition at line 131 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a71c6e7cc8e7e1a8fd0562960ffd23e88}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Wait\-Signal\-Active@{F\-S\-M\-C\-\_\-\-Wait\-Signal\-Active}}
\index{F\-S\-M\-C\-\_\-\-Wait\-Signal\-Active@{F\-S\-M\-C\-\_\-\-Wait\-Signal\-Active}!FSMC_NORSRAMInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Wait\-Signal\-Active}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Wait\-Signal\-Active}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a71c6e7cc8e7e1a8fd0562960ffd23e88}
\begin{DoxyVerb}    Specifies if the wait signal is asserted by the memory one
\end{DoxyVerb}
 clock cycle before the wait state or during the wait state, valid only when accessing memories in burst mode. This parameter can be a value of \hyperlink{group___f_s_m_c___wait___timing}{F\-S\-M\-C\-\_\-\-Wait\-\_\-\-Timing} 

Definition at line 123 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a5d4d76594fc201943b51095e3ef34791}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Wait\-Signal\-Polarity@{F\-S\-M\-C\-\_\-\-Wait\-Signal\-Polarity}}
\index{F\-S\-M\-C\-\_\-\-Wait\-Signal\-Polarity@{F\-S\-M\-C\-\_\-\-Wait\-Signal\-Polarity}!FSMC_NORSRAMInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Wait\-Signal\-Polarity}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Wait\-Signal\-Polarity}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a5d4d76594fc201943b51095e3ef34791}
\begin{DoxyVerb}  Specifies the wait signal polarity, valid only when accessing
\end{DoxyVerb}
 the Flash memory in burst mode. This parameter can be a value of \hyperlink{group___f_s_m_c___wait___signal___polarity}{F\-S\-M\-C\-\_\-\-Wait\-\_\-\-Signal\-\_\-\-Polarity} 

Definition at line 115 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a7e201c17bf7c5f6cc69fb6de29c8b024}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Wrap\-Mode@{F\-S\-M\-C\-\_\-\-Wrap\-Mode}}
\index{F\-S\-M\-C\-\_\-\-Wrap\-Mode@{F\-S\-M\-C\-\_\-\-Wrap\-Mode}!FSMC_NORSRAMInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Wrap\-Mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Wrap\-Mode}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a7e201c17bf7c5f6cc69fb6de29c8b024}
\begin{DoxyVerb}            Enables or disables the Wrapped burst access mode for Flash
\end{DoxyVerb}
 memory, valid only when accessing Flash memories in burst mode. This parameter can be a value of \hyperlink{group___f_s_m_c___wrap___mode}{F\-S\-M\-C\-\_\-\-Wrap\-\_\-\-Mode} 

Definition at line 119 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_adac3756711f2d76e56a8cbcb7a03843d}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Write\-Burst@{F\-S\-M\-C\-\_\-\-Write\-Burst}}
\index{F\-S\-M\-C\-\_\-\-Write\-Burst@{F\-S\-M\-C\-\_\-\-Write\-Burst}!FSMC_NORSRAMInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Write\-Burst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Write\-Burst}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_adac3756711f2d76e56a8cbcb7a03843d}
\begin{DoxyVerb}          Enables or disables the write burst operation.
\end{DoxyVerb}
 This parameter can be a value of \hyperlink{group___f_s_m_c___write___burst}{F\-S\-M\-C\-\_\-\-Write\-\_\-\-Burst} 

Definition at line 138 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a596793d1735c4e38c87e3bf91d986370}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Write\-Operation@{F\-S\-M\-C\-\_\-\-Write\-Operation}}
\index{F\-S\-M\-C\-\_\-\-Write\-Operation@{F\-S\-M\-C\-\_\-\-Write\-Operation}!FSMC_NORSRAMInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Write\-Operation}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\-\_\-t} F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Write\-Operation}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a596793d1735c4e38c87e3bf91d986370}
\begin{DoxyVerb}      Enables or disables the write operation in the selected bank by the FSMC. 
\end{DoxyVerb}
 This parameter can be a value of \hyperlink{group___f_s_m_c___write___operation}{F\-S\-M\-C\-\_\-\-Write\-\_\-\-Operation} 

Definition at line 128 of file stm32f10x\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a4ca9ddc4f0dbad8192d672e78bf3be3d}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Write\-Timing\-Struct@{F\-S\-M\-C\-\_\-\-Write\-Timing\-Struct}}
\index{F\-S\-M\-C\-\_\-\-Write\-Timing\-Struct@{F\-S\-M\-C\-\_\-\-Write\-Timing\-Struct}!FSMC_NORSRAMInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Write\-Timing\-Struct}]{\setlength{\rightskip}{0pt plus 5cm}F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def $\ast$ F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Init\-Type\-Def\-::\-F\-S\-M\-C\-\_\-\-Write\-Timing\-Struct}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a4ca9ddc4f0dbad8192d672e78bf3be3d}
Timing Parameters for write access if the Extended\-Mode is used 

Definition at line 143 of file stm32f10x\-\_\-fsmc.\-h.



The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F10x/\-Libraries/\-S\-T\-M32\-F10x\-\_\-\-Std\-Periph\-\_\-\-Driver/inc/\hyperlink{stm32f10x__fsmc_8h}{stm32f10x\-\_\-fsmc.\-h}\item 
/home/jose/\-Code/gui\-Tau/flight/\-Pi\-O\-S/\-S\-T\-M32\-F4xx/\-Libraries/\-S\-T\-M32\-F4xx\-\_\-\-Std\-Periph\-\_\-\-Driver/inc/\hyperlink{stm32f4xx__fsmc_8h}{stm32f4xx\-\_\-fsmc.\-h}\end{DoxyCompactItemize}
