# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Ejemplo_package.srcs/sources_1/new/package.vhd" \
"../../../../Ejemplo_package.srcs/sources_1/new/demo.vhd" \

# Do not sort compile order
nosort
