{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1764721853460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1764721853460 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISCV 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"RISCV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764721853491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764721853524 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764721853524 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1764721853594 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853850 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853851 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853851 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853851 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853851 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853852 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853852 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853852 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853852 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853852 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853852 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853852 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853852 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853852 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853852 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853852 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853852 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853853 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853853 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853853 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853853 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853853 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853853 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853853 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853853 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853853 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853853 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853854 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853854 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853854 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853854 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 102 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764721853854 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a28"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764721853878 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764721853890 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764721854046 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1764721854113 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1764721860128 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1764721860251 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1764721860251 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1231 global CLKCTRL_G6 " "VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1231 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1764721860354 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1764721860354 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 4452 global CLKCTRL_G4 " "clk~inputCLKENA0 with 4452 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1764721860354 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1764721860354 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1764721860354 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clk~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clk~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk PIN_AA15 " "Refclk input I/O pad clk is placed onto PIN_AA15" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1764721860357 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1764721860357 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1764721860357 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764721860357 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1764721861198 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISCV.sdc " "Synopsys Design Constraints File file not found: 'RISCV.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764721861205 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764721861206 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764721861220 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a0~portb_address_reg0  to: RISCV\|Instruction_Memory\|mem_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[0\] " "From: RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a0~portb_address_reg0  to: RISCV\|Instruction_Memory\|mem_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764721861254 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_Controller\|vgaclock\|clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA_Controller\|vgaclock\|clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764721861254 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_Controller\|vgaclock\|clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA_Controller\|vgaclock\|clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764721861254 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_Controller\|vgaclock\|clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA_Controller\|vgaclock\|clk\|video_pll_0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1764721861254 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1764721861254 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1764721861316 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1764721861316 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1764721861318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764721861463 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764721861473 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764721861502 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1764721861524 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1764721861524 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764721861533 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764721862134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1764721862144 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764721862144 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764721862298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764721865918 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1764721866945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:05:06 " "Fitter placement preparation operations ending: elapsed time is 00:05:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764722172440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764722452030 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764722459788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764722459788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764722461395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+03 ns 3.4% " "6e+03 ns of routing delay (approximately 3.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1764722468930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "73 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 73% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/" { { 1 { 0 "Router estimated peak interconnect usage is 73% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1764722483252 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764722483252 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1764722663313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1764723277369 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764723277369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:13:34 " "Fitter routing operations ending: elapsed time is 00:13:34" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764723277380 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 15.20 " "Total time spent on timing analysis during the Fitter is 15.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1764723288802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764723288889 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764723290768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764723290773 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764723292514 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764723301871 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1764723302241 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/output_files/RISCV.fit.smsg " "Generated suppressed messages file C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/output_files/RISCV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764723302626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 43 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7826 " "Peak virtual memory: 7826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764723304337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 19:55:04 2025 " "Processing ended: Tue Dec  2 19:55:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764723304337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:24:11 " "Elapsed time: 00:24:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764723304337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "01:31:49 " "Total CPU time (on all processors): 01:31:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764723304337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764723304337 ""}
