$date
	Wed Sep 11 18:03:07 2024
$end

$version
	Synopsys VCS version L-2016.06_Full64
$end

$timescale
	1ps
$end

$comment Csum: 1 dfc5efac9b22fcd1 $end


$scope module tb $end
$var wire 1 ! tb_mismatch $end
$var reg 1 " in1 $end
$var reg 1 # in2 $end
$var reg 1 $ in3 $end
$var reg 1 % out_ref $end
$var reg 1 & out_dut $end

$scope module stim1 $end
$var wire 1 ' clk $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
1"
0#
0$
0&
0%
0!
0'
$end
#5
1'
0"
1$
#10
0'
#15
1'
1#
1&
1%
#20
0'
1"
0#
#25
1'
#30
0'
#35
1'
0"
1#
0$
0&
0%
#40
0'
0#
1$
#45
1'
1"
1&
1%
#50
0'
1#
0$
#55
1'
0#
1$
#60
0'
#65
1'
0$
0&
0%
#70
0'
0"
1$
#75
1'
1"
1#
0$
1&
1%
#80
0'
0#
1$
#85
1'
0"
1#
0$
0&
0%
#90
0'
1"
0#
1$
1&
1%
#95
1'
1#
0&
0%
#100
0'
0"
0$
#105
1'
1"
1$
#110
0'
0"
0$
#115
1'
1"
1&
1%
#120
0'
0"
0#
#125
1'
1"
1$
#130
0'
0$
0&
0%
#135
1'
1$
1&
1%
#140
0'
#145
1'
#150
0'
0"
1#
#155
1'
0$
0&
0%
#160
0'
0#
1&
1%
#165
1'
#170
0'
1#
0&
0%
#175
1'
1"
0#
1$
1&
1%
#180
0'
1#
0$
#185
1'
0"
1$
#190
0'
1"
0#
#195
1'
0"
1#
#200
0'
#205
1'
1"
0#
#210
0'
0"
1#
0$
0&
0%
#215
1'
1"
1&
1%
#220
0'
0#
1$
#225
1'
1#
0&
0%
#230
0'
0"
1&
1%
#235
1'
0$
0&
0%
#240
0'
#245
1'
1"
0#
#250
0'
0"
1#
#255
1'
#260
0'
0#
1$
#265
1'
0$
1&
1%
#270
0'
#275
1'
1$
0&
0%
#280
0'
1#
1&
1%
#285
1'
1"
0$
#290
0'
#295
1'
#300
0'
0#
0&
0%
#305
1'
0"
1#
#310
0'
1$
1&
1%
#315
1'
0#
0&
0%
#320
0'
1"
1&
1%
#325
1'
1#
0&
0%
#330
0'
0"
1&
1%
#335
1'
0$
0&
0%
#340
0'
1"
1&
1%
#345
1'
0#
1$
#350
0'
0"
0&
0%
#355
1'
#360
0'
1#
0$
#365
1'
1"
0#
#370
0'
1#
1$
#375
1'
#380
0'
0"
0#
0$
1&
1%
#385
1'
1"
1#
1$
0&
0%
#390
0'
#395
1'
0#
0$
#400
0'
0"
1#
1$
1&
1%
#405
1'
0#
0&
0%
#410
0'
#415
1'
0$
1&
1%
#420
0'
1"
1#
1$
0&
0%
#425
1'
0"
0#
#430
0'
1"
1#
0$
1&
1%
#435
1'
0#
0&
0%
#440
0'
0"
1#
#445
1'
0#
1&
1%
#450
0'
1"
1#
1$
0&
0%
#455
1'
0#
1&
1%
#460
0'
0"
1#
0$
0&
0%
#465
1'
1"
1&
1%
#470
0'
0#
1$
#475
1'
0"
0&
0%
#480
0'
1"
1#
#485
1'
0"
1&
1%
#490
0'
1"
0#
#495
1'
0"
0$
