Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Mon Oct  7 09:33:07 2024
| Host             : george-MacBookPro running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
| Design           : top_wrapper
| Device           : xc7z020clg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.506        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.335        |
| Device Static (W)        | 0.171        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 56.1         |
| Junction Temperature (C) | 53.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.032 |       17 |       --- |             --- |
| Slice Logic              |     0.012 |    16864 |       --- |             --- |
|   LUT as Logic           |     0.011 |     5039 |     53200 |            9.47 |
|   Register               |    <0.001 |     8146 |    106400 |            7.66 |
|   CARRY4                 |    <0.001 |      283 |     13300 |            2.13 |
|   LUT as Shift Register  |    <0.001 |      416 |     17400 |            2.39 |
|   LUT as Distributed RAM |    <0.001 |       36 |     17400 |            0.21 |
|   F7/F8 Muxes            |    <0.001 |        7 |     53200 |            0.01 |
|   Others                 |     0.000 |     1059 |       --- |             --- |
| Signals                  |     0.017 |    11460 |       --- |             --- |
| Block RAM                |     0.002 |        7 |       140 |            5.00 |
| MMCM                     |     0.237 |        2 |         4 |           50.00 |
| PLL                      |     0.095 |        1 |         4 |           25.00 |
| I/O                      |     0.590 |       88 |       200 |           44.00 |
| PS7                      |     1.350 |        1 |       --- |             --- |
| Static Power             |     0.171 |          |           |                 |
| Total                    |     2.506 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.096 |       0.074 |      0.022 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.266 |       0.247 |      0.019 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.257 |       0.256 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.774 |       0.732 |      0.041 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.037 |       0.027 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.005 |       0.004 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                         | Constraint (ns) |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------------+
| badc_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                | top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0 |           100.0 |
| clk_fpga_0                                                                                 | top_i/processing_system7_0/inst/FCLK_CLK0                                      |            10.0 |
| clk_fpga_0                                                                                 | top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                         |            10.0 |
| clkfbout_peripherals_inst_1_clk_wiz_0_0                                                    | top_i/peripherals_0/clk_wiz_0/inst/clkfbout_peripherals_inst_1_clk_wiz_0_0     |            50.0 |
| clkfbout_sensor_inst_0_clk_wiz_0_0                                                         | top_i/sensor_0/clk_wiz_0/inst/clkfbout_sensor_inst_0_clk_wiz_0_0               |             4.0 |
| clkfbout_top_clk_wiz_0_1                                                                   | top_i/clk_wiz_0/inst/clkfbout_top_clk_wiz_0_1                                  |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK              |            33.0 |
| ddr_clk_p_i_0_0                                                                            | ddr_clk_p_i_0_0                                                                |             4.0 |
| delay_clk_top_clk_wiz_0_1                                                                  | top_i/clk_wiz_0/inst/delay_clk_top_clk_wiz_0_1                                 |             5.0 |
| disp_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                | top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0 |           100.0 |
| eth_clk_top_clk_wiz_0_1                                                                    | top_i/clk_wiz_0/inst/eth_clk_top_clk_wiz_0_1                                   |            40.0 |
| par_clk_sensor_inst_0_clk_wiz_0_0                                                          | top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0                |            24.0 |
| sensor_clk_top_clk_wiz_0_1                                                                 | top_i/clk_wiz_0/inst/sensor_clk_top_clk_wiz_0_1                                |            20.0 |
| ser_clk_sensor_inst_0_clk_wiz_0_0                                                          | top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0                |             4.0 |
| usb_clk_top_clk_wiz_0_1                                                                    | top_i/clk_wiz_0/inst/usb_clk_top_clk_wiz_0_1                                   |            83.3 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| top_wrapper               |     2.335 |
|   dbg_hub                 |     0.002 |
|     inst                  |     0.002 |
|       BSCANID.u_xsdbm_id  |     0.002 |
|   top_i                   |     2.325 |
|     axi_interconnect_1    |     0.013 |
|       m00_couplers        |     0.004 |
|       m01_couplers        |     0.004 |
|       xbar                |     0.005 |
|     clk_wiz_0             |     0.117 |
|       inst                |     0.117 |
|     peripherals_0         |     0.106 |
|       axi_gpio_0          |     0.001 |
|       axi_quad_spi_badc   |     0.003 |
|       axi_quad_spi_disp   |     0.004 |
|       clk_wiz_0           |     0.095 |
|     processing_system7_0  |     1.350 |
|       inst                |     1.350 |
|     sensor_0              |     0.739 |
|       clk_wiz_0           |     0.150 |
|       gmax0505_streamer_0 |     0.581 |
|       ila_0               |     0.007 |
+---------------------------+-----------+


