{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1442501090719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1442501090719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 16:44:50 2015 " "Processing started: Thu Sep 17 16:44:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1442501090719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1442501090719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off light -c light " "Command: quartus_eda --read_settings_files=off --write_settings_files=off light -c light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1442501090719 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "light_6_1200mv_85c_slow.vho G:/Hubic/ELN/FPGA/Projects/light/simulation/modelsim/ simulation " "Generated file light_6_1200mv_85c_slow.vho in folder \"G:/Hubic/ELN/FPGA/Projects/light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1442501091797 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "light_6_1200mv_0c_slow.vho G:/Hubic/ELN/FPGA/Projects/light/simulation/modelsim/ simulation " "Generated file light_6_1200mv_0c_slow.vho in folder \"G:/Hubic/ELN/FPGA/Projects/light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1442501091844 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "light_min_1200mv_0c_fast.vho G:/Hubic/ELN/FPGA/Projects/light/simulation/modelsim/ simulation " "Generated file light_min_1200mv_0c_fast.vho in folder \"G:/Hubic/ELN/FPGA/Projects/light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1442501091891 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "light.vho G:/Hubic/ELN/FPGA/Projects/light/simulation/modelsim/ simulation " "Generated file light.vho in folder \"G:/Hubic/ELN/FPGA/Projects/light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1442501091953 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "light_6_1200mv_85c_vhd_slow.sdo G:/Hubic/ELN/FPGA/Projects/light/simulation/modelsim/ simulation " "Generated file light_6_1200mv_85c_vhd_slow.sdo in folder \"G:/Hubic/ELN/FPGA/Projects/light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1442501092016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "light_6_1200mv_0c_vhd_slow.sdo G:/Hubic/ELN/FPGA/Projects/light/simulation/modelsim/ simulation " "Generated file light_6_1200mv_0c_vhd_slow.sdo in folder \"G:/Hubic/ELN/FPGA/Projects/light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1442501092063 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "light_min_1200mv_0c_vhd_fast.sdo G:/Hubic/ELN/FPGA/Projects/light/simulation/modelsim/ simulation " "Generated file light_min_1200mv_0c_vhd_fast.sdo in folder \"G:/Hubic/ELN/FPGA/Projects/light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1442501092125 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "light_vhd.sdo G:/Hubic/ELN/FPGA/Projects/light/simulation/modelsim/ simulation " "Generated file light_vhd.sdo in folder \"G:/Hubic/ELN/FPGA/Projects/light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1442501092172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1442501092313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 16:44:52 2015 " "Processing ended: Thu Sep 17 16:44:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1442501092313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1442501092313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1442501092313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1442501092313 ""}
