{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632186282242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632186282247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 20 21:04:42 2021 " "Processing started: Mon Sep 20 21:04:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632186282247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632186282247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632186282247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632186282437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632186282438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632186289452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632186289452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/ALU_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632186289453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632186289453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.v 1 1 " "Found 1 design units, including 1 entities, in source file csa.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "CSA.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/CSA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632186289454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632186289454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negateb.v 1 1 " "Found 1 design units, including 1 entities, in source file negateb.v" { { "Info" "ISGN_ENTITY_NAME" "1 negateb " "Found entity 1: negateb" {  } { { "negateb.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/negateb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632186289455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632186289455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca.v 1 1 " "Found 1 design units, including 1 entities, in source file rca.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA " "Found entity 1: RCA" {  } { { "RCA.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/RCA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632186289456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632186289456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitAdder " "Found entity 1: fourBitAdder" {  } { { "fourBitAdder.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/fourBitAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632186289458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632186289458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebit.v 1 1 " "Found 1 design units, including 1 entities, in source file onebit.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneBit " "Found entity 1: oneBit" {  } { { "oneBit.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/oneBit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632186289459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632186289459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_special.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_special.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_special " "Found entity 1: RCA_special" {  } { { "RCA_special.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/RCA_special.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632186289460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632186289460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_and.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_And " "Found entity 1: bit_And" {  } { { "bit_And.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/bit_And.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632186289461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632186289461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_Or " "Found entity 1: bit_Or" {  } { { "bit_Or.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/bit_Or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632186289462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632186289462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/left_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632186289463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632186289463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file right_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift " "Found entity 1: right_shift" {  } { { "right_shift.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/right_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632186289464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632186289464 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "in left_shift.v(1) " "Verilog HDL error at left_shift.v(1): object \"in\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "left_shift.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/left_shift.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1632186289464 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "shiftamout left_shift.v(1) " "Verilog HDL error at left_shift.v(1): object \"shiftamout\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "left_shift.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/left_shift.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1632186289464 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "out left_shift.v(1) " "Verilog HDL error at left_shift.v(1): object \"out\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "left_shift.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/left_shift.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1632186289465 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "in right_shift.v(1) " "Verilog HDL error at right_shift.v(1): object \"in\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "right_shift.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/right_shift.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1632186289465 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "shiftamout right_shift.v(1) " "Verilog HDL error at right_shift.v(1): object \"shiftamout\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "right_shift.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/right_shift.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1632186289465 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "out right_shift.v(1) " "Verilog HDL error at right_shift.v(1): object \"out\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "right_shift.v" "" { Text "C:/Users/lizhu/Desktop/ECE 550/Proj1/right_shift.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1632186289465 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632186289507 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 20 21:04:49 2021 " "Processing ended: Mon Sep 20 21:04:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632186289507 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632186289507 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632186289507 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632186289507 ""}
