============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Wed Sep 18 11:12:33 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 8 view nodes, 67 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0001010111011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_DIN_NUM=67,BUS_CTRL_NUM=166,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000010}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=188) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=188) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_DIN_NUM=67,BUS_CTRL_NUM=166,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000010}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_DIN_NUM=67,BUS_CTRL_NUM=166,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000010}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_DIN_NUM=67,BUS_CTRL_NUM=166,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=188)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=188)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_DIN_NUM=67,BUS_CTRL_NUM=166,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_DIN_NUM=67,BUS_CTRL_NUM=166,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2541/36 useful/useless nets, 1358/19 useful/useless insts
SYN-1016 : Merged 40 instances.
SYN-1032 : 2090/6 useful/useless nets, 1934/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2074/16 useful/useless nets, 1922/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 582 better
SYN-1014 : Optimize round 2
SYN-1032 : 1597/75 useful/useless nets, 1445/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.604428s wall, 0.765625s user + 0.843750s system = 1.609375s CPU (100.3%)

RUN-1004 : used memory is 115 MB, reserved memory is 85 MB, peak memory is 116 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1625/260 useful/useless nets, 1502/71 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2571 : Optimize after map_dsp, round 1, 357 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 64 instances.
SYN-2501 : Optimize round 1, 130 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 2237/4 useful/useless nets, 2114/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8732, tnet num: 2237, tinst num: 2113, tnode num: 11107, tedge num: 13012.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2237 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 384 (3.35), #lev = 7 (1.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 352 (3.30), #lev = 6 (1.55)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 713 instances into 352 LUTs, name keeping = 75%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 544 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 184 adder to BLE ...
SYN-4008 : Packed 184 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.607537s wall, 1.625000s user + 0.968750s system = 2.593750s CPU (99.5%)

RUN-1004 : used memory is 123 MB, reserved memory is 93 MB, peak memory is 141 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 WARNING: The kept net U2_control/angle[23] will be merged to another kept net U2_control/data_out[23]
SYN-5055 WARNING: The kept net U2_control/angle[22] will be merged to another kept net U2_control/data_out[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (220 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (394 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1408 instances
RUN-0007 : 514 luts, 673 seqs, 115 mslices, 58 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1575 nets
RUN-1001 : 728 nets have 2 pins
RUN-1001 : 722 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      3      
RUN-1001 :   No   |  No   |  Yes  |     280     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     390     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1406 instances, 514 luts, 673 seqs, 173 slices, 27 macros(173 instances: 115 mslices 58 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7194, tnet num: 1573, tinst num: 1406, tnode num: 9787, tedge num: 11881.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.148851s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 434553
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1406.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 352128, overlap = 67.5
PHY-3002 : Step(2): len = 299191, overlap = 67.5
PHY-3002 : Step(3): len = 266592, overlap = 67.5
PHY-3002 : Step(4): len = 242041, overlap = 67.5
PHY-3002 : Step(5): len = 218570, overlap = 67.5
PHY-3002 : Step(6): len = 191487, overlap = 67.5
PHY-3002 : Step(7): len = 169141, overlap = 67.5
PHY-3002 : Step(8): len = 153829, overlap = 67.5
PHY-3002 : Step(9): len = 139004, overlap = 68.125
PHY-3002 : Step(10): len = 126622, overlap = 67.5
PHY-3002 : Step(11): len = 119541, overlap = 67.5
PHY-3002 : Step(12): len = 107092, overlap = 67.5
PHY-3002 : Step(13): len = 98167, overlap = 67.5
PHY-3002 : Step(14): len = 93133.5, overlap = 67.5
PHY-3002 : Step(15): len = 85632.5, overlap = 67.5
PHY-3002 : Step(16): len = 79419.8, overlap = 67.5
PHY-3002 : Step(17): len = 75152.5, overlap = 67.5
PHY-3002 : Step(18): len = 69468, overlap = 67.5
PHY-3002 : Step(19): len = 64722.1, overlap = 67.5
PHY-3002 : Step(20): len = 62096.2, overlap = 67.5
PHY-3002 : Step(21): len = 57528.8, overlap = 70.25
PHY-3002 : Step(22): len = 54665.2, overlap = 73.4062
PHY-3002 : Step(23): len = 51449.6, overlap = 73.2812
PHY-3002 : Step(24): len = 47499.3, overlap = 74.2188
PHY-3002 : Step(25): len = 43393.7, overlap = 77.375
PHY-3002 : Step(26): len = 39767.3, overlap = 80.7812
PHY-3002 : Step(27): len = 37710.7, overlap = 82.8125
PHY-3002 : Step(28): len = 36062.5, overlap = 83.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.49176e-06
PHY-3002 : Step(29): len = 36132.8, overlap = 83.8125
PHY-3002 : Step(30): len = 36692.9, overlap = 83.9375
PHY-3002 : Step(31): len = 36210.1, overlap = 81.625
PHY-3002 : Step(32): len = 35773.2, overlap = 77.5
PHY-3002 : Step(33): len = 34813.4, overlap = 77.9688
PHY-3002 : Step(34): len = 34350.7, overlap = 76
PHY-3002 : Step(35): len = 33589.9, overlap = 76.3438
PHY-3002 : Step(36): len = 33118.4, overlap = 76.4375
PHY-3002 : Step(37): len = 33059.5, overlap = 77.0938
PHY-3002 : Step(38): len = 32499, overlap = 75.0938
PHY-3002 : Step(39): len = 31896.1, overlap = 77.625
PHY-3002 : Step(40): len = 31557.3, overlap = 77.9062
PHY-3002 : Step(41): len = 31011.8, overlap = 78.3438
PHY-3002 : Step(42): len = 30848.4, overlap = 78.5312
PHY-3002 : Step(43): len = 30814.7, overlap = 78.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.98352e-06
PHY-3002 : Step(44): len = 30793.3, overlap = 78.5
PHY-3002 : Step(45): len = 30919.7, overlap = 78.5625
PHY-3002 : Step(46): len = 31113.1, overlap = 78.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.3967e-05
PHY-3002 : Step(47): len = 31446.8, overlap = 83.4375
PHY-3002 : Step(48): len = 31682.7, overlap = 78.9375
PHY-3002 : Step(49): len = 31724, overlap = 70
PHY-3002 : Step(50): len = 31909.9, overlap = 70
PHY-3002 : Step(51): len = 32373, overlap = 70.1875
PHY-3002 : Step(52): len = 32583.8, overlap = 70.5
PHY-3002 : Step(53): len = 31962.9, overlap = 70.5938
PHY-3002 : Step(54): len = 31958, overlap = 66.0938
PHY-3002 : Step(55): len = 31862.9, overlap = 70.5312
PHY-3002 : Step(56): len = 31849.7, overlap = 70.4375
PHY-3002 : Step(57): len = 31778, overlap = 76.8125
PHY-3002 : Step(58): len = 31667.8, overlap = 70.0312
PHY-3002 : Step(59): len = 31588, overlap = 73.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.79341e-05
PHY-3002 : Step(60): len = 31809.5, overlap = 69.0938
PHY-3002 : Step(61): len = 31951, overlap = 66.8438
PHY-3002 : Step(62): len = 32093.6, overlap = 66.8438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.58681e-05
PHY-3002 : Step(63): len = 32247, overlap = 69.0938
PHY-3002 : Step(64): len = 32453.6, overlap = 66.6562
PHY-3002 : Step(65): len = 32747.1, overlap = 64.4062
PHY-3002 : Step(66): len = 32689.4, overlap = 64.4062
PHY-3002 : Step(67): len = 32581.6, overlap = 59.9062
PHY-3002 : Step(68): len = 32499.9, overlap = 62.0938
PHY-3002 : Step(69): len = 32501.5, overlap = 62.0938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008813s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (886.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025353s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.69354e-06
PHY-3002 : Step(70): len = 35943.2, overlap = 39.5
PHY-3002 : Step(71): len = 35990.1, overlap = 39.6875
PHY-3002 : Step(72): len = 36010.6, overlap = 39.5
PHY-3002 : Step(73): len = 36207.2, overlap = 39.9688
PHY-3002 : Step(74): len = 36054.7, overlap = 39.8438
PHY-3002 : Step(75): len = 36095.6, overlap = 38.9375
PHY-3002 : Step(76): len = 35813.9, overlap = 38.1562
PHY-3002 : Step(77): len = 35748.9, overlap = 37.8438
PHY-3002 : Step(78): len = 35822, overlap = 37.875
PHY-3002 : Step(79): len = 35432.3, overlap = 38.7188
PHY-3002 : Step(80): len = 35367.1, overlap = 38.2812
PHY-3002 : Step(81): len = 35364.1, overlap = 36.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.38709e-06
PHY-3002 : Step(82): len = 35062.4, overlap = 35.875
PHY-3002 : Step(83): len = 35010.5, overlap = 36.2188
PHY-3002 : Step(84): len = 35010.5, overlap = 36.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.87742e-05
PHY-3002 : Step(85): len = 34931.9, overlap = 36.2188
PHY-3002 : Step(86): len = 34931.9, overlap = 36.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.75484e-05
PHY-3002 : Step(87): len = 35056.4, overlap = 35.4062
PHY-3002 : Step(88): len = 35056.4, overlap = 35.4062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.50967e-05
PHY-3002 : Step(89): len = 35153.1, overlap = 35.0938
PHY-3002 : Step(90): len = 35266.7, overlap = 35.0312
PHY-3002 : Step(91): len = 35838.1, overlap = 32.1562
PHY-3002 : Step(92): len = 36588.4, overlap = 26.4688
PHY-3002 : Step(93): len = 36223.2, overlap = 26.2188
PHY-3002 : Step(94): len = 36068.9, overlap = 25.2812
PHY-3002 : Step(95): len = 35978.7, overlap = 24.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026127s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.57082e-05
PHY-3002 : Step(96): len = 35908.2, overlap = 74.1875
PHY-3002 : Step(97): len = 36077.7, overlap = 73.1875
PHY-3002 : Step(98): len = 37277.3, overlap = 70.2812
PHY-3002 : Step(99): len = 37566.8, overlap = 64.375
PHY-3002 : Step(100): len = 37410, overlap = 56.5312
PHY-3002 : Step(101): len = 37486.5, overlap = 55.5938
PHY-3002 : Step(102): len = 37206.4, overlap = 54.9688
PHY-3002 : Step(103): len = 37209.1, overlap = 54.75
PHY-3002 : Step(104): len = 37297.3, overlap = 55.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.14163e-05
PHY-3002 : Step(105): len = 37272.8, overlap = 55.7812
PHY-3002 : Step(106): len = 37578.2, overlap = 55.0312
PHY-3002 : Step(107): len = 37751.3, overlap = 53.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000182833
PHY-3002 : Step(108): len = 38074.3, overlap = 52.0312
PHY-3002 : Step(109): len = 38277.4, overlap = 52.0625
PHY-3002 : Step(110): len = 38920, overlap = 49.9688
PHY-3002 : Step(111): len = 39241.1, overlap = 46.5
PHY-3002 : Step(112): len = 39174.4, overlap = 45.9062
PHY-3002 : Step(113): len = 38980, overlap = 47.9688
PHY-3002 : Step(114): len = 38975.9, overlap = 47.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000365665
PHY-3002 : Step(115): len = 38998.7, overlap = 47.7188
PHY-3002 : Step(116): len = 39112.6, overlap = 46
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00073133
PHY-3002 : Step(117): len = 39341.6, overlap = 43.4375
PHY-3002 : Step(118): len = 39485.1, overlap = 43.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00146266
PHY-3002 : Step(119): len = 40088.8, overlap = 40.75
PHY-3002 : Step(120): len = 40457.1, overlap = 33.5938
PHY-3002 : Step(121): len = 40730.3, overlap = 32.375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7194, tnet num: 1573, tinst num: 1406, tnode num: 9787, tedge num: 11881.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 89.12 peak overflow 4.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1575.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 51856, over cnt = 217(0%), over = 686, worst = 15
PHY-1001 : End global iterations;  0.097803s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (159.8%)

PHY-1001 : Congestion index: top1 = 36.27, top5 = 22.76, top10 = 15.44, top15 = 11.07.
PHY-1001 : End incremental global routing;  0.132778s wall, 0.093750s user + 0.093750s system = 0.187500s CPU (141.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.029171s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.1%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1389 has valid locations, 30 needs to be replaced
PHY-3001 : design contains 1435 instances, 514 luts, 702 seqs, 173 slices, 27 macros(173 instances: 115 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 41060
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7310, tnet num: 1602, tinst num: 1435, tnode num: 9990, tedge num: 12055.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1602 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.101544s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (107.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(122): len = 41379.2, overlap = 1.5625
PHY-3002 : Step(123): len = 41837.1, overlap = 1.5625
PHY-3002 : Step(124): len = 42038.6, overlap = 1.5625
PHY-3002 : Step(125): len = 42079.6, overlap = 1.5625
PHY-3002 : Step(126): len = 42097.9, overlap = 1.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1602 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025897s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0178917
PHY-3002 : Step(127): len = 42115.4, overlap = 32.6875
PHY-3002 : Step(128): len = 42115.4, overlap = 32.6875
PHY-3001 : Final: Len = 42115.4, Over = 32.6875
PHY-3001 : End incremental placement;  0.254419s wall, 0.234375s user + 0.156250s system = 0.390625s CPU (153.5%)

OPT-1001 : Total overflow 89.25 peak overflow 4.25
OPT-1001 : End high-fanout net optimization;  0.437935s wall, 0.375000s user + 0.250000s system = 0.625000s CPU (142.7%)

OPT-1001 : Current memory(MB): used = 184, reserve = 152, peak = 184.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1118/1604.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 53624, over cnt = 212(0%), over = 679, worst = 15
PHY-1002 : len = 56888, over cnt = 155(0%), over = 361, worst = 12
PHY-1002 : len = 60528, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 60880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.117020s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (120.2%)

PHY-1001 : Congestion index: top1 = 33.21, top5 = 23.01, top10 = 16.77, top15 = 12.28.
OPT-1001 : End congestion update;  0.147334s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (106.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1602 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027962s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.8%)

OPT-0007 : Start: WNS 219 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 219 TNS 0 NUM_FEPS 0 with 4 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 219 TNS 0 NUM_FEPS 0 with 2 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS 219 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-0007 : Iter 4: improved WNS 219 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.177639s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.6%)

OPT-1001 : Current memory(MB): used = 182, reserve = 151, peak = 184.
OPT-1001 : End physical optimization;  0.726456s wall, 0.671875s user + 0.250000s system = 0.921875s CPU (126.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 514 LUT to BLE ...
SYN-4008 : Packed 514 LUT and 164 SEQ to BLE.
SYN-4003 : Packing 538 remaining SEQ's ...
SYN-4005 : Packed 290 SEQ with LUT/SLICE
SYN-4006 : 82 single LUT's are left
SYN-4006 : 248 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 762/1061 primitive instances ...
PHY-3001 : End packing;  0.054306s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (115.1%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 637 instances
RUN-1001 : 295 mslices, 294 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1446 nets
RUN-1001 : 562 nets have 2 pins
RUN-1001 : 756 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 635 instances, 589 slices, 27 macros(173 instances: 115 mslices 58 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 42733.4, Over = 46.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6253, tnet num: 1444, tinst num: 635, tnode num: 8150, tedge num: 10579.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1444 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.114643s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.18217e-05
PHY-3002 : Step(129): len = 42065.2, overlap = 45.5
PHY-3002 : Step(130): len = 41797.2, overlap = 50.25
PHY-3002 : Step(131): len = 41490.3, overlap = 50.75
PHY-3002 : Step(132): len = 41241.7, overlap = 54.25
PHY-3002 : Step(133): len = 41179.6, overlap = 51
PHY-3002 : Step(134): len = 41085.3, overlap = 50.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.36434e-05
PHY-3002 : Step(135): len = 41029.7, overlap = 49
PHY-3002 : Step(136): len = 41367.9, overlap = 48.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000167287
PHY-3002 : Step(137): len = 41962.2, overlap = 47.75
PHY-3002 : Step(138): len = 42805.6, overlap = 46.5
PHY-3002 : Step(139): len = 43191.8, overlap = 45.5
PHY-3002 : Step(140): len = 43380.1, overlap = 44
PHY-3002 : Step(141): len = 43408, overlap = 42.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.113294s wall, 0.078125s user + 0.421875s system = 0.500000s CPU (441.3%)

PHY-3001 : Trial Legalized: Len = 56355.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1444 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022527s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00131442
PHY-3002 : Step(142): len = 53027.1, overlap = 4.5
PHY-3002 : Step(143): len = 51450.5, overlap = 6.25
PHY-3002 : Step(144): len = 49712.1, overlap = 10.75
PHY-3002 : Step(145): len = 48707.1, overlap = 13.25
PHY-3002 : Step(146): len = 48131.5, overlap = 14
PHY-3002 : Step(147): len = 47685.3, overlap = 16.5
PHY-3002 : Step(148): len = 47176, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00262883
PHY-3002 : Step(149): len = 47338.9, overlap = 16.25
PHY-3002 : Step(150): len = 47319.9, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00525767
PHY-3002 : Step(151): len = 47405.1, overlap = 15
PHY-3002 : Step(152): len = 47415.3, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004576s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 52858.1, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004033s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (387.4%)

PHY-3001 : 15 instances has been re-located, deltaX = 7, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 53388.1, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6253, tnet num: 1444, tinst num: 635, tnode num: 8150, tedge num: 10579.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 30/1446.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 66792, over cnt = 187(0%), over = 280, worst = 4
PHY-1002 : len = 67744, over cnt = 91(0%), over = 127, worst = 4
PHY-1002 : len = 68368, over cnt = 54(0%), over = 74, worst = 4
PHY-1002 : len = 69560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.233144s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (120.6%)

PHY-1001 : Congestion index: top1 = 30.50, top5 = 23.60, top10 = 18.39, top15 = 14.22.
PHY-1001 : End incremental global routing;  0.269310s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (116.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1444 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027757s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.313770s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (114.5%)

OPT-1001 : Current memory(MB): used = 181, reserve = 149, peak = 185.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1280/1446.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 69560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003182s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 30.50, top5 = 23.60, top10 = 18.39, top15 = 14.22.
OPT-1001 : End congestion update;  0.034653s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1444 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020993s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (148.9%)

OPT-0007 : Start: WNS 292 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 619 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 635 instances, 589 slices, 27 macros(173 instances: 115 mslices 58 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 53368.4, Over = 0
PHY-3001 : End spreading;  0.002994s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 53368.4, Over = 0
PHY-3001 : End incremental legalization;  0.026469s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (118.1%)

OPT-0007 : Iter 1: improved WNS 292 TNS 0 NUM_FEPS 0 with 2 cells processed and 50 slack improved
OPT-0007 : Iter 2: improved WNS 292 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.089595s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (261.6%)

OPT-1001 : Current memory(MB): used = 185, reserve = 154, peak = 185.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1444 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019841s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1270/1446.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 69512, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 69512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.013013s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (120.1%)

PHY-1001 : Congestion index: top1 = 30.19, top5 = 23.54, top10 = 18.35, top15 = 14.20.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1444 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020902s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 292 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 29.724138
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 292ps with logic level 6 
RUN-1001 :       #2 path slack 341ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 619 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 635 instances, 589 slices, 27 macros(173 instances: 115 mslices 58 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 53368.4, Over = 0
PHY-3001 : End spreading;  0.003031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 53368.4, Over = 0
PHY-3001 : End incremental legalization;  0.023714s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (461.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1444 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020860s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.9%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1279/1446.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 69512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003123s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 30.19, top5 = 23.54, top10 = 18.35, top15 = 14.20.
OPT-1001 : End congestion update;  0.033375s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1444 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019875s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.6%)

OPT-0007 : Start: WNS 292 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 619 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 635 instances, 589 slices, 27 macros(173 instances: 115 mslices 58 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 53342.4, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002884s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 53382.4, Over = 0
PHY-3001 : End incremental legalization;  0.022806s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (137.0%)

OPT-0007 : Iter 1: improved WNS 292 TNS 0 NUM_FEPS 0 with 2 cells processed and 150 slack improved
OPT-0007 : Iter 2: improved WNS 292 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.082763s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (94.4%)

OPT-1001 : Current memory(MB): used = 188, reserve = 157, peak = 188.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1256/1446.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 69416, over cnt = 10(0%), over = 14, worst = 3
PHY-1002 : len = 69432, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 69496, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 69528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029084s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (53.7%)

PHY-1001 : Congestion index: top1 = 30.37, top5 = 23.53, top10 = 18.35, top15 = 14.20.
OPT-1001 : End congestion update;  0.059660s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (104.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1444 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021101s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.0%)

OPT-0007 : Start: WNS 142 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 619 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 635 instances, 589 slices, 27 macros(173 instances: 115 mslices 58 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 53636.4, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002894s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (539.9%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 53742.4, Over = 0
PHY-3001 : End incremental legalization;  0.023416s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.5%)

OPT-0007 : Iter 1: improved WNS 341 TNS 0 NUM_FEPS 0 with 3 cells processed and 412 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 619 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 635 instances, 589 slices, 27 macros(173 instances: 115 mslices 58 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 53822.4, Over = 0
PHY-3001 : End spreading;  0.002664s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (586.6%)

PHY-3001 : Final: Len = 53822.4, Over = 0
PHY-3001 : End incremental legalization;  0.022350s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (139.8%)

OPT-0007 : Iter 2: improved WNS 391 TNS 0 NUM_FEPS 0 with 1 cells processed and 50 slack improved
OPT-0007 : Iter 3: improved WNS 391 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 4: improved WNS 342 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.147876s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (95.1%)

OPT-1001 : Current memory(MB): used = 189, reserve = 157, peak = 189.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1444 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019303s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (161.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 189, reserve = 157, peak = 189.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1444 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.018595s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.0%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1246/1446.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 69952, over cnt = 19(0%), over = 23, worst = 2
PHY-1002 : len = 69944, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 70040, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035653s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (175.3%)

PHY-1001 : Congestion index: top1 = 30.82, top5 = 23.75, top10 = 18.47, top15 = 14.28.
RUN-1001 : End congestion update;  0.066200s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (118.0%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.084943s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (110.4%)

OPT-1001 : Current memory(MB): used = 189, reserve = 157, peak = 189.
OPT-1001 : End physical optimization;  0.979040s wall, 1.125000s user + 0.140625s system = 1.265625s CPU (129.3%)

RUN-1003 : finish command "place" in  5.505379s wall, 8.468750s user + 7.953125s system = 16.421875s CPU (298.3%)

RUN-1004 : used memory is 170 MB, reserved memory is 138 MB, peak memory is 189 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 637 instances
RUN-1001 : 295 mslices, 294 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1446 nets
RUN-1001 : 562 nets have 2 pins
RUN-1001 : 756 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6253, tnet num: 1444, tinst num: 635, tnode num: 8150, tedge num: 10579.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 295 mslices, 294 lslices, 11 pads, 30 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1444 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 66768, over cnt = 189(0%), over = 301, worst = 6
PHY-1002 : len = 67824, over cnt = 95(0%), over = 138, worst = 6
PHY-1002 : len = 69056, over cnt = 26(0%), over = 44, worst = 4
PHY-1002 : len = 69568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.221937s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (126.7%)

PHY-1001 : Congestion index: top1 = 30.86, top5 = 23.74, top10 = 18.38, top15 = 14.15.
PHY-1001 : End global routing;  0.257995s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (127.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 203, reserve = 172, peak = 217.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_4 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 470, reserve = 444, peak = 470.
PHY-1001 : End build detailed router design. 3.588086s wall, 3.515625s user + 0.062500s system = 3.578125s CPU (99.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 39504, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.415505s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 501, reserve = 477, peak = 501.
PHY-1001 : End phase 1; 1.421444s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 277632, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 503, reserve = 478, peak = 503.
PHY-1001 : End initial routed; 2.054117s wall, 2.812500s user + 0.359375s system = 3.171875s CPU (154.4%)

PHY-1001 : Update timing.....
PHY-1001 : 159/1287(12%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.551   |  -3.685   |   5   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.145832s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.4%)

PHY-1001 : Current memory(MB): used = 504, reserve = 478, peak = 504.
PHY-1001 : End phase 2; 2.199997s wall, 2.953125s user + 0.359375s system = 3.312500s CPU (150.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 18 pins with SWNS -1.217ns STNS -3.351ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.025520s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.5%)

PHY-1022 : len = 277720, over cnt = 40(0%), over = 40, worst = 1, crit = 1
PHY-1001 : End optimize timing; 0.034537s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 277520, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.049471s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 277528, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.019934s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (235.1%)

PHY-1001 : Update timing.....
PHY-1001 : 159/1287(12%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.323   |  -3.457   |   5   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.146925s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (106.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 8 feed throughs used by 6 nets
PHY-1001 : End commit to database; 0.152691s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (102.3%)

PHY-1001 : Current memory(MB): used = 518, reserve = 492, peak = 518.
PHY-1001 : End phase 3; 0.506541s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (104.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 23 pins with SWNS -1.044ns STNS -2.835ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.071118s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (87.9%)

PHY-1022 : len = 277592, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.083716s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (93.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.044ns, -2.835ns, 5}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 277576, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.017518s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.2%)

PHY-1001 : Update timing.....
PHY-1001 : 155/1287(12%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.044   |  -3.052   |   5   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.202576s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 11 feed throughs used by 9 nets
PHY-1001 : End commit to database; 0.234626s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 518, reserve = 493, peak = 518.
PHY-1001 : End phase 4; 0.554378s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (98.6%)

PHY-1003 : Routed, final wirelength = 277576
PHY-1001 : Current memory(MB): used = 519, reserve = 493, peak = 519.
PHY-1001 : End export database. 0.009590s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (162.9%)

PHY-1001 : End detail routing;  8.492214s wall, 9.156250s user + 0.453125s system = 9.609375s CPU (113.2%)

RUN-1003 : finish command "route" in  8.897181s wall, 9.609375s user + 0.468750s system = 10.078125s CPU (113.3%)

RUN-1004 : used memory is 491 MB, reserved memory is 466 MB, peak memory is 519 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                      872   out of  19600    4.45%
#reg                      702   out of  19600    3.58%
#le                      1120
  #lut only               418   out of   1120   37.32%
  #reg only               248   out of   1120   22.14%
  #lut&reg                454   out of   1120   40.54%
#dsp                        0   out of     29    0.00%
#bram                      30   out of     64   46.88%
  #bram9k                  30
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                        214
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0                   167
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                        25
#4        U2_control/clk_out_reg1    GCLK               lslice             U2_control/clk_out_reg1_reg_syn_4.q0    21
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1                   12


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |biss_test      |1120   |699     |173     |709     |30      |0       |
|  U1_pll                            |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                        |biss_control   |165    |140     |20      |88      |0       |0       |
|  U3_CRC                            |biss_crc6      |30     |17      |13      |4       |0       |0       |
|  U4_led                            |led            |63     |50      |9       |36      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |860    |491     |131     |573     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |860    |491     |131     |573     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |376    |166     |0       |375     |0       |0       |
|        reg_inst                    |register       |373    |163     |0       |372     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |484    |325     |131     |198     |0       |0       |
|        bus_inst                    |bus_top        |232    |157     |74      |84      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |95     |65      |30      |30      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |23     |15      |8       |11      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |28     |18      |10      |12      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det        |23     |15      |8       |7       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det        |59     |40      |18      |20      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |139    |97      |29      |76      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       551   
    #2          2       538   
    #3          3       124   
    #4          4        94   
    #5        5-10       82   
    #6        11-50      34   
    #7       51-100      2    
    #8       101-500     3    
  Average     3.05            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6253, tnet num: 1444, tinst num: 635, tnode num: 8150, tedge num: 10579.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1444 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_4
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: b293f07228ad2ef3ef1a94dc0d4c304f06c16df29a2a52f332b417a6932d25c4 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 635
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1446, pip num: 16550
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 11
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1490 valid insts, and 42275 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010110100001010111011011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.508253s wall, 21.765625s user + 0.109375s system = 21.875000s CPU (872.1%)

RUN-1004 : used memory is 488 MB, reserved memory is 461 MB, peak memory is 673 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240918_111233.log"
