Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Sun Dec 06 16:39:22 2015
| Host         : maicuong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CONTROLLOR_VHDL_timing_summary_routed.rpt -rpx CONTROLLOR_VHDL_timing_summary_routed.rpx
| Design       : CONTROLLOR_VHDL
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.465     -482.144                    633                 1813        0.206        0.000                      0                 1813        0.500        0.000                       0                   761  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.465     -482.144                    633                 1813        0.206        0.000                      0                 1813        0.500        0.000                       0                   761  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          633  Failing Endpoints,  Worst Slack       -3.465ns,  Total Violation     -482.144ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/STR_TEXT_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.269ns  (logic 2.871ns (25.478%)  route 8.398ns (74.522%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 12.750 - 8.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.726     5.178    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.696 r  FILE_INPUT/cmd_read_no_reg[6]/Q
                         net (fo=47, routed)          1.097     6.794    FILE_INPUT/cmd_read_no_reg_n_0_[6]
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124     6.918 r  FILE_INPUT/cmd_read_no[6]_i_35/O
                         net (fo=1, routed)           0.577     7.494    FILE_INPUT/cmd_read_no[6]_i_35_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.618 r  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=6, routed)           0.725     8.343    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  FILE_INPUT/cmd_read_no[30]_i_19/O
                         net (fo=1, routed)           0.283     8.750    FILE_INPUT/cmd_read_no[30]_i_19_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.874 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.874    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.444 f  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=59, routed)          0.512     9.956    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.313    10.269 f  FILE_INPUT/cmd_read_no[4]_i_8/O
                         net (fo=2, routed)           0.640    10.909    FILE_INPUT/cmd_read_no[4]_i_8_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.033 f  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=2, routed)           0.648    11.681    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I1_O)        0.124    11.805 r  FILE_INPUT/cmd_read_no[4]_i_2/O
                         net (fo=51, routed)          0.921    12.726    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.124    12.850 f  FILE_INPUT/STR_TEXT[2][6]_i_10/O
                         net (fo=2, routed)           1.012    13.862    FILE_INPUT/STR_TEXT[2][6]_i_10_n_0
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.152    14.014 f  FILE_INPUT/STR_TEXT[1][2]_i_8/O
                         net (fo=1, routed)           0.728    14.741    FILE_INPUT/STR_TEXT[1][2]_i_8_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I1_O)        0.326    15.067 r  FILE_INPUT/STR_TEXT[1][2]_i_5/O
                         net (fo=1, routed)           0.573    15.641    FILE_INPUT/STR_TEXT[1][2]_i_5_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.765 r  FILE_INPUT/STR_TEXT[1][2]_i_1/O
                         net (fo=3, routed)           0.682    16.447    FILE_INPUT/command_array[1][char_first][2]
    SLICE_X40Y83         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.556    12.750    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X40Y83         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[1][2]/C
                         clock pessimism              0.372    13.122    
                         clock uncertainty           -0.035    13.087    
    SLICE_X40Y83         FDRE (Setup_fdre_C_D)       -0.105    12.982    FILE_INPUT/STR_TEXT_reg[1][2]
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                         -16.447    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.334ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/STR_TEXT_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.996ns  (logic 2.897ns (26.347%)  route 8.099ns (73.653%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 12.750 - 8.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.726     5.178    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.696 r  FILE_INPUT/cmd_read_no_reg[6]/Q
                         net (fo=47, routed)          1.097     6.794    FILE_INPUT/cmd_read_no_reg_n_0_[6]
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124     6.918 r  FILE_INPUT/cmd_read_no[6]_i_35/O
                         net (fo=1, routed)           0.577     7.494    FILE_INPUT/cmd_read_no[6]_i_35_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.618 r  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=6, routed)           0.725     8.343    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  FILE_INPUT/cmd_read_no[30]_i_19/O
                         net (fo=1, routed)           0.283     8.750    FILE_INPUT/cmd_read_no[30]_i_19_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.874 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.874    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.444 f  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=59, routed)          0.512     9.956    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.313    10.269 f  FILE_INPUT/cmd_read_no[4]_i_8/O
                         net (fo=2, routed)           0.640    10.909    FILE_INPUT/cmd_read_no[4]_i_8_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.033 f  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=2, routed)           0.648    11.681    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I1_O)        0.124    11.805 r  FILE_INPUT/cmd_read_no[4]_i_2/O
                         net (fo=51, routed)          0.789    12.594    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X38Y86         LUT2 (Prop_lut2_I0_O)        0.148    12.742 f  FILE_INPUT/STR_TEXT[2][6]_i_23/O
                         net (fo=1, routed)           0.822    13.563    FILE_INPUT/STR_TEXT[2][6]_i_23_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I4_O)        0.328    13.891 f  FILE_INPUT/STR_TEXT[2][6]_i_13/O
                         net (fo=1, routed)           0.414    14.306    FILE_INPUT/STR_TEXT[2][6]_i_13_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I4_O)        0.124    14.430 r  FILE_INPUT/STR_TEXT[2][6]_i_4/O
                         net (fo=6, routed)           0.818    15.248    FILE_INPUT/STR_TEXT[2][6]_i_4_n_0
    SLICE_X41Y85         LUT5 (Prop_lut5_I4_O)        0.152    15.400 r  FILE_INPUT/STR_TEXT[2][2]_i_1/O
                         net (fo=2, routed)           0.774    16.174    FILE_INPUT/command_array[1][char_second][2]
    SLICE_X42Y83         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.556    12.750    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X42Y83         FDRE                                         r  FILE_INPUT/STR_TEXT_reg[2][2]/C
                         clock pessimism              0.372    13.122    
                         clock uncertainty           -0.035    13.087    
    SLICE_X42Y83         FDRE (Setup_fdre_C_D)       -0.247    12.840    FILE_INPUT/STR_TEXT_reg[2][2]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -16.174    
  -------------------------------------------------------------------
                         slack                                 -3.334    

Slack (VIOLATED) :        -3.319ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/SET_TEXT_SECOND_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.024ns  (logic 2.641ns (23.956%)  route 8.383ns (76.044%))
  Logic Levels:           12  (CARRY4=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 12.752 - 8.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.726     5.178    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.696 r  FILE_INPUT/cmd_read_no_reg[6]/Q
                         net (fo=47, routed)          1.097     6.794    FILE_INPUT/cmd_read_no_reg_n_0_[6]
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124     6.918 r  FILE_INPUT/cmd_read_no[6]_i_35/O
                         net (fo=1, routed)           0.577     7.494    FILE_INPUT/cmd_read_no[6]_i_35_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.618 r  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=6, routed)           0.725     8.343    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  FILE_INPUT/cmd_read_no[30]_i_19/O
                         net (fo=1, routed)           0.283     8.750    FILE_INPUT/cmd_read_no[30]_i_19_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.874 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.874    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.444 f  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=59, routed)          0.512     9.956    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.313    10.269 f  FILE_INPUT/cmd_read_no[4]_i_8/O
                         net (fo=2, routed)           0.640    10.909    FILE_INPUT/cmd_read_no[4]_i_8_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.033 f  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=2, routed)           0.648    11.681    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I1_O)        0.124    11.805 r  FILE_INPUT/cmd_read_no[4]_i_2/O
                         net (fo=51, routed)          1.086    12.891    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.015 r  FILE_INPUT/NEXT_RDY_i_11/O
                         net (fo=1, routed)           0.782    13.796    FILE_INPUT/NEXT_RDY_i_11_n_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.920 r  FILE_INPUT/NEXT_RDY_i_4/O
                         net (fo=7, routed)           0.683    14.603    FILE_INPUT/NEXT_RDY_i_4_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I0_O)        0.124    14.727 f  FILE_INPUT/ID[4]_i_1/O
                         net (fo=4, routed)           0.830    15.557    FILE_INPUT/command_array[1][id][4]
    SLICE_X42Y83         LUT5 (Prop_lut5_I0_O)        0.124    15.681 r  FILE_INPUT/SET_TEXT_START[6]_i_1/O
                         net (fo=14, routed)          0.522    16.203    FILE_INPUT/SET_TEXT_START[6]_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.558    12.752    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[1]/C
                         clock pessimism              0.372    13.124    
                         clock uncertainty           -0.035    13.089    
    SLICE_X40Y85         FDRE (Setup_fdre_C_CE)      -0.205    12.884    FILE_INPUT/SET_TEXT_SECOND_reg[1]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -16.203    
  -------------------------------------------------------------------
                         slack                                 -3.319    

Slack (VIOLATED) :        -3.319ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/SET_TEXT_START_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.024ns  (logic 2.641ns (23.956%)  route 8.383ns (76.044%))
  Logic Levels:           12  (CARRY4=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 12.752 - 8.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.726     5.178    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.696 r  FILE_INPUT/cmd_read_no_reg[6]/Q
                         net (fo=47, routed)          1.097     6.794    FILE_INPUT/cmd_read_no_reg_n_0_[6]
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124     6.918 r  FILE_INPUT/cmd_read_no[6]_i_35/O
                         net (fo=1, routed)           0.577     7.494    FILE_INPUT/cmd_read_no[6]_i_35_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.618 r  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=6, routed)           0.725     8.343    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  FILE_INPUT/cmd_read_no[30]_i_19/O
                         net (fo=1, routed)           0.283     8.750    FILE_INPUT/cmd_read_no[30]_i_19_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.874 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.874    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.444 f  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=59, routed)          0.512     9.956    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.313    10.269 f  FILE_INPUT/cmd_read_no[4]_i_8/O
                         net (fo=2, routed)           0.640    10.909    FILE_INPUT/cmd_read_no[4]_i_8_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.033 f  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=2, routed)           0.648    11.681    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I1_O)        0.124    11.805 r  FILE_INPUT/cmd_read_no[4]_i_2/O
                         net (fo=51, routed)          1.086    12.891    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.015 r  FILE_INPUT/NEXT_RDY_i_11/O
                         net (fo=1, routed)           0.782    13.796    FILE_INPUT/NEXT_RDY_i_11_n_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.920 r  FILE_INPUT/NEXT_RDY_i_4/O
                         net (fo=7, routed)           0.683    14.603    FILE_INPUT/NEXT_RDY_i_4_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I0_O)        0.124    14.727 f  FILE_INPUT/ID[4]_i_1/O
                         net (fo=4, routed)           0.830    15.557    FILE_INPUT/command_array[1][id][4]
    SLICE_X42Y83         LUT5 (Prop_lut5_I0_O)        0.124    15.681 r  FILE_INPUT/SET_TEXT_START[6]_i_1/O
                         net (fo=14, routed)          0.522    16.203    FILE_INPUT/SET_TEXT_START[6]_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  FILE_INPUT/SET_TEXT_START_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.558    12.752    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  FILE_INPUT/SET_TEXT_START_reg[0]/C
                         clock pessimism              0.372    13.124    
                         clock uncertainty           -0.035    13.089    
    SLICE_X40Y85         FDRE (Setup_fdre_C_CE)      -0.205    12.884    FILE_INPUT/SET_TEXT_START_reg[0]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -16.203    
  -------------------------------------------------------------------
                         slack                                 -3.319    

Slack (VIOLATED) :        -3.310ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/SET_TEXT_SECOND_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.015ns  (logic 2.641ns (23.975%)  route 8.374ns (76.024%))
  Logic Levels:           12  (CARRY4=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 12.752 - 8.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.726     5.178    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.696 r  FILE_INPUT/cmd_read_no_reg[6]/Q
                         net (fo=47, routed)          1.097     6.794    FILE_INPUT/cmd_read_no_reg_n_0_[6]
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124     6.918 r  FILE_INPUT/cmd_read_no[6]_i_35/O
                         net (fo=1, routed)           0.577     7.494    FILE_INPUT/cmd_read_no[6]_i_35_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.618 r  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=6, routed)           0.725     8.343    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  FILE_INPUT/cmd_read_no[30]_i_19/O
                         net (fo=1, routed)           0.283     8.750    FILE_INPUT/cmd_read_no[30]_i_19_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.874 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.874    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.444 f  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=59, routed)          0.512     9.956    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.313    10.269 f  FILE_INPUT/cmd_read_no[4]_i_8/O
                         net (fo=2, routed)           0.640    10.909    FILE_INPUT/cmd_read_no[4]_i_8_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.033 f  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=2, routed)           0.648    11.681    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I1_O)        0.124    11.805 r  FILE_INPUT/cmd_read_no[4]_i_2/O
                         net (fo=51, routed)          1.086    12.891    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.015 r  FILE_INPUT/NEXT_RDY_i_11/O
                         net (fo=1, routed)           0.782    13.796    FILE_INPUT/NEXT_RDY_i_11_n_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.920 r  FILE_INPUT/NEXT_RDY_i_4/O
                         net (fo=7, routed)           0.683    14.603    FILE_INPUT/NEXT_RDY_i_4_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I0_O)        0.124    14.727 f  FILE_INPUT/ID[4]_i_1/O
                         net (fo=4, routed)           0.830    15.557    FILE_INPUT/command_array[1][id][4]
    SLICE_X42Y83         LUT5 (Prop_lut5_I0_O)        0.124    15.681 r  FILE_INPUT/SET_TEXT_START[6]_i_1/O
                         net (fo=14, routed)          0.513    16.194    FILE_INPUT/SET_TEXT_START[6]_i_1_n_0
    SLICE_X41Y85         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.558    12.752    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X41Y85         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[2]/C
                         clock pessimism              0.372    13.124    
                         clock uncertainty           -0.035    13.089    
    SLICE_X41Y85         FDRE (Setup_fdre_C_CE)      -0.205    12.884    FILE_INPUT/SET_TEXT_SECOND_reg[2]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -16.194    
  -------------------------------------------------------------------
                         slack                                 -3.310    

Slack (VIOLATED) :        -3.310ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/SET_TEXT_SECOND_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.015ns  (logic 2.641ns (23.975%)  route 8.374ns (76.024%))
  Logic Levels:           12  (CARRY4=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 12.752 - 8.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.726     5.178    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.696 r  FILE_INPUT/cmd_read_no_reg[6]/Q
                         net (fo=47, routed)          1.097     6.794    FILE_INPUT/cmd_read_no_reg_n_0_[6]
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124     6.918 r  FILE_INPUT/cmd_read_no[6]_i_35/O
                         net (fo=1, routed)           0.577     7.494    FILE_INPUT/cmd_read_no[6]_i_35_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.618 r  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=6, routed)           0.725     8.343    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  FILE_INPUT/cmd_read_no[30]_i_19/O
                         net (fo=1, routed)           0.283     8.750    FILE_INPUT/cmd_read_no[30]_i_19_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.874 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.874    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.444 f  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=59, routed)          0.512     9.956    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.313    10.269 f  FILE_INPUT/cmd_read_no[4]_i_8/O
                         net (fo=2, routed)           0.640    10.909    FILE_INPUT/cmd_read_no[4]_i_8_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.033 f  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=2, routed)           0.648    11.681    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I1_O)        0.124    11.805 r  FILE_INPUT/cmd_read_no[4]_i_2/O
                         net (fo=51, routed)          1.086    12.891    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.015 r  FILE_INPUT/NEXT_RDY_i_11/O
                         net (fo=1, routed)           0.782    13.796    FILE_INPUT/NEXT_RDY_i_11_n_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.920 r  FILE_INPUT/NEXT_RDY_i_4/O
                         net (fo=7, routed)           0.683    14.603    FILE_INPUT/NEXT_RDY_i_4_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I0_O)        0.124    14.727 f  FILE_INPUT/ID[4]_i_1/O
                         net (fo=4, routed)           0.830    15.557    FILE_INPUT/command_array[1][id][4]
    SLICE_X42Y83         LUT5 (Prop_lut5_I0_O)        0.124    15.681 r  FILE_INPUT/SET_TEXT_START[6]_i_1/O
                         net (fo=14, routed)          0.513    16.194    FILE_INPUT/SET_TEXT_START[6]_i_1_n_0
    SLICE_X41Y85         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.558    12.752    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X41Y85         FDRE                                         r  FILE_INPUT/SET_TEXT_SECOND_reg[4]/C
                         clock pessimism              0.372    13.124    
                         clock uncertainty           -0.035    13.089    
    SLICE_X41Y85         FDRE (Setup_fdre_C_CE)      -0.205    12.884    FILE_INPUT/SET_TEXT_SECOND_reg[4]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -16.194    
  -------------------------------------------------------------------
                         slack                                 -3.310    

Slack (VIOLATED) :        -3.310ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/SET_TEXT_START_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.015ns  (logic 2.641ns (23.975%)  route 8.374ns (76.024%))
  Logic Levels:           12  (CARRY4=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 12.752 - 8.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.726     5.178    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.696 r  FILE_INPUT/cmd_read_no_reg[6]/Q
                         net (fo=47, routed)          1.097     6.794    FILE_INPUT/cmd_read_no_reg_n_0_[6]
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124     6.918 r  FILE_INPUT/cmd_read_no[6]_i_35/O
                         net (fo=1, routed)           0.577     7.494    FILE_INPUT/cmd_read_no[6]_i_35_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.618 r  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=6, routed)           0.725     8.343    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  FILE_INPUT/cmd_read_no[30]_i_19/O
                         net (fo=1, routed)           0.283     8.750    FILE_INPUT/cmd_read_no[30]_i_19_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.874 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.874    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.444 f  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=59, routed)          0.512     9.956    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.313    10.269 f  FILE_INPUT/cmd_read_no[4]_i_8/O
                         net (fo=2, routed)           0.640    10.909    FILE_INPUT/cmd_read_no[4]_i_8_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.033 f  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=2, routed)           0.648    11.681    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I1_O)        0.124    11.805 r  FILE_INPUT/cmd_read_no[4]_i_2/O
                         net (fo=51, routed)          1.086    12.891    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.015 r  FILE_INPUT/NEXT_RDY_i_11/O
                         net (fo=1, routed)           0.782    13.796    FILE_INPUT/NEXT_RDY_i_11_n_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.920 r  FILE_INPUT/NEXT_RDY_i_4/O
                         net (fo=7, routed)           0.683    14.603    FILE_INPUT/NEXT_RDY_i_4_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I0_O)        0.124    14.727 f  FILE_INPUT/ID[4]_i_1/O
                         net (fo=4, routed)           0.830    15.557    FILE_INPUT/command_array[1][id][4]
    SLICE_X42Y83         LUT5 (Prop_lut5_I0_O)        0.124    15.681 r  FILE_INPUT/SET_TEXT_START[6]_i_1/O
                         net (fo=14, routed)          0.513    16.194    FILE_INPUT/SET_TEXT_START[6]_i_1_n_0
    SLICE_X41Y85         FDRE                                         r  FILE_INPUT/SET_TEXT_START_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.558    12.752    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X41Y85         FDRE                                         r  FILE_INPUT/SET_TEXT_START_reg[5]/C
                         clock pessimism              0.372    13.124    
                         clock uncertainty           -0.035    13.089    
    SLICE_X41Y85         FDRE (Setup_fdre_C_CE)      -0.205    12.884    FILE_INPUT/SET_TEXT_START_reg[5]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -16.194    
  -------------------------------------------------------------------
                         slack                                 -3.310    

Slack (VIOLATED) :        -3.281ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/BYTE_TEXT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.123ns  (logic 2.871ns (25.811%)  route 8.252ns (74.189%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns = ( 12.751 - 8.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.726     5.178    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.696 r  FILE_INPUT/cmd_read_no_reg[6]/Q
                         net (fo=47, routed)          1.097     6.794    FILE_INPUT/cmd_read_no_reg_n_0_[6]
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124     6.918 r  FILE_INPUT/cmd_read_no[6]_i_35/O
                         net (fo=1, routed)           0.577     7.494    FILE_INPUT/cmd_read_no[6]_i_35_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.618 r  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=6, routed)           0.725     8.343    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  FILE_INPUT/cmd_read_no[30]_i_19/O
                         net (fo=1, routed)           0.283     8.750    FILE_INPUT/cmd_read_no[30]_i_19_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.874 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.874    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.444 f  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=59, routed)          0.512     9.956    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.313    10.269 f  FILE_INPUT/cmd_read_no[4]_i_8/O
                         net (fo=2, routed)           0.640    10.909    FILE_INPUT/cmd_read_no[4]_i_8_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.033 f  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=2, routed)           0.648    11.681    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I1_O)        0.124    11.805 r  FILE_INPUT/cmd_read_no[4]_i_2/O
                         net (fo=51, routed)          0.921    12.726    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X41Y86         LUT6 (Prop_lut6_I1_O)        0.124    12.850 f  FILE_INPUT/STR_TEXT[2][6]_i_10/O
                         net (fo=2, routed)           1.012    13.862    FILE_INPUT/STR_TEXT[2][6]_i_10_n_0
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.152    14.014 f  FILE_INPUT/STR_TEXT[1][2]_i_8/O
                         net (fo=1, routed)           0.728    14.741    FILE_INPUT/STR_TEXT[1][2]_i_8_n_0
    SLICE_X42Y84         LUT5 (Prop_lut5_I1_O)        0.326    15.067 r  FILE_INPUT/STR_TEXT[1][2]_i_5/O
                         net (fo=1, routed)           0.573    15.641    FILE_INPUT/STR_TEXT[1][2]_i_5_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.765 r  FILE_INPUT/STR_TEXT[1][2]_i_1/O
                         net (fo=3, routed)           0.537    16.302    FILE_INPUT/command_array[1][char_first][2]
    SLICE_X41Y84         FDRE                                         r  FILE_INPUT/BYTE_TEXT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.557    12.751    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X41Y84         FDRE                                         r  FILE_INPUT/BYTE_TEXT_reg[2]/C
                         clock pessimism              0.372    13.123    
                         clock uncertainty           -0.035    13.088    
    SLICE_X41Y84         FDRE (Setup_fdre_C_D)       -0.067    13.021    FILE_INPUT/BYTE_TEXT_reg[2]
  -------------------------------------------------------------------
                         required time                         13.021    
                         arrival time                         -16.302    
  -------------------------------------------------------------------
                         slack                                 -3.281    

Slack (VIOLATED) :        -3.217ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/BYTE_TEXT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.921ns  (logic 2.641ns (24.182%)  route 8.280ns (75.818%))
  Logic Levels:           12  (CARRY4=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns = ( 12.751 - 8.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.726     5.178    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.696 r  FILE_INPUT/cmd_read_no_reg[6]/Q
                         net (fo=47, routed)          1.097     6.794    FILE_INPUT/cmd_read_no_reg_n_0_[6]
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124     6.918 r  FILE_INPUT/cmd_read_no[6]_i_35/O
                         net (fo=1, routed)           0.577     7.494    FILE_INPUT/cmd_read_no[6]_i_35_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.618 r  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=6, routed)           0.725     8.343    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  FILE_INPUT/cmd_read_no[30]_i_19/O
                         net (fo=1, routed)           0.283     8.750    FILE_INPUT/cmd_read_no[30]_i_19_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.874 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.874    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.444 f  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=59, routed)          0.512     9.956    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.313    10.269 f  FILE_INPUT/cmd_read_no[4]_i_8/O
                         net (fo=2, routed)           0.640    10.909    FILE_INPUT/cmd_read_no[4]_i_8_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.033 f  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=2, routed)           0.648    11.681    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I1_O)        0.124    11.805 r  FILE_INPUT/cmd_read_no[4]_i_2/O
                         net (fo=51, routed)          1.086    12.891    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.015 r  FILE_INPUT/NEXT_RDY_i_11/O
                         net (fo=1, routed)           0.782    13.796    FILE_INPUT/NEXT_RDY_i_11_n_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.920 r  FILE_INPUT/NEXT_RDY_i_4/O
                         net (fo=7, routed)           0.567    14.488    FILE_INPUT/NEXT_RDY_i_4_n_0
    SLICE_X43Y84         LUT5 (Prop_lut5_I3_O)        0.124    14.612 f  FILE_INPUT/ID[2]_i_1/O
                         net (fo=5, routed)           1.030    15.642    FILE_INPUT/ID[2]_i_1_n_0
    SLICE_X42Y84         LUT4 (Prop_lut4_I1_O)        0.124    15.766 r  FILE_INPUT/BYTE_TEXT[6]_i_1/O
                         net (fo=7, routed)           0.333    16.099    FILE_INPUT/BYTE_TEXT[6]_i_1_n_0
    SLICE_X41Y84         FDRE                                         r  FILE_INPUT/BYTE_TEXT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.557    12.751    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X41Y84         FDRE                                         r  FILE_INPUT/BYTE_TEXT_reg[2]/C
                         clock pessimism              0.372    13.123    
                         clock uncertainty           -0.035    13.088    
    SLICE_X41Y84         FDRE (Setup_fdre_C_CE)      -0.205    12.883    FILE_INPUT/BYTE_TEXT_reg[2]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                         -16.099    
  -------------------------------------------------------------------
                         slack                                 -3.217    

Slack (VIOLATED) :        -3.217ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/BYTE_TEXT_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.921ns  (logic 2.641ns (24.182%)  route 8.280ns (75.818%))
  Logic Levels:           12  (CARRY4=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns = ( 12.751 - 8.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.726     5.178    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518     5.696 r  FILE_INPUT/cmd_read_no_reg[6]/Q
                         net (fo=47, routed)          1.097     6.794    FILE_INPUT/cmd_read_no_reg_n_0_[6]
    SLICE_X39Y79         LUT6 (Prop_lut6_I1_O)        0.124     6.918 r  FILE_INPUT/cmd_read_no[6]_i_35/O
                         net (fo=1, routed)           0.577     7.494    FILE_INPUT/cmd_read_no[6]_i_35_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I1_O)        0.124     7.618 r  FILE_INPUT/cmd_read_no[6]_i_11/O
                         net (fo=6, routed)           0.725     8.343    FILE_INPUT/cmd_read_no[6]_i_11_n_0
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.467 r  FILE_INPUT/cmd_read_no[30]_i_19/O
                         net (fo=1, routed)           0.283     8.750    FILE_INPUT/cmd_read_no[30]_i_19_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.874 r  FILE_INPUT/cmd_read_no[30]_i_10/O
                         net (fo=1, routed)           0.000     8.874    FILE_INPUT/cmd_read_no[30]_i_10_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.444 f  FILE_INPUT/cmd_read_no_reg[30]_i_4/CO[2]
                         net (fo=59, routed)          0.512     9.956    FILE_INPUT/cmd_read_no_reg[30]_i_4_n_1
    SLICE_X37Y80         LUT6 (Prop_lut6_I0_O)        0.313    10.269 f  FILE_INPUT/cmd_read_no[4]_i_8/O
                         net (fo=2, routed)           0.640    10.909    FILE_INPUT/cmd_read_no[4]_i_8_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.124    11.033 f  FILE_INPUT/cmd_read_no[4]_i_3/O
                         net (fo=2, routed)           0.648    11.681    FILE_INPUT/cmd_read_no[4]_i_3_n_0
    SLICE_X37Y85         LUT4 (Prop_lut4_I1_O)        0.124    11.805 r  FILE_INPUT/cmd_read_no[4]_i_2/O
                         net (fo=51, routed)          1.086    12.891    FILE_INPUT/cmd_read_no1_out[4]
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.015 r  FILE_INPUT/NEXT_RDY_i_11/O
                         net (fo=1, routed)           0.782    13.796    FILE_INPUT/NEXT_RDY_i_11_n_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.920 r  FILE_INPUT/NEXT_RDY_i_4/O
                         net (fo=7, routed)           0.567    14.488    FILE_INPUT/NEXT_RDY_i_4_n_0
    SLICE_X43Y84         LUT5 (Prop_lut5_I3_O)        0.124    14.612 f  FILE_INPUT/ID[2]_i_1/O
                         net (fo=5, routed)           1.030    15.642    FILE_INPUT/ID[2]_i_1_n_0
    SLICE_X42Y84         LUT4 (Prop_lut4_I1_O)        0.124    15.766 r  FILE_INPUT/BYTE_TEXT[6]_i_1/O
                         net (fo=7, routed)           0.333    16.099    FILE_INPUT/BYTE_TEXT[6]_i_1_n_0
    SLICE_X41Y84         FDRE                                         r  FILE_INPUT/BYTE_TEXT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         1.557    12.751    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X41Y84         FDRE                                         r  FILE_INPUT/BYTE_TEXT_reg[6]/C
                         clock pessimism              0.372    13.123    
                         clock uncertainty           -0.035    13.088    
    SLICE_X41Y84         FDRE (Setup_fdre_C_CE)      -0.205    12.883    FILE_INPUT/BYTE_TEXT_reg[6]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                         -16.099    
  -------------------------------------------------------------------
                         slack                                 -3.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 STATE_CONTROLLOR/trg_array_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            RSET/match_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.536%)  route 0.114ns (33.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.578     1.421    STATE_CONTROLLOR/CLK_IBUF_BUFG
    SLICE_X37Y80         FDRE                                         r  STATE_CONTROLLOR/trg_array_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.128     1.549 r  STATE_CONTROLLOR/trg_array_reg[14]/Q
                         net (fo=2, routed)           0.114     1.663    STATE_CONTROLLOR/match_reg15_out
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.099     1.762 r  STATE_CONTROLLOR/match_reg_i_1__1/O
                         net (fo=1, routed)           0.000     1.762    RSET/trg_array_reg[14]
    SLICE_X38Y81         FDRE                                         r  RSET/match_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.847     1.925    RSET/CLK_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  RSET/match_reg_reg/C
                         clock pessimism             -0.489     1.436    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.120     1.556    RSET/match_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 FILE_INPUT/command_array_reg[1][id][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/command_array_reg[1][id][2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.562%)  route 0.107ns (39.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.584     1.427    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X42Y86         FDSE                                         r  FILE_INPUT/command_array_reg[1][id][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDSE (Prop_fdse_C_Q)         0.164     1.591 r  FILE_INPUT/command_array_reg[1][id][2]/Q
                         net (fo=76, routed)          0.107     1.698    FILE_INPUT/data5[2]
    SLICE_X42Y86         FDSE                                         r  FILE_INPUT/command_array_reg[1][id][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.853     1.931    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X42Y86         FDSE                                         r  FILE_INPUT/command_array_reg[1][id][2]/C
                         clock pessimism             -0.504     1.427    
    SLICE_X42Y86         FDSE (Hold_fdse_C_D)         0.059     1.486    FILE_INPUT/command_array_reg[1][id][2]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 FILE_INPUT/cmd_read_no_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/cmd_read_no_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.585     1.428    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y92         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  FILE_INPUT/cmd_read_no_reg[8]/Q
                         net (fo=4, routed)           0.134     1.703    FILE_INPUT/cmd_read_no_reg_n_0_[8]
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.748 r  FILE_INPUT/cmd_read_no[8]_i_1/O
                         net (fo=1, routed)           0.000     1.748    FILE_INPUT/cmd_read_no1_out[8]
    SLICE_X39Y92         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.855     1.933    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y92         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[8]/C
                         clock pessimism             -0.505     1.428    
    SLICE_X39Y92         FDRE (Hold_fdre_C_D)         0.092     1.520    FILE_INPUT/cmd_read_no_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 RSET/fail_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            RSET/fail_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.581     1.424    RSET/CLK_IBUF_BUFG
    SLICE_X38Y83         FDRE                                         r  RSET/fail_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  RSET/fail_reg_reg/Q
                         net (fo=2, routed)           0.149     1.737    FILE_INPUT/fail_reg_reg_11
    SLICE_X38Y83         LUT3 (Prop_lut3_I2_O)        0.045     1.782 r  FILE_INPUT/fail_reg_i_1__2/O
                         net (fo=1, routed)           0.000     1.782    RSET/trg_array_reg[14]_0
    SLICE_X38Y83         FDRE                                         r  RSET/fail_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.849     1.927    RSET/CLK_IBUF_BUFG
    SLICE_X38Y83         FDRE                                         r  RSET/fail_reg_reg/C
                         clock pessimism             -0.503     1.424    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.121     1.545    RSET/fail_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 count_start_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            count_start_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin fall@1.000ns)
  Data Path Delay:        0.372ns  (logic 0.254ns (68.271%)  route 0.118ns (31.729%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 2.905 - 1.000 ) 
    Source Clock Delay      (SCD):    1.400ns = ( 2.400 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     1.259 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     1.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.843 f  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.557     2.400    CLK_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  count_start_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.146     2.546 r  count_start_reg[31]/Q
                         net (fo=4, routed)           0.118     2.664    count_start_reg[31]
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.772 r  count_start_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.772    count_start_reg[28]_i_1_n_4
    SLICE_X35Y88         FDRE                                         r  count_start_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     1.447 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     2.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.078 f  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.827     2.905    CLK_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  count_start_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.505     2.400    
    SLICE_X35Y88         FDRE (Hold_fdre_C_D)         0.112     2.512    count_start_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 PARSER_OK_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            PARSER_OK_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin fall@1.000ns)
  Data Path Delay:        0.359ns  (logic 0.191ns (53.159%)  route 0.168ns (46.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 2.919 - 1.000 ) 
    Source Clock Delay      (SCD):    1.417ns = ( 2.417 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     1.259 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     1.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.843 f  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.574     2.417    CLK_IBUF_BUFG
    SLICE_X39Y76         FDRE                                         r  PARSER_OK_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.146     2.563 r  PARSER_OK_reg/Q
                         net (fo=2, routed)           0.168     2.731    FILE_INPUT/PARSER_OK_OBUF
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.045     2.776 r  FILE_INPUT/PARSER_OK_i_1/O
                         net (fo=1, routed)           0.000     2.776    FILE_INPUT_n_52
    SLICE_X39Y76         FDRE                                         r  PARSER_OK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     1.447 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     2.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.078 f  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.841     2.919    CLK_IBUF_BUFG
    SLICE_X39Y76         FDRE                                         r  PARSER_OK_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     2.417    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.098     2.515    PARSER_OK_reg
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_start_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            count_start_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin fall@1.000ns)
  Data Path Delay:        0.374ns  (logic 0.254ns (67.859%)  route 0.120ns (32.141%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 2.899 - 1.000 ) 
    Source Clock Delay      (SCD):    1.396ns = ( 2.396 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     1.259 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     1.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.843 f  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.553     2.396    CLK_IBUF_BUFG
    SLICE_X35Y82         FDRE                                         r  count_start_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.146     2.542 r  count_start_reg[7]/Q
                         net (fo=3, routed)           0.120     2.662    count_start_reg[7]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.770 r  count_start_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.770    count_start_reg[4]_i_1_n_4
    SLICE_X35Y82         FDRE                                         r  count_start_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     1.447 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     2.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.078 f  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.821     2.899    CLK_IBUF_BUFG
    SLICE_X35Y82         FDRE                                         r  count_start_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.503     2.396    
    SLICE_X35Y82         FDRE (Hold_fdre_C_D)         0.112     2.508    count_start_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_start_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            count_start_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin fall@1.000ns)
  Data Path Delay:        0.374ns  (logic 0.254ns (67.847%)  route 0.120ns (32.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 2.898 - 1.000 ) 
    Source Clock Delay      (SCD):    1.395ns = ( 2.395 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     1.259 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     1.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.843 f  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.552     2.395    CLK_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  count_start_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.146     2.541 r  count_start_reg[3]/Q
                         net (fo=4, routed)           0.120     2.661    count_start_reg[3]
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.769 r  count_start_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.769    count_start_reg[0]_i_2_n_4
    SLICE_X35Y81         FDRE                                         r  count_start_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     1.447 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     2.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.078 f  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.820     2.898    CLK_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  count_start_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.503     2.395    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.112     2.507    count_start_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FILE_INPUT/cmd_read_no_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/cmd_read_no_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.588     1.431    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  FILE_INPUT/cmd_read_no_reg[11]/Q
                         net (fo=4, routed)           0.168     1.740    FILE_INPUT/cmd_read_no_reg_n_0_[11]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  FILE_INPUT/cmd_read_no[11]_i_1/O
                         net (fo=1, routed)           0.000     1.785    FILE_INPUT/cmd_read_no1_out[11]
    SLICE_X43Y94         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.858     1.936    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X43Y94         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[11]/C
                         clock pessimism             -0.505     1.431    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.091     1.522    FILE_INPUT/cmd_read_no_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FILE_INPUT/cmd_read_no_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            FILE_INPUT/cmd_read_no_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.585     1.428    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y92         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  FILE_INPUT/cmd_read_no_reg[15]/Q
                         net (fo=4, routed)           0.168     1.737    FILE_INPUT/cmd_read_no_reg_n_0_[15]
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  FILE_INPUT/cmd_read_no[15]_i_1/O
                         net (fo=1, routed)           0.000     1.782    FILE_INPUT/cmd_read_no1_out[15]
    SLICE_X39Y92         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=760, routed)         0.855     1.933    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y92         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[15]/C
                         clock pessimism             -0.505     1.428    
    SLICE_X39Y92         FDRE (Hold_fdre_C_D)         0.091     1.519    FILE_INPUT/cmd_read_no_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y80    BYTE/fail_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y84    BYTE/match_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y84    FILE_INPUT/BYTE_TEXT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y84    FILE_INPUT/BYTE_TEXT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y84    FILE_INPUT/BYTE_TEXT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y84    FILE_INPUT/BYTE_TEXT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y84    FILE_INPUT/BYTE_TEXT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y84    FILE_INPUT/BYTE_TEXT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y84    FILE_INPUT/BYTE_TEXT_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X35Y83    count_start_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X35Y83    count_start_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X35Y84    count_start_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X35Y84    count_start_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X35Y84    count_start_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X35Y84    count_start_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X35Y88    count_start_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X35Y88    count_start_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X35Y88    count_start_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X35Y88    count_start_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X41Y80    BYTE/fail_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X43Y84    BYTE/match_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X42Y84    FILE_INPUT/BYTE_TEXT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X42Y84    FILE_INPUT/BYTE_TEXT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X41Y84    FILE_INPUT/BYTE_TEXT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X42Y84    FILE_INPUT/BYTE_TEXT_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X42Y84    FILE_INPUT/BYTE_TEXT_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X42Y84    FILE_INPUT/BYTE_TEXT_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X41Y84    FILE_INPUT/BYTE_TEXT_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X39Y77    FILE_INPUT/END_FAIL_reg/C



