{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536485935311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536485935312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 09 11:38:54 2018 " "Processing started: Sun Sep 09 11:38:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536485935312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536485935312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536485935312 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1536485936530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_tb-behavior " "Found design unit 1: ROM_tb-behavior" {  } { { "Rom_tb.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/Rom_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937583 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_tb " "Found entity 1: ROM_tb" {  } { { "Rom_tb.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/Rom_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536485937583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "ALU.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/ALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937594 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536485937594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Package " "Found design unit 1: CPU_Package" {  } { { "CPU_Package.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/CPU_Package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937603 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU_Package-body " "Found design unit 2: CPU_Package-body" {  } { { "CPU_Package.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/CPU_Package.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536485937603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_tb-behavioral " "Found design unit 1: ALU_tb-behavioral" {  } { { "ALU_tb.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/ALU_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937615 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/ALU_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536485937615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RTL " "Found design unit 1: RegisterFile-RTL" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/RegisterFile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937625 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/RegisterFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536485937625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "databuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file databuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataBuffer-RTL " "Found design unit 1: DataBuffer-RTL" {  } { { "DataBuffer.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/DataBuffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937636 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataBuffer " "Found entity 1: DataBuffer" {  } { { "DataBuffer.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/DataBuffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536485937636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile_tb-behavior " "Found design unit 1: RegisterFile_tb-behavior" {  } { { "RegisterFile_tb.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/RegisterFile_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937647 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_tb " "Found entity 1: RegisterFile_tb" {  } { { "RegisterFile_tb.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/RegisterFile_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536485937647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-RTL " "Found design unit 1: Multiplexer-RTL" {  } { { "Multiplexer.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/Multiplexer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937658 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/Multiplexer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536485937658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-RTL " "Found design unit 1: ROM-RTL" {  } { { "ROM.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937668 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536485937668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rw_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rw_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RW_MEMORY-Behaviour " "Found design unit 1: RW_MEMORY-Behaviour" {  } { { "RW_MEMORY.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/RW_MEMORY.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937679 ""} { "Info" "ISGN_ENTITY_NAME" "1 RW_MEMORY " "Found entity 1: RW_MEMORY" {  } { { "RW_MEMORY.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/RW_MEMORY.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536485937679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rw_memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rw_memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RW_MEMORY_tb-behavior " "Found design unit 1: RW_MEMORY_tb-behavior" {  } { { "RW_MEMORY_tb.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/RW_MEMORY_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937689 ""} { "Info" "ISGN_ENTITY_NAME" "1 RW_MEMORY_tb " "Found entity 1: RW_MEMORY_tb" {  } { { "RW_MEMORY_tb.vhd" "" { Text "C:/Users/mifan/OneDrive/Dokument/GitHub/1331IL-VHDL-Design/VHDL/Lab2/RW_MEMORY_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536485937689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536485937689 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "CPU_Package " "Top-level design entity \"CPU_Package\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1536485937801 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536485938027 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 09 11:38:58 2018 " "Processing ended: Sun Sep 09 11:38:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536485938027 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536485938027 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536485938027 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536485938027 ""}
