begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * This file is provided under a dual BSD/GPLv2 license.  When using or  * redistributing this file, you may do so under either license.  *  * GPL LICENSE SUMMARY  *  * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved.  *  * This program is free software; you can redistribute it and/or modify  * it under the terms of version 2 of the GNU General Public License as  * published by the Free Software Foundation.  *  * This program is distributed in the hope that it will be useful, but  * WITHOUT ANY WARRANTY; without even the implied warranty of  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU  * General Public License for more details.  *  * You should have received a copy of the GNU General Public License  * along with this program; if not, write to the Free Software  * Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.  * The full GNU General Public License is included in this distribution  * in the file called LICENSE.GPL.  *  * BSD LICENSE  *  * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  *  *   * Redistributions of source code must retain the above copyright  *     notice, this list of conditions and the following disclaimer.  *   * Redistributions in binary form must reproduce the above copyright  *     notice, this list of conditions and the following disclaimer in  *     the documentation and/or other materials provided with the  *     distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS  * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR  * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT  * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT  * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/**  * @file  *  * @brief This file contains the method implementations utilized in writing  *        out PCI data for the SCI core.  */
end_comment

begin_include
include|#
directive|include
file|<dev/isci/scil/scic_user_callback.h>
end_include

begin_include
include|#
directive|include
file|<dev/isci/scil/scic_sds_pci.h>
end_include

begin_include
include|#
directive|include
file|<dev/isci/scil/scic_sds_controller.h>
end_include

begin_comment
comment|/**  * @brief This method reads from the driver the BARs that are needed to  *        determine the virtual memory space for the controller registers  *  * @param[in] this_controller The controller for which to read the base  *            address registers.  */
end_comment

begin_function
name|void
name|scic_sds_pci_bar_initialization
parameter_list|(
name|SCIC_SDS_CONTROLLER_T
modifier|*
name|this_controller
parameter_list|)
block|{
ifdef|#
directive|ifdef
name|ARLINGTON_BUILD
define|#
directive|define
name|ARLINGTON_LEX_BAR
value|0
define|#
directive|define
name|ARLINGTON_SMU_BAR
value|1
define|#
directive|define
name|ARLINGTON_SCU_BAR
value|2
define|#
directive|define
name|LEX_REGISTER_OFFSET
value|0x40000
name|this_controller
operator|->
name|lex_registers
operator|=
operator|(
operator|(
name|char
operator|*
operator|)
name|scic_cb_pci_get_bar
argument_list|(
name|this_controller
argument_list|,
name|ARLINGTON_LEX_BAR
argument_list|)
operator|+
name|LEX_REGISTER_OFFSET
operator|)
expr_stmt|;
name|this_controller
operator|->
name|smu_registers
operator|=
operator|(
name|SMU_REGISTERS_T
operator|*
operator|)
name|scic_cb_pci_get_bar
argument_list|(
name|this_controller
argument_list|,
name|ARLINGTON_SMU_BAR
argument_list|)
expr_stmt|;
name|this_controller
operator|->
name|scu_registers
operator|=
operator|(
name|SCU_REGISTERS_T
operator|*
operator|)
name|scic_cb_pci_get_bar
argument_list|(
name|this_controller
argument_list|,
name|ARLINGTON_SCU_BAR
argument_list|)
expr_stmt|;
else|#
directive|else
comment|// !ARLINGTON_BUILD
if|#
directive|if
operator|!
name|defined
argument_list|(
name|ENABLE_PCI_IO_SPACE_ACCESS
argument_list|)
name|this_controller
operator|->
name|smu_registers
operator|=
operator|(
name|SMU_REGISTERS_T
operator|*
operator|)
operator|(
operator|(
name|char
operator|*
operator|)
name|scic_cb_pci_get_bar
argument_list|(
name|this_controller
argument_list|,
name|PATSBURG_SMU_BAR
argument_list|)
operator|+
operator|(
literal|0x4000
operator|*
name|this_controller
operator|->
name|controller_index
operator|)
operator|)
expr_stmt|;
name|this_controller
operator|->
name|scu_registers
operator|=
operator|(
name|SCU_REGISTERS_T
operator|*
operator|)
operator|(
operator|(
name|char
operator|*
operator|)
name|scic_cb_pci_get_bar
argument_list|(
name|this_controller
argument_list|,
name|PATSBURG_SCU_BAR
argument_list|)
operator|+
operator|(
literal|0x400000
operator|*
name|this_controller
operator|->
name|controller_index
operator|)
operator|)
expr_stmt|;
else|#
directive|else
comment|// !defined(ENABLE_PCI_IO_SPACE_ACCESS)
if|if
condition|(
name|this_controller
operator|->
name|controller_index
operator|==
literal|0
condition|)
block|{
name|this_controller
operator|->
name|smu_registers
operator|=
operator|(
name|SMU_REGISTERS_T
operator|*
operator|)
name|scic_cb_pci_get_bar
argument_list|(
name|this_controller
argument_list|,
name|PATSBURG_IO_SPACE_BAR0
argument_list|)
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
name|this_controller
operator|->
name|pci_revision
operator|==
name|SCU_PBG_HBA_REV_B0
condition|)
block|{
comment|// SCU B0 violates PCI spec for size of IO bar this is corrected
comment|// in subsequent version of the hardware so we can safely use the
comment|// else condition below.
name|this_controller
operator|->
name|smu_registers
operator|=
operator|(
name|SMU_REGISTERS_T
operator|*
operator|)
operator|(
name|scic_cb_pci_get_bar
argument_list|(
name|this_controller
argument_list|,
name|PATSBURG_IO_SPACE_BAR0
argument_list|)
operator|+
literal|0x100
operator|)
expr_stmt|;
block|}
else|else
block|{
name|this_controller
operator|->
name|smu_registers
operator|=
operator|(
name|SMU_REGISTERS_T
operator|*
operator|)
name|scic_cb_pci_get_bar
argument_list|(
name|this_controller
argument_list|,
name|PATSBURG_IO_SPACE_BAR1
argument_list|)
expr_stmt|;
block|}
block|}
comment|// No need to get the bar.  We will be using the offset to write to
comment|// input/output ports via 0xA0 and 0xA4.
name|this_controller
operator|->
name|scu_registers
operator|=
operator|(
name|SCU_REGISTERS_T
operator|*
operator|)
literal|0
expr_stmt|;
endif|#
directive|endif
comment|// !defined(ENABLE_PCI_IO_SPACE_ACCESS)
endif|#
directive|endif
comment|// ARLINGTON_BUILD
block|}
end_function

begin_if
if|#
directive|if
name|defined
argument_list|(
name|ENABLE_PCI_IO_SPACE_ACCESS
argument_list|)
operator|&&
operator|!
name|defined
argument_list|(
name|ARLINGTON_BUILD
argument_list|)
end_if

begin_comment
comment|/**  * @brief This method will read from PCI memory for the SMU register  *        space via IO space access.  *  * @param[in]  controller The controller for which to read a DWORD.  * @param[in]  address This parameter depicts the address from  *             which to read.  *  * @return The value being returned from the PCI memory location.  *  * @todo This PCI memory access calls likely need to be optimized into macro?  */
end_comment

begin_function
name|U32
name|scic_sds_pci_read_smu_dword
parameter_list|(
name|SCI_CONTROLLER_HANDLE_T
name|controller
parameter_list|,
name|void
modifier|*
name|address
parameter_list|)
block|{
return|return
name|scic_cb_pci_read_dword
argument_list|(
name|controller
argument_list|,
name|address
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**  * @brief This method will write to PCI memory for the SMU register  *        space via IO space access.  *  * @param[in]  controller The controller for which to read a DWORD.  * @param[in]  address This parameter depicts the address into  *             which to write.  * @param[out] write_value This parameter depicts the value being written  *             into the PCI memory location.  *  * @todo This PCI memory access calls likely need to be optimized into macro?  */
end_comment

begin_function
name|void
name|scic_sds_pci_write_smu_dword
parameter_list|(
name|SCI_CONTROLLER_HANDLE_T
name|controller
parameter_list|,
name|void
modifier|*
name|address
parameter_list|,
name|U32
name|write_value
parameter_list|)
block|{
name|scic_cb_pci_write_dword
argument_list|(
name|controller
argument_list|,
name|address
argument_list|,
name|write_value
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/**  * @brief This method will read from PCI memory for the SCU register  *        space via IO space access.  *  * @param[in]  controller The controller for which to read a DWORD.  * @param[in]  address This parameter depicts the address from  *             which to read.  *  * @return The value being returned from the PCI memory location.  *  * @todo This PCI memory access calls likely need to be optimized into macro?  */
end_comment

begin_function
name|U32
name|scic_sds_pci_read_scu_dword
parameter_list|(
name|SCI_CONTROLLER_HANDLE_T
name|controller
parameter_list|,
name|void
modifier|*
name|address
parameter_list|)
block|{
name|SCIC_SDS_CONTROLLER_T
modifier|*
name|this_controller
init|=
operator|(
name|SCIC_SDS_CONTROLLER_T
operator|*
operator|)
name|controller
decl_stmt|;
name|scic_cb_pci_write_dword
argument_list|(
name|controller
argument_list|,
operator|(
name|void
operator|*
operator|)
operator|(
operator|(
name|char
operator|*
operator|)
operator|(
name|this_controller
operator|->
name|smu_registers
operator|)
operator|+
name|SCU_MMR_ADDRESS_WINDOW_OFFSET
operator|)
argument_list|,
operator|(
name|U32
operator|)
name|address
argument_list|)
expr_stmt|;
return|return
name|scic_cb_pci_read_dword
argument_list|(
name|controller
argument_list|,
operator|(
name|void
operator|*
operator|)
operator|(
operator|(
name|char
operator|*
operator|)
operator|(
name|this_controller
operator|->
name|smu_registers
operator|)
operator|+
name|SCU_MMR_DATA_WINDOW_OFFSET
operator|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**  * @brief This method will write to PCI memory for the SCU register  *        space via IO space access.  *  * @param[in]  controller The controller for which to read a DWORD.  * @param[in]  address This parameter depicts the address into  *             which to write.  * @param[out] write_value This parameter depicts the value being written  *             into the PCI memory location.  *  * @todo This PCI memory access calls likely need to be optimized into macro?  */
end_comment

begin_function
name|void
name|scic_sds_pci_write_scu_dword
parameter_list|(
name|SCI_CONTROLLER_HANDLE_T
name|controller
parameter_list|,
name|void
modifier|*
name|address
parameter_list|,
name|U32
name|write_value
parameter_list|)
block|{
name|SCIC_SDS_CONTROLLER_T
modifier|*
name|this_controller
init|=
operator|(
name|SCIC_SDS_CONTROLLER_T
operator|*
operator|)
name|controller
decl_stmt|;
name|scic_cb_pci_write_dword
argument_list|(
name|controller
argument_list|,
operator|(
name|void
operator|*
operator|)
operator|(
operator|(
name|char
operator|*
operator|)
operator|(
name|this_controller
operator|->
name|smu_registers
operator|)
operator|+
name|SCU_MMR_ADDRESS_WINDOW_OFFSET
operator|)
argument_list|,
operator|(
name|U32
operator|)
name|address
argument_list|)
expr_stmt|;
name|scic_cb_pci_write_dword
argument_list|(
name|controller
argument_list|,
operator|(
name|void
operator|*
operator|)
operator|(
operator|(
name|char
operator|*
operator|)
operator|(
name|this_controller
operator|->
name|smu_registers
operator|)
operator|+
name|SCU_MMR_DATA_WINDOW_OFFSET
operator|)
argument_list|,
name|write_value
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|// defined(ENABLE_PCI_IO_SPACE_ACCESS)
end_comment

end_unit

