Oh no...

Cycle: 11
RARS instruction number: 12	Instruction: addi x1,x0,100
Expected:	Register Write to Reg: 0x01 Val: 0x00000064
Got     :	Register Write to Reg: 0x05 Val: 0x00000002
Incorrect write

Cycle: 12
RARS instruction number: 13	Instruction: addi x2,x0,-1
Expected:	Register Write to Reg: 0x02 Val: 0xFFFFFFFF
Got     :	Register Write to Reg: 0x01 Val: 0x00000064
Incorrect write

Cycle: 13
RARS instruction number: 15	Instruction: addi x5,x5,1
Expected:	Register Write to Reg: 0x05 Val: 0x00000002
Got     :	Register Write to Reg: 0x02 Val: 0xFFFFFFFF
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


