

================================================================
== Vivado HLS Report for 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s'
================================================================
* Date:           Tue Jan 17 16:00:12 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.790 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 13.320 ns | 13.320 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     141|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|      27|    -|
|Register         |        -|      -|      49|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      0|      49|     168|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sigmoid_table10_U  |sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                                              |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln106_fu_179_p2               |     +    |      0|  0|  20|          10|          13|
    |add_ln700_fu_162_p2               |     +    |      0|  0|  20|           1|          13|
    |icmp_ln108_fu_203_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln850_fu_138_p2              |   icmp   |      0|  0|  18|          26|           5|
    |icmp_ln851_fu_156_p2              |   icmp   |      0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln107_fu_231_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln107_1_fu_235_p3          |  select  |      0|  0|  10|           1|          10|
    |select_ln107_fu_223_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln850_fu_173_p3            |  select  |      0|  0|  13|           1|          13|
    |select_ln851_fu_168_p3            |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln106_fu_212_p2               |    xor   |      0|  0|  11|          10|          11|
    |xor_ln107_fu_218_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 141|          70|          90|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done                   |   9|          2|    1|          2|
    |data_V_data_V_blk_n       |   9|          2|    1|          2|
    |res_V_data_V_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  27|          6|    3|          6|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln700_reg_269        |  13|   0|   13|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |icmp_ln108_reg_285       |   1|   0|    1|          0|
    |icmp_ln850_reg_259       |   1|   0|    1|          0|
    |icmp_ln851_reg_264       |   1|   0|    1|          0|
    |select_ln850_reg_274     |  13|   0|   13|          0|
    |sext_ln850_reg_253       |  13|   0|   13|          0|
    |tmp_2_reg_279            |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  49|   0|   49|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> | return value |
|ap_done                | out |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> | return value |
|data_V_data_V_dout     |  in |   16|   ap_fifo  |                    data_V_data_V                   |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                    data_V_data_V                   |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                    data_V_data_V                   |    pointer   |
|res_V_data_V_TREADY    |  in |    1|    axis    |                    res_V_data_V                    |    pointer   |
|res_V_data_V_TDATA     | out |   16|    axis    |                    res_V_data_V                    |    pointer   |
|res_V_data_V_TVALID    | out |    1|    axis    |                    res_V_data_V                    |    pointer   |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 6 [1/1] (1.45ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_data_V)" [firmware/nnet_utils/nnet_activation_stream.h:99]   --->   Operation 6 'read' 'tmp_data_0_V' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_data_0_V, i10 0)" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 7 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %tmp_data_0_V, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 8 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln850 = sext i12 %tmp_1 to i13" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 9 'sext' 'sext_ln850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.23ns)   --->   "%icmp_ln850 = icmp slt i26 %shl_ln, -15" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 10 'icmp' 'icmp_ln850' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i16 %tmp_data_0_V to i4" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 11 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_3_i_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln851, i6 0)" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 12 'bitconcatenate' 'p_Result_3_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.94ns)   --->   "%icmp_ln851 = icmp eq i10 %p_Result_3_i_i_i, 0" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 13 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.33ns)   --->   "%add_ln700 = add i13 1, %sext_ln850" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 14 'add' 'add_ln700' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i13 %sext_ln850, i13 %add_ln700" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 15 'select' 'select_ln851' <Predicate = (icmp_ln850)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %icmp_ln850, i13 %select_ln851, i13 %sext_ln850" [firmware/nnet_utils/nnet_activation_stream.h:105]   --->   Operation 16 'select' 'select_ln850' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.32ns)   --->   "%add_ln106 = add i13 512, %select_ln850" [firmware/nnet_utils/nnet_activation_stream.h:106]   --->   Operation 17 'add' 'add_ln106' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln106, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:107]   --->   Operation 18 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %add_ln106, i32 10, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:108]   --->   Operation 19 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.67ns)   --->   "%icmp_ln108 = icmp ne i3 %tmp_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:108]   --->   Operation 20 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_1)   --->   "%trunc_ln106 = trunc i13 %select_ln850 to i10" [firmware/nnet_utils/nnet_activation_stream.h:106]   --->   Operation 21 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_1)   --->   "%xor_ln106 = xor i10 %trunc_ln106, -512" [firmware/nnet_utils/nnet_activation_stream.h:106]   --->   Operation 22 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_1)   --->   "%xor_ln107 = xor i1 %tmp_2, true" [firmware/nnet_utils/nnet_activation_stream.h:107]   --->   Operation 23 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_1)   --->   "%select_ln107 = select i1 %xor_ln107, i10 -1, i10 0" [firmware/nnet_utils/nnet_activation_stream.h:107]   --->   Operation 24 'select' 'select_ln107' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_1)   --->   "%or_ln107 = or i1 %tmp_2, %icmp_ln108" [firmware/nnet_utils/nnet_activation_stream.h:107]   --->   Operation 25 'or' 'or_ln107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.51ns) (out node of the LUT)   --->   "%select_ln107_1 = select i1 %or_ln107, i10 %select_ln107, i10 %xor_ln106" [firmware/nnet_utils/nnet_activation_stream.h:107]   --->   Operation 26 'select' 'select_ln107_1' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i10 %select_ln107_1 to i64" [firmware/nnet_utils/nnet_activation_stream.h:109]   --->   Operation 27 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sigmoid_table10_addr = getelementptr [1024 x i10]* @sigmoid_table10, i64 0, i64 %zext_ln109" [firmware/nnet_utils/nnet_activation_stream.h:109]   --->   Operation 28 'getelementptr' 'sigmoid_table10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.26ns)   --->   "%sigmoid_table10_load = load i10* %sigmoid_table10_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:109]   --->   Operation 29 'load' 'sigmoid_table10_load' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 30 [1/2] (2.26ns)   --->   "%sigmoid_table10_load = load i10* %sigmoid_table10_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:109]   --->   Operation 30 'load' 'sigmoid_table10_load' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_0_V_1 = zext i10 %sigmoid_table10_load to i16" [firmware/nnet_utils/nnet_activation_stream.h:109]   --->   Operation 31 'zext' 'tmp_data_0_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %res_V_data_V, i16 %tmp_data_0_V_1)" [firmware/nnet_utils/nnet_activation_stream.h:112]   --->   Operation 32 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str5868, i32 0, i32 0, [1 x i8]* @p_str5869, [1 x i8]* @p_str5870, [1 x i8]* @p_str5871, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str5872, [1 x i8]* @p_str5873)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 35 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str24)" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 36 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:97]   --->   Operation 37 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %res_V_data_V, i16 %tmp_data_0_V_1)" [firmware/nnet_utils/nnet_activation_stream.h:112]   --->   Operation 38 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str24, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:113]   --->   Operation 39 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:114]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sigmoid_table10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_data_0_V         (read           ) [ 000000]
shl_ln               (bitconcatenate ) [ 000000]
tmp_1                (partselect     ) [ 000000]
sext_ln850           (sext           ) [ 011000]
icmp_ln850           (icmp           ) [ 011000]
trunc_ln851          (trunc          ) [ 000000]
p_Result_3_i_i_i     (bitconcatenate ) [ 000000]
icmp_ln851           (icmp           ) [ 011000]
add_ln700            (add            ) [ 011000]
select_ln851         (select         ) [ 000000]
select_ln850         (select         ) [ 010100]
add_ln106            (add            ) [ 000000]
tmp_2                (bitselect      ) [ 010100]
tmp_3                (partselect     ) [ 000000]
icmp_ln108           (icmp           ) [ 010100]
trunc_ln106          (trunc          ) [ 000000]
xor_ln106            (xor            ) [ 000000]
xor_ln107            (xor            ) [ 000000]
select_ln107         (select         ) [ 000000]
or_ln107             (or             ) [ 000000]
select_ln107_1       (select         ) [ 000000]
zext_ln109           (zext           ) [ 000000]
sigmoid_table10_addr (getelementptr  ) [ 010010]
sigmoid_table10_load (load           ) [ 000000]
tmp_data_0_V_1       (zext           ) [ 010001]
specinterface_ln0    (specinterface  ) [ 000000]
specinterface_ln0    (specinterface  ) [ 000000]
specloopname_ln96    (specloopname   ) [ 000000]
tmp                  (specregionbegin) [ 000000]
specpipeline_ln97    (specpipeline   ) [ 000000]
write_ln112          (write          ) [ 000000]
empty                (specregionend  ) [ 000000]
ret_ln114            (ret            ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sigmoid_table10">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5868"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5869"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5870"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5871"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5872"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5873"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_data_0_V_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_0_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln112/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sigmoid_table10_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="10" slack="0"/>
<pin id="107" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigmoid_table10_addr/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="0"/>
<pin id="112" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sigmoid_table10_load/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="shl_ln_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="26" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="0" index="3" bw="5" slack="0"/>
<pin id="129" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln850_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln850/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln850_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="26" slack="0"/>
<pin id="140" dir="0" index="1" bw="26" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln850/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln851_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_Result_3_i_i_i_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3_i_i_i/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln851_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="10" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln700_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="12" slack="0"/>
<pin id="165" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="select_ln851_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="13" slack="1"/>
<pin id="171" dir="0" index="2" bw="13" slack="1"/>
<pin id="172" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln851/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="select_ln850_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="13" slack="0"/>
<pin id="176" dir="0" index="2" bw="13" slack="1"/>
<pin id="177" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln850/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln106_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="13" slack="0"/>
<pin id="182" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="13" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_3_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="13" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="0" index="3" bw="5" slack="0"/>
<pin id="198" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln108_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="3" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln106_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="13" slack="1"/>
<pin id="211" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="xor_ln106_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="10" slack="0"/>
<pin id="215" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln106/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="xor_ln107_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln107/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln107_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="10" slack="0"/>
<pin id="226" dir="0" index="2" bw="10" slack="0"/>
<pin id="227" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="or_ln107_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="1" slack="1"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln107_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="10" slack="0"/>
<pin id="238" dir="0" index="2" bw="10" slack="0"/>
<pin id="239" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107_1/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln109_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_data_0_V_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_0_V_1/4 "/>
</bind>
</comp>

<comp id="253" class="1005" name="sext_ln850_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="1"/>
<pin id="255" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln850 "/>
</bind>
</comp>

<comp id="259" class="1005" name="icmp_ln850_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln850 "/>
</bind>
</comp>

<comp id="264" class="1005" name="icmp_ln851_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln851 "/>
</bind>
</comp>

<comp id="269" class="1005" name="add_ln700_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="13" slack="1"/>
<pin id="271" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="274" class="1005" name="select_ln850_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="13" slack="1"/>
<pin id="276" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln850 "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_2_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="icmp_ln108_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

<comp id="290" class="1005" name="sigmoid_table10_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="1"/>
<pin id="292" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sigmoid_table10_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_data_0_V_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="1"/>
<pin id="297" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="46" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="90" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="90" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="137"><net_src comp="124" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="116" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="90" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="134" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="178"><net_src comp="168" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="173" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="179" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="179" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="207"><net_src comp="193" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="10" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="223" pin="3"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="212" pin="2"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="251"><net_src comp="110" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="256"><net_src comp="134" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="262"><net_src comp="138" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="267"><net_src comp="156" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="272"><net_src comp="162" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="277"><net_src comp="173" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="282"><net_src comp="185" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="288"><net_src comp="203" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="293"><net_src comp="103" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="298"><net_src comp="248" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_data_V | {}
	Port: res_V_data_V | {5 }
	Port: sigmoid_table10 | {}
 - Input state : 
	Port: sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> : data_V_data_V | {1 }
	Port: sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> : res_V_data_V | {}
	Port: sigmoid<array,array<ap_fixed,1u>,sigmoid_config13> : sigmoid_table10 | {3 4 }
  - Chain level:
	State 1
		sext_ln850 : 1
		icmp_ln850 : 1
		p_Result_3_i_i_i : 1
		icmp_ln851 : 2
		add_ln700 : 2
	State 2
		select_ln850 : 1
		add_ln106 : 2
		tmp_2 : 3
		tmp_3 : 3
		icmp_ln108 : 4
	State 3
		xor_ln106 : 1
		select_ln107_1 : 1
		zext_ln109 : 2
		sigmoid_table10_addr : 3
		sigmoid_table10_load : 4
	State 4
		tmp_data_0_V_1 : 1
		write_ln112 : 2
	State 5
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |   select_ln851_fu_168   |    0    |    13   |
|  select  |   select_ln850_fu_173   |    0    |    13   |
|          |   select_ln107_fu_223   |    0    |    10   |
|          |  select_ln107_1_fu_235  |    0    |    10   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln850_fu_138    |    0    |    18   |
|   icmp   |    icmp_ln851_fu_156    |    0    |    13   |
|          |    icmp_ln108_fu_203    |    0    |    9    |
|----------|-------------------------|---------|---------|
|    add   |     add_ln700_fu_162    |    0    |    19   |
|          |     add_ln106_fu_179    |    0    |    20   |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln106_fu_212    |    0    |    10   |
|          |     xor_ln107_fu_218    |    0    |    2    |
|----------|-------------------------|---------|---------|
|    or    |     or_ln107_fu_231     |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   | tmp_data_0_V_read_fu_90 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |     grp_write_fu_96     |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      shl_ln_fu_116      |    0    |    0    |
|          | p_Result_3_i_i_i_fu_148 |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|       tmp_1_fu_124      |    0    |    0    |
|          |       tmp_3_fu_193      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |    sext_ln850_fu_134    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln851_fu_144   |    0    |    0    |
|          |    trunc_ln106_fu_209   |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|       tmp_2_fu_185      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln109_fu_243    |    0    |    0    |
|          |  tmp_data_0_V_1_fu_248  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   139   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln700_reg_269     |   13   |
|     icmp_ln108_reg_285     |    1   |
|     icmp_ln850_reg_259     |    1   |
|     icmp_ln851_reg_264     |    1   |
|    select_ln850_reg_274    |   13   |
|     sext_ln850_reg_253     |   13   |
|sigmoid_table10_addr_reg_290|   10   |
|        tmp_2_reg_279       |    1   |
|   tmp_data_0_V_1_reg_295   |   16   |
+----------------------------+--------+
|            Total           |   69   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_96  |  p2  |   2  |  10  |   20   ||    9    |
| grp_access_fu_110 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||   1.7   ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   139  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   69   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   69   |   157  |
+-----------+--------+--------+--------+
