Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Sun Dec 15 15:38:58 2019
| Host         : DESKTOP-1M6FA7L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MIPSMulticiclo_timing_summary_routed.rpt -pb MIPSMulticiclo_timing_summary_routed.pb -rpx MIPSMulticiclo_timing_summary_routed.rpx -warn_on_violation
| Design       : MIPSMulticiclo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.462        0.000                      0                 2555        0.133        0.000                      0                 2555        3.000        0.000                       0                  1270  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
reloj/inst/clk_in1           {0.000 5.000}        10.000          100.000         
  clk_out1_DCM_100MHz_10MHz  {0.000 50.000}       100.000         10.000          
  clkfbout_DCM_100MHz_10MHz  {0.000 10.000}       20.000          50.000          
sys_clk_pin                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
reloj/inst/clk_in1                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_DCM_100MHz_10MHz       88.149        0.000                      0                 2535        0.133        0.000                      0                 2535       49.500        0.000                       0                  1246  
  clkfbout_DCM_100MHz_10MHz                                                                                                                                                   17.845        0.000                       0                     3  
sys_clk_pin                        7.462        0.000                      0                   20        0.244        0.000                      0                   20        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  reloj/inst/clk_in1
  To Clock:  reloj/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         reloj/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { reloj/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_100MHz_10MHz
  To Clock:  clk_out1_DCM_100MHz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       88.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.149ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UC/FSM_onehot_currentState_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.705ns  (logic 2.787ns (23.810%)  route 8.918ns (76.190%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 97.126 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.627    -2.343    UC/clk_out1
    SLICE_X6Y33          FDCE                                         r  UC/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.478    -1.865 f  UC/FSM_onehot_currentState_reg[5]/Q
                         net (fo=60, routed)          2.984     1.119    UC/FSM_onehot_currentState_reg_n_0_[5]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.295     1.414 r  UC/R_signed0_carry_i_9/O
                         net (fo=79, routed)          1.994     3.408    UC/FSM_onehot_currentState_reg[8]_0
    SLICE_X10Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.532 r  UC/i__carry__3_i_2/O
                         net (fo=1, routed)           0.000     3.532    RD/ALU_i/dout_reg[19]_0[2]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.912 r  RD/ALU_i/R_signed0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.912    RD/ALU_i/R_signed0_inferred__0/i__carry__3_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.029 r  RD/ALU_i/R_signed0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.029    RD/ALU_i/R_signed0_inferred__0/i__carry__4_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.352 f  RD/ALU_i/R_signed0_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           0.976     5.328    RD/ALU_i/data0[25]
    SLICE_X13Y33         LUT4 (Prop_lut4_I1_O)        0.306     5.634 r  RD/ALU_i/dout[25]_i_4/O
                         net (fo=1, routed)           0.403     6.037    RD/reg_IR/dout_reg[25]_2
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.161 f  RD/reg_IR/dout[25]_i_3/O
                         net (fo=1, routed)           0.000     6.161    RD/ALU_i/dout_reg[25]
    SLICE_X13Y33         MUXF7 (Prop_muxf7_I1_O)      0.217     6.378 f  RD/ALU_i/dout_reg[25]_i_1/O
                         net (fo=4, routed)           1.206     7.584    RD/ALU_i/FSM_onehot_currentState_reg[3]_0
    SLICE_X13Y36         LUT4 (Prop_lut4_I1_O)        0.299     7.883 f  RD/ALU_i/FSM_onehot_currentState[11]_i_4/O
                         net (fo=1, routed)           1.355     9.239    RD/ALU_i/FSM_onehot_currentState[11]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.124     9.363 r  RD/ALU_i/FSM_onehot_currentState[11]_i_1/O
                         net (fo=1, routed)           0.000     9.363    UC/FSM_onehot_currentState_reg[15]_0[5]
    SLICE_X7Y32          FDCE                                         r  UC/FSM_onehot_currentState_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.509    97.126    UC/clk_out1
    SLICE_X7Y32          FDCE                                         r  UC/FSM_onehot_currentState_reg[11]/C
                         clock pessimism              0.506    97.632    
                         clock uncertainty           -0.149    97.483    
    SLICE_X7Y32          FDCE (Setup_fdce_C_D)        0.029    97.512    UC/FSM_onehot_currentState_reg[11]
  -------------------------------------------------------------------
                         required time                         97.512    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                 88.149    

Slack (MET) :             88.158ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UC/FSM_onehot_currentState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.698ns  (logic 2.717ns (23.226%)  route 8.981ns (76.774%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 97.126 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.627    -2.343    UC/clk_out1
    SLICE_X6Y33          FDCE                                         r  UC/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.478    -1.865 f  UC/FSM_onehot_currentState_reg[5]/Q
                         net (fo=60, routed)          2.984     1.119    UC/FSM_onehot_currentState_reg_n_0_[5]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.295     1.414 r  UC/R_signed0_carry_i_9/O
                         net (fo=79, routed)          1.995     3.409    UC/FSM_onehot_currentState_reg[8]_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.124     3.533 r  UC/R_signed0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     3.533    RD/ALU_i/dout_reg[19][3]
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.934 r  RD/ALU_i/R_signed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.934    RD/ALU_i/R_signed0_carry__3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.048 r  RD/ALU_i/R_signed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.048    RD/ALU_i/R_signed0_carry__4_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.287 r  RD/ALU_i/R_signed0_carry__5/O[2]
                         net (fo=3, routed)           0.737     5.025    RD/ALU_i/data1[26]
    SLICE_X13Y34         LUT6 (Prop_lut6_I4_O)        0.302     5.327 r  RD/ALU_i/dout[26]_i_4/O
                         net (fo=1, routed)           0.000     5.327    RD/reg_IR/dout_reg[26]_0
    SLICE_X13Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     5.544 r  RD/reg_IR/dout_reg[26]_i_2/O
                         net (fo=2, routed)           1.298     6.841    RD/ALU_i/dout_reg[26]_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I4_O)        0.299     7.140 r  RD/ALU_i/FSM_onehot_currentState[0]_i_4/O
                         net (fo=1, routed)           1.220     8.360    RD/ALU_i/FSM_onehot_currentState[0]_i_4_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.484 r  RD/ALU_i/FSM_onehot_currentState[0]_i_2/O
                         net (fo=1, routed)           0.747     9.231    RD/ALU_i/FSM_onehot_currentState[0]_i_2_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.124     9.355 r  RD/ALU_i/FSM_onehot_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     9.355    UC/FSM_onehot_currentState_reg[15]_0[0]
    SLICE_X7Y32          FDPE                                         r  UC/FSM_onehot_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.509    97.126    UC/clk_out1
    SLICE_X7Y32          FDPE                                         r  UC/FSM_onehot_currentState_reg[0]/C
                         clock pessimism              0.506    97.632    
                         clock uncertainty           -0.149    97.483    
    SLICE_X7Y32          FDPE (Setup_fdpe_C_D)        0.031    97.514    UC/FSM_onehot_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         97.514    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                 88.158    

Slack (MET) :             89.073ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_PC/dout_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.742ns  (logic 2.719ns (25.313%)  route 8.023ns (74.687%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 97.053 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.627    -2.343    UC/clk_out1
    SLICE_X6Y33          FDCE                                         r  UC/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.478    -1.865 f  UC/FSM_onehot_currentState_reg[5]/Q
                         net (fo=60, routed)          2.984     1.119    UC/FSM_onehot_currentState_reg_n_0_[5]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.295     1.414 r  UC/R_signed0_carry_i_9/O
                         net (fo=79, routed)          1.994     3.408    UC/FSM_onehot_currentState_reg[8]_0
    SLICE_X10Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.532 r  UC/i__carry__3_i_2/O
                         net (fo=1, routed)           0.000     3.532    RD/ALU_i/dout_reg[19]_0[2]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.912 r  RD/ALU_i/R_signed0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.912    RD/ALU_i/R_signed0_inferred__0/i__carry__3_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.151 r  RD/ALU_i/R_signed0_inferred__0/i__carry__4/O[2]
                         net (fo=3, routed)           0.991     5.143    RD/ALU_i/data0[22]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.301     5.444 r  RD/ALU_i/dout[22]_i_4/O
                         net (fo=1, routed)           0.000     5.444    RD/reg_IR/dout_reg[22]_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.217     5.661 r  RD/reg_IR/dout_reg[22]_i_2/O
                         net (fo=2, routed)           0.736     6.396    RD/ALU_i/dout_reg[22]_0
    SLICE_X9Y33          LUT5 (Prop_lut5_I0_O)        0.325     6.721 r  RD/ALU_i/dout[22]_i_1__0/O
                         net (fo=2, routed)           1.317     8.039    RD/reg_IR/dout_reg[25]_1[22]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.360     8.399 r  RD/reg_IR/dout[22]_i_1/O
                         net (fo=1, routed)           0.000     8.399    RD/reg_PC/D[22]
    SLICE_X13Y27         FDCE                                         r  RD/reg_PC/dout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.436    97.053    RD/reg_PC/clk_out1
    SLICE_X13Y27         FDCE                                         r  RD/reg_PC/dout_reg[22]/C
                         clock pessimism              0.493    97.546    
                         clock uncertainty           -0.149    97.397    
    SLICE_X13Y27         FDCE (Setup_fdce_C_D)        0.075    97.472    RD/reg_PC/dout_reg[22]
  -------------------------------------------------------------------
                         required time                         97.472    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                 89.073    

Slack (MET) :             89.120ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_PC/dout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.652ns  (logic 2.814ns (26.419%)  route 7.838ns (73.581%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 97.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.627    -2.343    UC/clk_out1
    SLICE_X6Y33          FDCE                                         r  UC/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.478    -1.865 f  UC/FSM_onehot_currentState_reg[5]/Q
                         net (fo=60, routed)          2.984     1.119    UC/FSM_onehot_currentState_reg_n_0_[5]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.295     1.414 r  UC/R_signed0_carry_i_9/O
                         net (fo=79, routed)          1.995     3.409    UC/FSM_onehot_currentState_reg[8]_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.124     3.533 r  UC/R_signed0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     3.533    RD/ALU_i/dout_reg[19][3]
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.934 r  RD/ALU_i/R_signed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.934    RD/ALU_i/R_signed0_carry__3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.247 r  RD/ALU_i/R_signed0_carry__4/O[3]
                         net (fo=3, routed)           0.886     5.133    RD/reg_IR/dout_reg[29]_i_2_2[7]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.306     5.439 r  RD/reg_IR/dout[23]_i_4/O
                         net (fo=1, routed)           0.000     5.439    RD/reg_IR/dout[23]_i_4_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I1_O)      0.217     5.656 r  RD/reg_IR/dout_reg[23]_i_2/O
                         net (fo=2, routed)           0.819     6.475    RD/ALU_i/dout_reg[23]_1
    SLICE_X9Y33          LUT5 (Prop_lut5_I0_O)        0.327     6.802 r  RD/ALU_i/dout[23]_i_1__0/O
                         net (fo=2, routed)           1.153     7.956    RD/reg_IR/dout_reg[25]_1[23]
    SLICE_X11Y27         LUT3 (Prop_lut3_I2_O)        0.353     8.309 r  RD/reg_IR/dout[23]_i_1/O
                         net (fo=1, routed)           0.000     8.309    RD/reg_PC/D[23]
    SLICE_X11Y27         FDCE                                         r  RD/reg_PC/dout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.437    97.054    RD/reg_PC/clk_out1
    SLICE_X11Y27         FDCE                                         r  RD/reg_PC/dout_reg[23]/C
                         clock pessimism              0.493    97.547    
                         clock uncertainty           -0.149    97.398    
    SLICE_X11Y27         FDCE (Setup_fdce_C_D)        0.031    97.429    RD/reg_PC/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         97.429    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                 89.120    

Slack (MET) :             89.309ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_PC/dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.460ns  (logic 3.029ns (28.959%)  route 7.431ns (71.041%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 97.053 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.627    -2.343    UC/clk_out1
    SLICE_X6Y33          FDCE                                         r  UC/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.478    -1.865 f  UC/FSM_onehot_currentState_reg[5]/Q
                         net (fo=60, routed)          2.984     1.119    UC/FSM_onehot_currentState_reg_n_0_[5]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.295     1.414 r  UC/R_signed0_carry_i_9/O
                         net (fo=79, routed)          1.449     2.863    RD/reg_IR/R_signed0_inferred__0/i__carry
    SLICE_X10Y29         LUT6 (Prop_lut6_I1_O)        0.124     2.987 r  RD/reg_IR/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.987    RD/ALU_i/dout_reg[7]_0[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.500 r  RD/ALU_i/R_signed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.500    RD/ALU_i/R_signed0_inferred__0/i__carry__0_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.617 r  RD/ALU_i/R_signed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.617    RD/ALU_i/R_signed0_inferred__0/i__carry__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.940 r  RD/ALU_i/R_signed0_inferred__0/i__carry__2/O[1]
                         net (fo=3, routed)           1.121     5.061    RD/reg_IR/dout_reg[29]_i_2_1[3]
    SLICE_X13Y28         LUT6 (Prop_lut6_I3_O)        0.306     5.367 r  RD/reg_IR/dout[13]_i_4/O
                         net (fo=1, routed)           0.000     5.367    RD/reg_IR/dout[13]_i_4_n_0
    SLICE_X13Y28         MUXF7 (Prop_muxf7_I1_O)      0.217     5.584 r  RD/reg_IR/dout_reg[13]_i_2/O
                         net (fo=2, routed)           1.163     6.747    RD/ALU_i/dout_reg[13]
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.329     7.076 r  RD/ALU_i/dout[13]_i_1__0/O
                         net (fo=2, routed)           0.714     7.790    RD/reg_IR/dout_reg[25]_1[13]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.327     8.117 r  RD/reg_IR/dout[13]_i_1/O
                         net (fo=1, routed)           0.000     8.117    RD/reg_PC/D[13]
    SLICE_X13Y27         FDCE                                         r  RD/reg_PC/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.436    97.053    RD/reg_PC/clk_out1
    SLICE_X13Y27         FDCE                                         r  RD/reg_PC/dout_reg[13]/C
                         clock pessimism              0.493    97.546    
                         clock uncertainty           -0.149    97.397    
    SLICE_X13Y27         FDCE (Setup_fdce_C_D)        0.029    97.426    RD/reg_PC/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         97.426    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                 89.309    

Slack (MET) :             89.313ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_PC/dout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.152ns  (logic 2.854ns (28.114%)  route 7.298ns (71.886%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 97.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.627    -2.343    UC/clk_out1
    SLICE_X6Y33          FDCE                                         r  UC/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.478    -1.865 f  UC/FSM_onehot_currentState_reg[5]/Q
                         net (fo=60, routed)          2.984     1.119    UC/FSM_onehot_currentState_reg_n_0_[5]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.295     1.414 r  UC/R_signed0_carry_i_9/O
                         net (fo=79, routed)          1.995     3.409    UC/FSM_onehot_currentState_reg[8]_0
    SLICE_X11Y32         LUT5 (Prop_lut5_I4_O)        0.124     3.533 r  UC/R_signed0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     3.533    RD/ALU_i/dout_reg[19][3]
    SLICE_X11Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.934 r  RD/ALU_i/R_signed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.934    RD/ALU_i/R_signed0_carry__3_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.048 r  RD/ALU_i/R_signed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.048    RD/ALU_i/R_signed0_carry__4_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.287 r  RD/ALU_i/R_signed0_carry__5/O[2]
                         net (fo=3, routed)           0.737     5.025    RD/ALU_i/data1[26]
    SLICE_X13Y34         LUT6 (Prop_lut6_I4_O)        0.302     5.327 r  RD/ALU_i/dout[26]_i_4/O
                         net (fo=1, routed)           0.000     5.327    RD/reg_IR/dout_reg[26]_0
    SLICE_X13Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     5.544 r  RD/reg_IR/dout_reg[26]_i_2/O
                         net (fo=2, routed)           0.449     5.993    RD/ALU_i/dout_reg[26]_0
    SLICE_X13Y34         LUT5 (Prop_lut5_I0_O)        0.328     6.321 r  RD/ALU_i/dout[26]_i_1__0/O
                         net (fo=3, routed)           0.797     7.117    RD/ALU_i/FSM_onehot_currentState_reg[3]_3[24]
    SLICE_X13Y36         LUT2 (Prop_lut2_I0_O)        0.356     7.473 r  RD/ALU_i/dout[26]_i_1/O
                         net (fo=1, routed)           0.335     7.809    RD/reg_PC/D[26]
    SLICE_X13Y35         FDCE                                         r  RD/reg_PC/dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.445    97.062    RD/reg_PC/clk_out1
    SLICE_X13Y35         FDCE                                         r  RD/reg_PC/dout_reg[26]/C
                         clock pessimism              0.493    97.555    
                         clock uncertainty           -0.149    97.406    
    SLICE_X13Y35         FDCE (Setup_fdce_C_D)       -0.284    97.122    RD/reg_PC/dout_reg[26]
  -------------------------------------------------------------------
                         required time                         97.122    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                 89.313    

Slack (MET) :             89.457ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_PC/dout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.359ns  (logic 2.457ns (23.719%)  route 7.902ns (76.281%))
  Logic Levels:           8  (CARRY4=2 LUT3=3 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 97.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.627    -2.343    UC/clk_out1
    SLICE_X6Y33          FDCE                                         r  UC/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.478    -1.865 f  UC/FSM_onehot_currentState_reg[5]/Q
                         net (fo=60, routed)          2.984     1.119    UC/FSM_onehot_currentState_reg_n_0_[5]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.295     1.414 r  UC/R_signed0_carry_i_9/O
                         net (fo=79, routed)          1.994     3.408    UC/FSM_onehot_currentState_reg[8]_0
    SLICE_X10Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.532 r  UC/i__carry__3_i_2/O
                         net (fo=1, routed)           0.000     3.532    RD/ALU_i/dout_reg[19]_0[2]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.912 r  RD/ALU_i/R_signed0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.912    RD/ALU_i/R_signed0_inferred__0/i__carry__3_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.131 r  RD/ALU_i/R_signed0_inferred__0/i__carry__4/O[0]
                         net (fo=2, routed)           0.988     5.120    RD/ALU_i/data0[20]
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.295     5.415 f  RD/ALU_i/dout[20]_i_4/O
                         net (fo=1, routed)           0.760     6.174    RD/reg_IR/dout_reg[20]_1
    SLICE_X13Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.298 r  RD/reg_IR/dout[20]_i_3/O
                         net (fo=1, routed)           0.000     6.298    RD/ALU_i/dout_reg[20]
    SLICE_X13Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     6.515 r  RD/ALU_i/dout_reg[20]_i_1/O
                         net (fo=3, routed)           1.176     7.691    RD/reg_IR/dout_reg[25]_1[20]
    SLICE_X11Y27         LUT3 (Prop_lut3_I2_O)        0.325     8.016 r  RD/reg_IR/dout[20]_i_1/O
                         net (fo=1, routed)           0.000     8.016    RD/reg_PC/D[20]
    SLICE_X11Y27         FDCE                                         r  RD/reg_PC/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.437    97.054    RD/reg_PC/clk_out1
    SLICE_X11Y27         FDCE                                         r  RD/reg_PC/dout_reg[20]/C
                         clock pessimism              0.493    97.547    
                         clock uncertainty           -0.149    97.398    
    SLICE_X11Y27         FDCE (Setup_fdce_C_D)        0.075    97.473    RD/reg_PC/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         97.473    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                 89.457    

Slack (MET) :             89.561ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_ALUout/dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        9.912ns  (logic 2.702ns (27.259%)  route 7.210ns (72.741%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.943ns = ( 97.057 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.627    -2.343    UC/clk_out1
    SLICE_X6Y33          FDCE                                         r  UC/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.478    -1.865 f  UC/FSM_onehot_currentState_reg[5]/Q
                         net (fo=60, routed)          2.984     1.119    UC/FSM_onehot_currentState_reg_n_0_[5]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.295     1.414 r  UC/R_signed0_carry_i_9/O
                         net (fo=79, routed)          1.449     2.863    RD/reg_IR/R_signed0_inferred__0/i__carry
    SLICE_X10Y29         LUT6 (Prop_lut6_I1_O)        0.124     2.987 r  RD/reg_IR/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.987    RD/ALU_i/dout_reg[7]_0[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.500 r  RD/ALU_i/R_signed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.500    RD/ALU_i/R_signed0_inferred__0/i__carry__0_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.617 r  RD/ALU_i/R_signed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.617    RD/ALU_i/R_signed0_inferred__0/i__carry__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.940 r  RD/ALU_i/R_signed0_inferred__0/i__carry__2/O[1]
                         net (fo=3, routed)           1.121     5.061    RD/reg_IR/dout_reg[29]_i_2_1[3]
    SLICE_X13Y28         LUT6 (Prop_lut6_I3_O)        0.306     5.367 r  RD/reg_IR/dout[13]_i_4/O
                         net (fo=1, routed)           0.000     5.367    RD/reg_IR/dout[13]_i_4_n_0
    SLICE_X13Y28         MUXF7 (Prop_muxf7_I1_O)      0.217     5.584 r  RD/reg_IR/dout_reg[13]_i_2/O
                         net (fo=2, routed)           1.163     6.747    RD/ALU_i/dout_reg[13]
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.329     7.076 r  RD/ALU_i/dout[13]_i_1__0/O
                         net (fo=2, routed)           0.494     7.569    RD/reg_ALUout/D[13]
    SLICE_X15Y31         FDCE                                         r  RD/reg_ALUout/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.440    97.057    RD/reg_ALUout/clk_out1
    SLICE_X15Y31         FDCE                                         r  RD/reg_ALUout/dout_reg[13]/C
                         clock pessimism              0.493    97.550    
                         clock uncertainty           -0.149    97.401    
    SLICE_X15Y31         FDCE (Setup_fdce_C_D)       -0.270    97.131    RD/reg_ALUout/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         97.131    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                 89.561    

Slack (MET) :             89.564ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_PC/dout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.259ns  (logic 3.137ns (30.577%)  route 7.122ns (69.423%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 97.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.627    -2.343    UC/clk_out1
    SLICE_X6Y33          FDCE                                         r  UC/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.478    -1.865 f  UC/FSM_onehot_currentState_reg[5]/Q
                         net (fo=60, routed)          2.984     1.119    UC/FSM_onehot_currentState_reg_n_0_[5]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.295     1.414 r  UC/R_signed0_carry_i_9/O
                         net (fo=79, routed)          1.449     2.863    RD/reg_IR/R_signed0_inferred__0/i__carry
    SLICE_X10Y29         LUT6 (Prop_lut6_I1_O)        0.124     2.987 r  RD/reg_IR/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.987    RD/ALU_i/dout_reg[7]_0[0]
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.500 r  RD/ALU_i/R_signed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.500    RD/ALU_i/R_signed0_inferred__0/i__carry__0_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.617 r  RD/ALU_i/R_signed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.617    RD/ALU_i/R_signed0_inferred__0/i__carry__1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.734 r  RD/ALU_i/R_signed0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.734    RD/ALU_i/R_signed0_inferred__0/i__carry__2_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.049 r  RD/ALU_i/R_signed0_inferred__0/i__carry__3/O[3]
                         net (fo=3, routed)           0.990     5.039    RD/reg_IR/dout_reg[29]_i_2_1[6]
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.307     5.346 r  RD/reg_IR/dout[19]_i_4/O
                         net (fo=1, routed)           0.000     5.346    RD/reg_IR/dout[19]_i_4_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I1_O)      0.214     5.560 r  RD/reg_IR/dout_reg[19]_i_2/O
                         net (fo=2, routed)           0.757     6.318    RD/ALU_i/dout_reg[19]_1
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.326     6.644 r  RD/ALU_i/dout[19]_i_1__0/O
                         net (fo=2, routed)           0.942     7.586    RD/reg_IR/dout_reg[25]_1[19]
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.331     7.917 r  RD/reg_IR/dout[19]_i_1/O
                         net (fo=1, routed)           0.000     7.917    RD/reg_PC/D[19]
    SLICE_X12Y29         FDCE                                         r  RD/reg_PC/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.439    97.056    RD/reg_PC/clk_out1
    SLICE_X12Y29         FDCE                                         r  RD/reg_PC/dout_reg[19]/C
                         clock pessimism              0.493    97.549    
                         clock uncertainty           -0.149    97.400    
    SLICE_X12Y29         FDCE (Setup_fdce_C_D)        0.081    97.481    RD/reg_PC/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         97.481    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                 89.564    

Slack (MET) :             89.567ns  (required time - arrival time)
  Source:                 UC/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_PC/dout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.211ns  (logic 2.546ns (24.934%)  route 7.665ns (75.066%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 97.062 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.627    -2.343    UC/clk_out1
    SLICE_X6Y33          FDCE                                         r  UC/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.478    -1.865 f  UC/FSM_onehot_currentState_reg[5]/Q
                         net (fo=60, routed)          2.984     1.119    UC/FSM_onehot_currentState_reg_n_0_[5]
    SLICE_X13Y25         LUT3 (Prop_lut3_I2_O)        0.295     1.414 r  UC/R_signed0_carry_i_9/O
                         net (fo=79, routed)          1.994     3.408    UC/FSM_onehot_currentState_reg[8]_0
    SLICE_X10Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.532 r  UC/i__carry__3_i_2/O
                         net (fo=1, routed)           0.000     3.532    RD/ALU_i/dout_reg[19]_0[2]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.912 r  RD/ALU_i/R_signed0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.912    RD/ALU_i/R_signed0_inferred__0/i__carry__3_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.235 r  RD/ALU_i/R_signed0_inferred__0/i__carry__4/O[1]
                         net (fo=2, routed)           0.737     4.973    RD/ALU_i/data0[21]
    SLICE_X9Y32          LUT4 (Prop_lut4_I1_O)        0.306     5.279 f  RD/ALU_i/dout[21]_i_4/O
                         net (fo=1, routed)           0.665     5.943    RD/reg_IR/dout_reg[21]_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.067 r  RD/reg_IR/dout[21]_i_3/O
                         net (fo=1, routed)           0.000     6.067    RD/ALU_i/dout_reg[21]
    SLICE_X9Y32          MUXF7 (Prop_muxf7_I1_O)      0.217     6.284 r  RD/ALU_i/dout_reg[21]_i_1/O
                         net (fo=3, routed)           1.285     7.569    RD/reg_IR/dout_reg[25]_1[21]
    SLICE_X13Y35         LUT3 (Prop_lut3_I2_O)        0.299     7.868 r  RD/reg_IR/dout[21]_i_1/O
                         net (fo=1, routed)           0.000     7.868    RD/reg_PC/D[21]
    SLICE_X13Y35         FDCE                                         r  RD/reg_PC/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        1.445    97.062    RD/reg_PC/clk_out1
    SLICE_X13Y35         FDCE                                         r  RD/reg_PC/dout_reg[21]/C
                         clock pessimism              0.493    97.555    
                         clock uncertainty           -0.149    97.406    
    SLICE_X13Y35         FDCE (Setup_fdce_C_D)        0.029    97.435    RD/reg_PC/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         97.435    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                 89.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.596%)  route 0.370ns (72.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.556    -0.852    RD/reg_B/clk_out1
    SLICE_X15Y28         FDCE                                         r  RD/reg_B/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.711 r  RD/reg_B/dout_reg[6]/Q
                         net (fo=4, routed)           0.370    -0.341    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y12         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.871    -1.232    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.770    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.474    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 RD/reg_IR/dout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/reg_PC/dout_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.189ns (64.364%)  route 0.105ns (35.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.559    -0.849    RD/reg_IR/clk_out1
    SLICE_X9Y31          FDCE                                         r  RD/reg_IR/dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.708 r  RD/reg_IR/dout_reg[18]/Q
                         net (fo=146, routed)         0.105    -0.603    RD/reg_IR/dout_reg[25]_0[17]
    SLICE_X8Y31          LUT3 (Prop_lut3_I0_O)        0.048    -0.555 r  RD/reg_IR/dout[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.555    RD/reg_PC/D[18]
    SLICE_X8Y31          FDCE                                         r  RD/reg_PC/dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.827    -1.277    RD/reg_PC/clk_out1
    SLICE_X8Y31          FDCE                                         r  RD/reg_PC/dout_reg[18]/C
                         clock pessimism              0.441    -0.836    
    SLICE_X8Y31          FDCE (Hold_fdce_C_D)         0.131    -0.705    RD/reg_PC/dout_reg[18]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.597%)  route 0.355ns (68.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.563    -0.845    RD/reg_B/clk_out1
    SLICE_X10Y37         FDCE                                         r  RD/reg_B/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.681 r  RD/reg_B/dout_reg[16]/Q
                         net (fo=4, routed)           0.355    -0.326    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[16]
    RAMB18_X0Y12         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.869    -1.234    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.462    -0.772    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296    -0.476    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.258%)  route 0.358ns (71.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.591    -0.817    RD/reg_B/clk_out1
    SLICE_X7Y38          FDCE                                         r  RD/reg_B/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141    -0.676 r  RD/reg_B/dout_reg[29]/Q
                         net (fo=3, routed)           0.358    -0.318    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[29]
    RAMB18_X0Y12         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.869    -1.234    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.462    -0.772    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.296    -0.476    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (25.991%)  route 0.401ns (74.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.555    -0.853    RD/reg_B/clk_out1
    SLICE_X31Y30         FDCE                                         r  RD/reg_B/dout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.712 r  RD/reg_B/dout_reg[19]/Q
                         net (fo=5, routed)           0.401    -0.310    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[19]
    RAMB18_X0Y12         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.869    -1.234    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.462    -0.772    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    -0.476    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 RD/reg_A/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/banco_registros/bancoDeRegistros_reg[10][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.775%)  route 0.120ns (39.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.562    -0.846    RD/reg_A/clk_out1
    SLICE_X15Y36         FDCE                                         r  RD/reg_A/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  RD/reg_A/dout_reg[24]/Q
                         net (fo=2, routed)           0.120    -0.585    UC/bancoDeRegistros_reg[0][31]_0[24]
    SLICE_X14Y35         LUT4 (Prop_lut4_I2_O)        0.045    -0.540 r  UC/bancoDeRegistros[3][24]_i_1/O
                         net (fo=32, routed)          0.000    -0.540    RD/banco_registros/bancoDeRegistros_reg[0][31]_0[24]
    SLICE_X14Y35         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[10][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.831    -1.273    RD/banco_registros/clk_out1
    SLICE_X14Y35         FDCE                                         r  RD/banco_registros/bancoDeRegistros_reg[10][24]/C
                         clock pessimism              0.442    -0.831    
    SLICE_X14Y35         FDCE (Hold_fdce_C_D)         0.120    -0.711    RD/banco_registros/bancoDeRegistros_reg[10][24]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.256%)  route 0.361ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.581    -0.827    RD/reg_B/clk_out1
    SLICE_X6Y26          FDCE                                         r  RD/reg_B/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDCE (Prop_fdce_C_Q)         0.164    -0.663 r  RD/reg_B/dout_reg[7]/Q
                         net (fo=4, routed)           0.361    -0.302    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y12         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.871    -1.232    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.770    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.474    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.164ns (30.170%)  route 0.380ns (69.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.565    -0.843    RD/reg_B/clk_out1
    SLICE_X10Y42         FDCE                                         r  RD/reg_B/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.679 r  RD/reg_B/dout_reg[28]/Q
                         net (fo=5, routed)           0.380    -0.299    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[28]
    RAMB18_X0Y12         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.869    -1.234    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.462    -0.772    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    -0.476    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.730%)  route 0.407ns (74.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.562    -0.846    RD/reg_B/clk_out1
    SLICE_X15Y36         FDCE                                         r  RD/reg_B/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  RD/reg_B/dout_reg[20]/Q
                         net (fo=4, routed)           0.407    -0.298    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[20]
    RAMB18_X0Y12         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.869    -1.234    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.462    -0.772    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    -0.476    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 RD/reg_B/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.164ns (30.371%)  route 0.376ns (69.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.581    -0.827    RD/reg_B/clk_out1
    SLICE_X6Y26          FDCE                                         r  RD/reg_B/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDCE (Prop_fdce_C_Q)         0.164    -0.663 r  RD/reg_B/dout_reg[10]/Q
                         net (fo=4, routed)           0.376    -0.287    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X0Y12         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1244, routed)        0.871    -1.232    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.462    -0.770    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296    -0.474    RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_100MHz_10MHz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y12     RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y12     RD/mem/mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    reloj/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X7Y22      RD/banco_registros/bancoDeRegistros_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X5Y24      RD/banco_registros/bancoDeRegistros_reg[0][10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X5Y30      RD/banco_registros/bancoDeRegistros_reg[0][11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X4Y32      RD/banco_registros/bancoDeRegistros_reg[0][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X29Y32     RD/banco_registros/bancoDeRegistros_reg[0][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X4Y34      RD/banco_registros/bancoDeRegistros_reg[0][14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X3Y27      RD/banco_registros/bancoDeRegistros_reg[26][7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y36     RD/banco_registros/bancoDeRegistros_reg[30][24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y36     RD/banco_registros/bancoDeRegistros_reg[30][26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X5Y21      RD/regLeds/dout_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X32Y35     RD/banco_registros/bancoDeRegistros_reg[14][13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X32Y35     RD/banco_registros/bancoDeRegistros_reg[14][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X32Y35     RD/banco_registros/bancoDeRegistros_reg[14][19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y21      RD/banco_registros/bancoDeRegistros_reg[6][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X13Y31     RD/banco_registros/bancoDeRegistros_reg[6][6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X6Y21      RD/banco_registros/bancoDeRegistros_reg[6][8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X5Y24      RD/banco_registros/bancoDeRegistros_reg[0][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X29Y32     RD/banco_registros/bancoDeRegistros_reg[0][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X5Y40      RD/banco_registros/bancoDeRegistros_reg[13][27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X14Y43     RD/banco_registros/bancoDeRegistros_reg[13][28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X5Y40      RD/banco_registros/bancoDeRegistros_reg[13][29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X14Y27     RD/banco_registros/bancoDeRegistros_reg[14][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X11Y45     RD/banco_registros/bancoDeRegistros_reg[18][21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X14Y45     RD/banco_registros/bancoDeRegistros_reg[18][22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X34Y37     RD/banco_registros/bancoDeRegistros_reg[18][24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X14Y45     RD/banco_registros/bancoDeRegistros_reg[18][25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_100MHz_10MHz
  To Clock:  clkfbout_DCM_100MHz_10MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_100MHz_10MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.462ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 1.806ns (78.676%)  route 0.489ns (21.324%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.870     3.329    displays_i/clk
    SLICE_X37Y21         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.785 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     4.265    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.939 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.290    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.624 r  displays_i/contador_refresco_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.624    displays_i/contador_refresco_reg[16]_i_1_n_6
    SLICE_X37Y25         FDRE                                         r  displays_i/contador_refresco_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.549    12.937    displays_i/clk
    SLICE_X37Y25         FDRE                                         r  displays_i/contador_refresco_reg[17]/C
                         clock pessimism              0.122    13.059    
                         clock uncertainty           -0.035    13.024    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.062    13.086    displays_i/contador_refresco_reg[17]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                  7.462    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 1.785ns (78.479%)  route 0.489ns (21.521%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.870     3.329    displays_i/clk
    SLICE_X37Y21         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.785 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     4.265    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.939 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.290    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.603 r  displays_i/contador_refresco_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.603    displays_i/contador_refresco_reg[16]_i_1_n_4
    SLICE_X37Y25         FDRE                                         r  displays_i/contador_refresco_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.549    12.937    displays_i/clk
    SLICE_X37Y25         FDRE                                         r  displays_i/contador_refresco_reg[19]/C
                         clock pessimism              0.122    13.059    
                         clock uncertainty           -0.035    13.024    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.062    13.086    displays_i/contador_refresco_reg[19]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.557ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 1.711ns (77.755%)  route 0.489ns (22.245%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.870     3.329    displays_i/clk
    SLICE_X37Y21         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.785 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     4.265    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.939 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.290    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.529 r  displays_i/contador_refresco_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.529    displays_i/contador_refresco_reg[16]_i_1_n_5
    SLICE_X37Y25         FDRE                                         r  displays_i/contador_refresco_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.549    12.937    displays_i/clk
    SLICE_X37Y25         FDRE                                         r  displays_i/contador_refresco_reg[18]/C
                         clock pessimism              0.122    13.059    
                         clock uncertainty           -0.035    13.024    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.062    13.086    displays_i/contador_refresco_reg[18]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  7.557    

Slack (MET) :             7.573ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.695ns (77.592%)  route 0.489ns (22.408%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 12.937 - 10.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.870     3.329    displays_i/clk
    SLICE_X37Y21         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.785 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     4.265    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.939 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.290    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.513 r  displays_i/contador_refresco_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.513    displays_i/contador_refresco_reg[16]_i_1_n_7
    SLICE_X37Y25         FDRE                                         r  displays_i/contador_refresco_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.549    12.937    displays_i/clk
    SLICE_X37Y25         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
                         clock pessimism              0.122    13.059    
                         clock uncertainty           -0.035    13.024    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.062    13.086    displays_i/contador_refresco_reg[16]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                  7.573    

Slack (MET) :             7.608ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.870     3.329    displays_i/clk
    SLICE_X37Y21         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.785 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     4.265    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.939 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.501 r  displays_i/contador_refresco_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.501    displays_i/contador_refresco_reg[12]_i_1_n_6
    SLICE_X37Y24         FDRE                                         r  displays_i/contador_refresco_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.572    12.960    displays_i/clk
    SLICE_X37Y24         FDRE                                         r  displays_i/contador_refresco_reg[13]/C
                         clock pessimism              0.122    13.083    
                         clock uncertainty           -0.035    13.047    
    SLICE_X37Y24         FDRE (Setup_fdre_C_D)        0.062    13.109    displays_i/contador_refresco_reg[13]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  7.608    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.870     3.329    displays_i/clk
    SLICE_X37Y21         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.785 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     4.265    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.939 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.480 r  displays_i/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.480    displays_i/contador_refresco_reg[12]_i_1_n_4
    SLICE_X37Y24         FDRE                                         r  displays_i/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.572    12.960    displays_i/clk
    SLICE_X37Y24         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
                         clock pessimism              0.122    13.083    
                         clock uncertainty           -0.035    13.047    
    SLICE_X37Y24         FDRE (Setup_fdre_C_D)        0.062    13.109    displays_i/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.651ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.870     3.329    displays_i/clk
    SLICE_X37Y21         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.785 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     4.265    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.939 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.387 r  displays_i/contador_refresco_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.387    displays_i/contador_refresco_reg[8]_i_1_n_6
    SLICE_X37Y23         FDRE                                         r  displays_i/contador_refresco_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.501    12.889    displays_i/clk
    SLICE_X37Y23         FDRE                                         r  displays_i/contador_refresco_reg[9]/C
                         clock pessimism              0.122    13.012    
                         clock uncertainty           -0.035    12.976    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.062    13.038    displays_i/contador_refresco_reg[9]
  -------------------------------------------------------------------
                         required time                         13.038    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  7.651    

Slack (MET) :             7.672ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 12.889 - 10.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.870     3.329    displays_i/clk
    SLICE_X37Y21         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.785 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     4.265    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.939 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.366 r  displays_i/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.366    displays_i/contador_refresco_reg[8]_i_1_n_4
    SLICE_X37Y23         FDRE                                         r  displays_i/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.501    12.889    displays_i/clk
    SLICE_X37Y23         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
                         clock pessimism              0.122    13.012    
                         clock uncertainty           -0.035    12.976    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.062    13.038    displays_i/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         13.038    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                  7.672    

Slack (MET) :             7.703ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.870     3.329    displays_i/clk
    SLICE_X37Y21         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.785 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     4.265    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.939 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.406 r  displays_i/contador_refresco_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.406    displays_i/contador_refresco_reg[12]_i_1_n_5
    SLICE_X37Y24         FDRE                                         r  displays_i/contador_refresco_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.572    12.960    displays_i/clk
    SLICE_X37Y24         FDRE                                         r  displays_i/contador_refresco_reg[14]/C
                         clock pessimism              0.122    13.083    
                         clock uncertainty           -0.035    13.047    
    SLICE_X37Y24         FDRE (Setup_fdre_C_D)        0.062    13.109    displays_i/contador_refresco_reg[14]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  7.703    

Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 12.960 - 10.000 ) 
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.870     3.329    displays_i/clk
    SLICE_X37Y21         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.456     3.785 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     4.265    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.939 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.390 r  displays_i/contador_refresco_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.390    displays_i/contador_refresco_reg[12]_i_1_n_7
    SLICE_X37Y24         FDRE                                         r  displays_i/contador_refresco_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.572    12.960    displays_i/clk
    SLICE_X37Y24         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
                         clock pessimism              0.122    13.083    
                         clock uncertainty           -0.035    13.047    
    SLICE_X37Y24         FDRE (Setup_fdre_C_D)        0.062    13.109    displays_i/contador_refresco_reg[12]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  7.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.355ns (76.645%)  route 0.108ns (23.355%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.765     0.992    displays_i/clk
    SLICE_X37Y23         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.133 r  displays_i/contador_refresco_reg[11]/Q
                         net (fo=1, routed)           0.108     1.241    displays_i/contador_refresco_reg_n_0_[11]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.401 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.455 r  displays_i/contador_refresco_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.455    displays_i/contador_refresco_reg[12]_i_1_n_7
    SLICE_X37Y24         FDRE                                         r  displays_i/contador_refresco_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.910     1.325    displays_i/clk
    SLICE_X37Y24         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
                         clock pessimism             -0.219     1.106    
    SLICE_X37Y24         FDRE (Hold_fdre_C_D)         0.105     1.211    displays_i/contador_refresco_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.760     0.986    displays_i/clk
    SLICE_X37Y22         FDRE                                         r  displays_i/contador_refresco_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.127 r  displays_i/contador_refresco_reg[7]/Q
                         net (fo=1, routed)           0.108     1.235    displays_i/contador_refresco_reg_n_0_[7]
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.343 r  displays_i/contador_refresco_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.343    displays_i/contador_refresco_reg[4]_i_1_n_4
    SLICE_X37Y22         FDRE                                         r  displays_i/contador_refresco_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.870     1.284    displays_i/clk
    SLICE_X37Y22         FDRE                                         r  displays_i/contador_refresco_reg[7]/C
                         clock pessimism             -0.298     0.986    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.105     1.091    displays_i/contador_refresco_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.765     0.992    displays_i/clk
    SLICE_X37Y23         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.133 r  displays_i/contador_refresco_reg[11]/Q
                         net (fo=1, routed)           0.108     1.241    displays_i/contador_refresco_reg_n_0_[11]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.349 r  displays_i/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.349    displays_i/contador_refresco_reg[8]_i_1_n_4
    SLICE_X37Y23         FDRE                                         r  displays_i/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.881     1.295    displays_i/clk
    SLICE_X37Y23         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
                         clock pessimism             -0.304     0.992    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.105     1.097    displays_i/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.823     1.050    displays_i/clk
    SLICE_X37Y21         FDRE                                         r  displays_i/contador_refresco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.191 r  displays_i/contador_refresco_reg[3]/Q
                         net (fo=1, routed)           0.108     1.299    displays_i/contador_refresco_reg_n_0_[3]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.407 r  displays_i/contador_refresco_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.407    displays_i/contador_refresco_reg[0]_i_1_n_4
    SLICE_X37Y21         FDRE                                         r  displays_i/contador_refresco_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.943     1.358    displays_i/clk
    SLICE_X37Y21         FDRE                                         r  displays_i/contador_refresco_reg[3]/C
                         clock pessimism             -0.308     1.050    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.105     1.155    displays_i/contador_refresco_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.796     1.023    displays_i/clk
    SLICE_X37Y24         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     1.164 r  displays_i/contador_refresco_reg[15]/Q
                         net (fo=1, routed)           0.108     1.272    displays_i/contador_refresco_reg_n_0_[15]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.380 r  displays_i/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.380    displays_i/contador_refresco_reg[12]_i_1_n_4
    SLICE_X37Y24         FDRE                                         r  displays_i/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.910     1.325    displays_i/clk
    SLICE_X37Y24         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
                         clock pessimism             -0.302     1.023    
    SLICE_X37Y24         FDRE (Hold_fdre_C_D)         0.105     1.128    displays_i/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.366ns (77.187%)  route 0.108ns (22.813%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.765     0.992    displays_i/clk
    SLICE_X37Y23         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.133 r  displays_i/contador_refresco_reg[11]/Q
                         net (fo=1, routed)           0.108     1.241    displays_i/contador_refresco_reg_n_0_[11]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.401 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.466 r  displays_i/contador_refresco_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.466    displays_i/contador_refresco_reg[12]_i_1_n_5
    SLICE_X37Y24         FDRE                                         r  displays_i/contador_refresco_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.910     1.325    displays_i/clk
    SLICE_X37Y24         FDRE                                         r  displays_i/contador_refresco_reg[14]/C
                         clock pessimism             -0.219     1.106    
    SLICE_X37Y24         FDRE (Hold_fdre_C_D)         0.105     1.211    displays_i/contador_refresco_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.760     0.986    displays_i/clk
    SLICE_X37Y22         FDRE                                         r  displays_i/contador_refresco_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.127 r  displays_i/contador_refresco_reg[4]/Q
                         net (fo=1, routed)           0.105     1.232    displays_i/contador_refresco_reg_n_0_[4]
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.347 r  displays_i/contador_refresco_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.347    displays_i/contador_refresco_reg[4]_i_1_n_7
    SLICE_X37Y22         FDRE                                         r  displays_i/contador_refresco_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.870     1.284    displays_i/clk
    SLICE_X37Y22         FDRE                                         r  displays_i/contador_refresco_reg[4]/C
                         clock pessimism             -0.298     0.986    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.105     1.091    displays_i/contador_refresco_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.823     1.050    displays_i/clk
    SLICE_X37Y21         FDRE                                         r  displays_i/contador_refresco_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.191 f  displays_i/contador_refresco_reg[0]/Q
                         net (fo=1, routed)           0.105     1.296    displays_i/contador_refresco_reg_n_0_[0]
    SLICE_X37Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.341 r  displays_i/contador_refresco[0]_i_2/O
                         net (fo=1, routed)           0.000     1.341    displays_i/contador_refresco[0]_i_2_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.411 r  displays_i/contador_refresco_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.411    displays_i/contador_refresco_reg[0]_i_1_n_7
    SLICE_X37Y21         FDRE                                         r  displays_i/contador_refresco_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.943     1.358    displays_i/clk
    SLICE_X37Y21         FDRE                                         r  displays_i/contador_refresco_reg[0]/C
                         clock pessimism             -0.308     1.050    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.105     1.155    displays_i/contador_refresco_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.762     0.988    displays_i/clk
    SLICE_X37Y25         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.129 r  displays_i/contador_refresco_reg[16]/Q
                         net (fo=1, routed)           0.105     1.235    displays_i/contador_refresco_reg_n_0_[16]
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.350 r  displays_i/contador_refresco_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.350    displays_i/contador_refresco_reg[16]_i_1_n_7
    SLICE_X37Y25         FDRE                                         r  displays_i/contador_refresco_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.876     1.290    displays_i/clk
    SLICE_X37Y25         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
                         clock pessimism             -0.302     0.988    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.105     1.093    displays_i/contador_refresco_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.765     0.992    displays_i/clk
    SLICE_X37Y23         FDRE                                         r  displays_i/contador_refresco_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.133 r  displays_i/contador_refresco_reg[8]/Q
                         net (fo=1, routed)           0.105     1.238    displays_i/contador_refresco_reg_n_0_[8]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.353 r  displays_i/contador_refresco_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.353    displays_i/contador_refresco_reg[8]_i_1_n_7
    SLICE_X37Y23         FDRE                                         r  displays_i/contador_refresco_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.881     1.295    displays_i/clk
    SLICE_X37Y23         FDRE                                         r  displays_i/contador_refresco_reg[8]/C
                         clock pessimism             -0.304     0.992    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.105     1.097    displays_i/contador_refresco_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y24  displays_i/contador_refresco_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y25  displays_i/contador_refresco_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y25  displays_i/contador_refresco_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y25  displays_i/contador_refresco_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y25  displays_i/contador_refresco_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y21  displays_i/contador_refresco_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y21  displays_i/contador_refresco_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y21  displays_i/contador_refresco_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y22  displays_i/contador_refresco_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y22  displays_i/contador_refresco_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y21  displays_i/contador_refresco_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y21  displays_i/contador_refresco_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y21  displays_i/contador_refresco_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y21  displays_i/contador_refresco_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y24  displays_i/contador_refresco_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y21  displays_i/contador_refresco_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y21  displays_i/contador_refresco_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y21  displays_i/contador_refresco_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22  displays_i/contador_refresco_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22  displays_i/contador_refresco_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y25  displays_i/contador_refresco_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y25  displays_i/contador_refresco_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y25  displays_i/contador_refresco_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y25  displays_i/contador_refresco_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23  displays_i/contador_refresco_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23  displays_i/contador_refresco_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23  displays_i/contador_refresco_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23  displays_i/contador_refresco_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y24  displays_i/contador_refresco_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y25  displays_i/contador_refresco_reg[16]/C



