
Loading design for application trce from file projeto_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Thu Oct 02 10:21:20 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Projeto_impl1.twr -gui Projeto_impl1.ncd Projeto_impl1.prf 
Design file:     projeto_impl1.ncd
Preference file: projeto_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 25.000000 MHz ;
            1364 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 34.684ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g2_cnt[6]  (from clk_c +)
   Destination:    FF         Data in        g2_cnt[20]  (to clk_c +)
                   FF                        g2_cnt[19]

   Delay:               4.892ns  (30.0% logic, 70.0% route), 5 logic levels.

 Constraint Details:

      4.892ns physical path delay SLICE_42 to SLICE_23 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 34.684ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R56C76C.CLK to     R56C76C.Q0 SLICE_42 (from clk_c)
ROUTE         2     0.808     R56C76C.Q0 to     R56C75C.A0 g2_cnt[6]
CTOF_DEL    ---     0.236     R56C75C.A0 to     R56C75C.F0 SLICE_74
ROUTE         2     0.614     R56C75C.F0 to     R56C74D.C1 g2_wavelt9
CTOF_DEL    ---     0.236     R56C74D.C1 to     R56C74D.F1 SLICE_65
ROUTE         1     0.566     R56C74D.F1 to     R56C74D.A0 un32_g2_cnt_16
CTOF_DEL    ---     0.236     R56C74D.A0 to     R56C74D.F0 SLICE_65
ROUTE         1     0.602     R56C74D.F0 to     R56C75A.C0 un32_g2_cnt_19
CTOF_DEL    ---     0.236     R56C75A.C0 to     R56C75A.F0 SLICE_60
ROUTE         6     0.833     R56C75A.F0 to    R57C76C.LSR un32_g2_cnt (to clk_c)
                  --------
                    4.892   (30.0% logic, 70.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R56C76C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R57C76C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.684ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g2_cnt[6]  (from clk_c +)
   Destination:    FF         Data in        g2_cnt[22]  (to clk_c +)
                   FF                        g2_cnt[21]

   Delay:               4.892ns  (30.0% logic, 70.0% route), 5 logic levels.

 Constraint Details:

      4.892ns physical path delay SLICE_42 to SLICE_24 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 34.684ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R56C76C.CLK to     R56C76C.Q0 SLICE_42 (from clk_c)
ROUTE         2     0.808     R56C76C.Q0 to     R56C75C.A0 g2_cnt[6]
CTOF_DEL    ---     0.236     R56C75C.A0 to     R56C75C.F0 SLICE_74
ROUTE         2     0.614     R56C75C.F0 to     R56C74D.C1 g2_wavelt9
CTOF_DEL    ---     0.236     R56C74D.C1 to     R56C74D.F1 SLICE_65
ROUTE         1     0.566     R56C74D.F1 to     R56C74D.A0 un32_g2_cnt_16
CTOF_DEL    ---     0.236     R56C74D.A0 to     R56C74D.F0 SLICE_65
ROUTE         1     0.602     R56C74D.F0 to     R56C75A.C0 un32_g2_cnt_19
CTOF_DEL    ---     0.236     R56C75A.C0 to     R56C75A.F0 SLICE_60
ROUTE         6     0.833     R56C75A.F0 to    R57C76D.LSR un32_g2_cnt (to clk_c)
                  --------
                    4.892   (30.0% logic, 70.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R56C76C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R57C76D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.881ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g2_cnt[7]  (from clk_c +)
   Destination:    FF         Data in        g2_cnt[20]  (to clk_c +)
                   FF                        g2_cnt[19]

   Delay:               4.695ns  (31.3% logic, 68.7% route), 5 logic levels.

 Constraint Details:

      4.695ns physical path delay SLICE_17 to SLICE_23 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 34.881ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R57C75A.CLK to     R57C75A.Q0 SLICE_17 (from clk_c)
ROUTE         2     0.611     R57C75A.Q0 to     R56C75C.C0 g2_cnt[7]
CTOF_DEL    ---     0.236     R56C75C.C0 to     R56C75C.F0 SLICE_74
ROUTE         2     0.614     R56C75C.F0 to     R56C74D.C1 g2_wavelt9
CTOF_DEL    ---     0.236     R56C74D.C1 to     R56C74D.F1 SLICE_65
ROUTE         1     0.566     R56C74D.F1 to     R56C74D.A0 un32_g2_cnt_16
CTOF_DEL    ---     0.236     R56C74D.A0 to     R56C74D.F0 SLICE_65
ROUTE         1     0.602     R56C74D.F0 to     R56C75A.C0 un32_g2_cnt_19
CTOF_DEL    ---     0.236     R56C75A.C0 to     R56C75A.F0 SLICE_60
ROUTE         6     0.833     R56C75A.F0 to    R57C76C.LSR un32_g2_cnt (to clk_c)
                  --------
                    4.695   (31.3% logic, 68.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R57C75A.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R57C76C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.881ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g2_cnt[7]  (from clk_c +)
   Destination:    FF         Data in        g2_cnt[22]  (to clk_c +)
                   FF                        g2_cnt[21]

   Delay:               4.695ns  (31.3% logic, 68.7% route), 5 logic levels.

 Constraint Details:

      4.695ns physical path delay SLICE_17 to SLICE_24 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 34.881ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R57C75A.CLK to     R57C75A.Q0 SLICE_17 (from clk_c)
ROUTE         2     0.611     R57C75A.Q0 to     R56C75C.C0 g2_cnt[7]
CTOF_DEL    ---     0.236     R56C75C.C0 to     R56C75C.F0 SLICE_74
ROUTE         2     0.614     R56C75C.F0 to     R56C74D.C1 g2_wavelt9
CTOF_DEL    ---     0.236     R56C74D.C1 to     R56C74D.F1 SLICE_65
ROUTE         1     0.566     R56C74D.F1 to     R56C74D.A0 un32_g2_cnt_16
CTOF_DEL    ---     0.236     R56C74D.A0 to     R56C74D.F0 SLICE_65
ROUTE         1     0.602     R56C74D.F0 to     R56C75A.C0 un32_g2_cnt_19
CTOF_DEL    ---     0.236     R56C75A.C0 to     R56C75A.F0 SLICE_60
ROUTE         6     0.833     R56C75A.F0 to    R57C76D.LSR un32_g2_cnt (to clk_c)
                  --------
                    4.695   (31.3% logic, 68.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R57C75A.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R57C76D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.905ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g2_cnt[6]  (from clk_c +)
   Destination:    FF         Data in        g2_cnt[12]  (to clk_c +)
                   FF                        g2_cnt[11]

   Delay:               4.671ns  (31.4% logic, 68.6% route), 5 logic levels.

 Constraint Details:

      4.671ns physical path delay SLICE_42 to SLICE_19 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 34.905ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R56C76C.CLK to     R56C76C.Q0 SLICE_42 (from clk_c)
ROUTE         2     0.808     R56C76C.Q0 to     R56C75C.A0 g2_cnt[6]
CTOF_DEL    ---     0.236     R56C75C.A0 to     R56C75C.F0 SLICE_74
ROUTE         2     0.614     R56C75C.F0 to     R56C74D.C1 g2_wavelt9
CTOF_DEL    ---     0.236     R56C74D.C1 to     R56C74D.F1 SLICE_65
ROUTE         1     0.566     R56C74D.F1 to     R56C74D.A0 un32_g2_cnt_16
CTOF_DEL    ---     0.236     R56C74D.A0 to     R56C74D.F0 SLICE_65
ROUTE         1     0.602     R56C74D.F0 to     R56C75A.C0 un32_g2_cnt_19
CTOF_DEL    ---     0.236     R56C75A.C0 to     R56C75A.F0 SLICE_60
ROUTE         6     0.612     R56C75A.F0 to    R57C75C.LSR un32_g2_cnt (to clk_c)
                  --------
                    4.671   (31.4% logic, 68.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R56C76C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R57C75C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.905ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g2_cnt[6]  (from clk_c +)
   Destination:    FF         Data in        g2_cnt[14]  (to clk_c +)
                   FF                        g2_cnt[13]

   Delay:               4.671ns  (31.4% logic, 68.6% route), 5 logic levels.

 Constraint Details:

      4.671ns physical path delay SLICE_42 to SLICE_20 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 34.905ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R56C76C.CLK to     R56C76C.Q0 SLICE_42 (from clk_c)
ROUTE         2     0.808     R56C76C.Q0 to     R56C75C.A0 g2_cnt[6]
CTOF_DEL    ---     0.236     R56C75C.A0 to     R56C75C.F0 SLICE_74
ROUTE         2     0.614     R56C75C.F0 to     R56C74D.C1 g2_wavelt9
CTOF_DEL    ---     0.236     R56C74D.C1 to     R56C74D.F1 SLICE_65
ROUTE         1     0.566     R56C74D.F1 to     R56C74D.A0 un32_g2_cnt_16
CTOF_DEL    ---     0.236     R56C74D.A0 to     R56C74D.F0 SLICE_65
ROUTE         1     0.602     R56C74D.F0 to     R56C75A.C0 un32_g2_cnt_19
CTOF_DEL    ---     0.236     R56C75A.C0 to     R56C75A.F0 SLICE_60
ROUTE         6     0.612     R56C75A.F0 to    R57C75D.LSR un32_g2_cnt (to clk_c)
                  --------
                    4.671   (31.4% logic, 68.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R56C76C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R57C75D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.917ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g2_cnt[6]  (from clk_c +)
   Destination:    FF         Data in        g2_cnt[16]  (to clk_c +)
                   FF                        g2_cnt[6]

   Delay:               4.659ns  (31.5% logic, 68.5% route), 5 logic levels.

 Constraint Details:

      4.659ns physical path delay SLICE_42 to SLICE_42 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 34.917ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R56C76C.CLK to     R56C76C.Q0 SLICE_42 (from clk_c)
ROUTE         2     0.808     R56C76C.Q0 to     R56C75C.A0 g2_cnt[6]
CTOF_DEL    ---     0.236     R56C75C.A0 to     R56C75C.F0 SLICE_74
ROUTE         2     0.614     R56C75C.F0 to     R56C74D.C1 g2_wavelt9
CTOF_DEL    ---     0.236     R56C74D.C1 to     R56C74D.F1 SLICE_65
ROUTE         1     0.566     R56C74D.F1 to     R56C74D.A0 un32_g2_cnt_16
CTOF_DEL    ---     0.236     R56C74D.A0 to     R56C74D.F0 SLICE_65
ROUTE         1     0.602     R56C74D.F0 to     R56C75A.C0 un32_g2_cnt_19
CTOF_DEL    ---     0.236     R56C75A.C0 to     R56C75A.F0 SLICE_60
ROUTE         6     0.600     R56C75A.F0 to    R56C76C.LSR un32_g2_cnt (to clk_c)
                  --------
                    4.659   (31.5% logic, 68.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R56C76C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R56C76C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.917ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g2_cnt[6]  (from clk_c +)
   Destination:    FF         Data in        g2_cnt[24]  (to clk_c +)
                   FF                        g2_cnt[18]

   Delay:               4.659ns  (31.5% logic, 68.5% route), 5 logic levels.

 Constraint Details:

      4.659ns physical path delay SLICE_42 to SLICE_43 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 34.917ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R56C76C.CLK to     R56C76C.Q0 SLICE_42 (from clk_c)
ROUTE         2     0.808     R56C76C.Q0 to     R56C75C.A0 g2_cnt[6]
CTOF_DEL    ---     0.236     R56C75C.A0 to     R56C75C.F0 SLICE_74
ROUTE         2     0.614     R56C75C.F0 to     R56C74D.C1 g2_wavelt9
CTOF_DEL    ---     0.236     R56C74D.C1 to     R56C74D.F1 SLICE_65
ROUTE         1     0.566     R56C74D.F1 to     R56C74D.A0 un32_g2_cnt_16
CTOF_DEL    ---     0.236     R56C74D.A0 to     R56C74D.F0 SLICE_65
ROUTE         1     0.602     R56C74D.F0 to     R56C75A.C0 un32_g2_cnt_19
CTOF_DEL    ---     0.236     R56C75A.C0 to     R56C75A.F0 SLICE_60
ROUTE         6     0.600     R56C75A.F0 to    R56C76B.LSR un32_g2_cnt (to clk_c)
                  --------
                    4.659   (31.5% logic, 68.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R56C76C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R56C76B.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.089ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g3_cnt[13]  (from clk_c +)
   Destination:    FF         Data in        g3_cnt[19]  (to clk_c +)

   Delay:               4.487ns  (27.5% logic, 72.5% route), 4 logic levels.

 Constraint Details:

      4.487ns physical path delay SLICE_8 to SLICE_11 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.089ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R48C82D.CLK to     R48C82D.Q0 SLICE_8 (from clk_c)
ROUTE         3     1.248     R48C82D.Q0 to     R49C81D.C1 g3_cnt[13]
CTOF_DEL    ---     0.236     R49C81D.C1 to     R49C81D.F1 SLICE_67
ROUTE         1     0.566     R49C81D.F1 to     R49C81D.A0 un30_g3_cnt_11
CTOF_DEL    ---     0.236     R49C81D.A0 to     R49C81D.F0 SLICE_67
ROUTE         1     0.602     R49C81D.F0 to     R49C82A.C0 un30_g3_cnt_16
CTOF_DEL    ---     0.236     R49C82A.C0 to     R49C82A.F0 SLICE_61
ROUTE         6     0.838     R49C82A.F0 to    R48C83C.LSR un30_g3_cnt (to clk_c)
                  --------
                    4.487   (27.5% logic, 72.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R48C82D.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R48C83C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.102ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g2_cnt[7]  (from clk_c +)
   Destination:    FF         Data in        g2_cnt[12]  (to clk_c +)
                   FF                        g2_cnt[11]

   Delay:               4.474ns  (32.8% logic, 67.2% route), 5 logic levels.

 Constraint Details:

      4.474ns physical path delay SLICE_17 to SLICE_19 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 35.102ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R57C75A.CLK to     R57C75A.Q0 SLICE_17 (from clk_c)
ROUTE         2     0.611     R57C75A.Q0 to     R56C75C.C0 g2_cnt[7]
CTOF_DEL    ---     0.236     R56C75C.C0 to     R56C75C.F0 SLICE_74
ROUTE         2     0.614     R56C75C.F0 to     R56C74D.C1 g2_wavelt9
CTOF_DEL    ---     0.236     R56C74D.C1 to     R56C74D.F1 SLICE_65
ROUTE         1     0.566     R56C74D.F1 to     R56C74D.A0 un32_g2_cnt_16
CTOF_DEL    ---     0.236     R56C74D.A0 to     R56C74D.F0 SLICE_65
ROUTE         1     0.602     R56C74D.F0 to     R56C75A.C0 un32_g2_cnt_19
CTOF_DEL    ---     0.236     R56C75A.C0 to     R56C75A.F0 SLICE_60
ROUTE         6     0.612     R56C75A.F0 to    R57C75C.LSR un32_g2_cnt (to clk_c)
                  --------
                    4.474   (32.8% logic, 67.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R57C75A.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     2.627       P3.PADDI to    R57C75C.CLK clk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

Report:  188.111MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 25.000000 MHz ;    |   25.000 MHz|  188.111 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 47
   Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1364 paths, 1 nets, and 346 connections (82.38% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Thu Oct 02 10:21:21 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Projeto_impl1.twr -gui Projeto_impl1.ncd Projeto_impl1.prf 
Design file:     projeto_impl1.ncd
Preference file: projeto_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 25.000000 MHz ;
            1364 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g1_cnt[0]  (from clk_c +)
   Destination:    FF         Data in        g1_cnt[0]  (to clk_c +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay SLICE_38 to SLICE_38 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path SLICE_38 to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R57C60A.CLK to     R57C60A.Q0 SLICE_38 (from clk_c)
ROUTE         3     0.058     R57C60A.Q0 to     R57C60A.D0 g1_cnt[0]
CTOF_DEL    ---     0.076     R57C60A.D0 to     R57C60A.F0 SLICE_38
ROUTE         1     0.000     R57C60A.F0 to    R57C60A.DI0 g1_cnt_i[0] (to clk_c)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R57C60A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R57C60A.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g2_cnt[0]  (from clk_c +)
   Destination:    FF         Data in        g2_cnt[0]  (to clk_c +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay SLICE_41 to SLICE_41 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path SLICE_41 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R56C75B.CLK to     R56C75B.Q0 SLICE_41 (from clk_c)
ROUTE         3     0.058     R56C75B.Q0 to     R56C75B.D0 g2_cnt[0]
CTOF_DEL    ---     0.076     R56C75B.D0 to     R56C75B.F0 SLICE_41
ROUTE         1     0.000     R56C75B.F0 to    R56C75B.DI0 g2_cnt_i[0] (to clk_c)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R56C75B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R56C75B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g3_cnt[0]  (from clk_c +)
   Destination:    FF         Data in        g3_cnt[0]  (to clk_c +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay SLICE_44 to SLICE_44 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C82B.CLK to     R47C82B.Q0 SLICE_44 (from clk_c)
ROUTE         3     0.058     R47C82B.Q0 to     R47C82B.D0 g3_cnt[0]
CTOF_DEL    ---     0.076     R47C82B.D0 to     R47C82B.F0 SLICE_44
ROUTE         1     0.000     R47C82B.F0 to    R47C82B.DI0 g3_cnt_i[0] (to clk_c)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R47C82B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R47C82B.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g2_cnt[4]  (from clk_c +)
   Destination:    FF         Data in        g2_cnt[4]  (to clk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_15 to SLICE_15 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R57C74C.CLK to     R57C74C.Q1 SLICE_15 (from clk_c)
ROUTE         2     0.156     R57C74C.Q1 to     R57C74C.A1 g2_cnt[4]
CTOF_DEL    ---     0.076     R57C74C.A1 to     R57C74C.F1 SLICE_15
ROUTE         1     0.000     R57C74C.F1 to    R57C74C.DI1 un35_g2_cnt_cry_3_0_S1 (to clk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R57C74C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R57C74C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g2_cnt[12]  (from clk_c +)
   Destination:    FF         Data in        g2_cnt[12]  (to clk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_19 to SLICE_19 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R57C75C.CLK to     R57C75C.Q1 SLICE_19 (from clk_c)
ROUTE         3     0.156     R57C75C.Q1 to     R57C75C.A1 g2_cnt[12]
CTOF_DEL    ---     0.076     R57C75C.A1 to     R57C75C.F1 SLICE_19
ROUTE         1     0.000     R57C75C.F1 to    R57C75C.DI1 g2_cnt_2[12] (to clk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R57C75C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R57C75C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g2_cnt[14]  (from clk_c +)
   Destination:    FF         Data in        g2_cnt[14]  (to clk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_20 to SLICE_20 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R57C75D.CLK to     R57C75D.Q1 SLICE_20 (from clk_c)
ROUTE         3     0.156     R57C75D.Q1 to     R57C75D.A1 g2_cnt[14]
CTOF_DEL    ---     0.076     R57C75D.A1 to     R57C75D.F1 SLICE_20
ROUTE         1     0.000     R57C75D.F1 to    R57C75D.DI1 g2_cnt_2[14] (to clk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R57C75D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R57C75D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g2_cnt[20]  (from clk_c +)
   Destination:    FF         Data in        g2_cnt[20]  (to clk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_23 to SLICE_23 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R57C76C.CLK to     R57C76C.Q1 SLICE_23 (from clk_c)
ROUTE         3     0.156     R57C76C.Q1 to     R57C76C.A1 g2_cnt[20]
CTOF_DEL    ---     0.076     R57C76C.A1 to     R57C76C.F1 SLICE_23
ROUTE         1     0.000     R57C76C.F1 to    R57C76C.DI1 g2_cnt_2[20] (to clk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R57C76C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R57C76C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g2_cnt[22]  (from clk_c +)
   Destination:    FF         Data in        g2_cnt[22]  (to clk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_24 to SLICE_24 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R57C76D.CLK to     R57C76D.Q1 SLICE_24 (from clk_c)
ROUTE         3     0.156     R57C76D.Q1 to     R57C76D.A1 g2_cnt[22]
CTOF_DEL    ---     0.076     R57C76D.A1 to     R57C76D.F1 SLICE_24
ROUTE         1     0.000     R57C76D.F1 to    R57C76D.DI1 g2_cnt_2[22] (to clk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R57C76D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R57C76D.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g1_cnt[4]  (from clk_c +)
   Destination:    FF         Data in        g1_cnt[4]  (to clk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_28 to SLICE_28 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R56C60C.CLK to     R56C60C.Q1 SLICE_28 (from clk_c)
ROUTE         2     0.156     R56C60C.Q1 to     R56C60C.A1 g1_cnt[4]
CTOF_DEL    ---     0.076     R56C60C.A1 to     R56C60C.F1 SLICE_28
ROUTE         1     0.000     R56C60C.F1 to    R56C60C.DI1 un35_g1_cnt_cry_3_0_S1 (to clk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R56C60C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R56C60C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              g3_cnt[4]  (from clk_c +)
   Destination:    FF         Data in        g3_cnt[4]  (to clk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_3 to SLICE_3 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R48C81C.CLK to     R48C81C.Q1 SLICE_3 (from clk_c)
ROUTE         2     0.156     R48C81C.Q1 to     R48C81C.A1 g3_cnt[4]
CTOF_DEL    ---     0.076     R48C81C.A1 to     R48C81C.F1 SLICE_3
ROUTE         1     0.000     R48C81C.F1 to    R48C81C.DI1 un33_g3_cnt_cry_3_0_S1 (to clk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R48C81C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        47     0.787       P3.PADDI to    R48C81C.CLK clk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 25.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 47
   Covered under: FREQUENCY PORT "clk" 25.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1364 paths, 1 nets, and 346 connections (82.38% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

