{"Source Block": ["hdl/library/axi_dmac/address_generator.v@81:91@HdlStmAssign", "\nassign burst = 2'b01;\nassign prot = 3'b000;\n// If CACHE_COHERENT is set, signal downstream that this transaction must be\n// looked up in cache. Otherwise default to \"normal non-cachable bufferable\".\nassign cache = CACHE_COHERENT ? 4'b1110 : 4'b0011;\nassign size = DMA_DATA_WIDTH == 1024 ? 3'b111 :\n              DMA_DATA_WIDTH ==  512 ? 3'b110 :\n              DMA_DATA_WIDTH ==  256 ? 3'b101 :\n              DMA_DATA_WIDTH ==  128 ? 3'b100 :\n              DMA_DATA_WIDTH ==   64 ? 3'b011 :\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[86, "assign cache = CACHE_COHERENT ? 4'b1110 : 4'b0011;\n"]], "Add": []}}