/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  reg [13:0] _04_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [30:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_4z[17] ? celloutsig_1_6z[2] : celloutsig_1_7z;
  assign celloutsig_1_18z = celloutsig_1_12z ? celloutsig_1_6z[12] : celloutsig_1_3z;
  assign celloutsig_0_3z = in_data[19] ? celloutsig_0_1z : _00_;
  assign celloutsig_0_15z = celloutsig_0_2z ? celloutsig_0_11z : celloutsig_0_7z;
  assign celloutsig_0_1z = _00_ ? in_data[65] : _01_;
  assign celloutsig_1_3z = in_data[163] ? in_data[159] : celloutsig_1_2z;
  assign celloutsig_1_2z = ~(celloutsig_1_0z[0] & celloutsig_1_1z);
  assign celloutsig_1_8z = ~(celloutsig_1_5z | celloutsig_1_7z);
  assign celloutsig_0_18z = ~(celloutsig_0_7z | celloutsig_0_17z[7]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[12] | celloutsig_1_2z);
  assign celloutsig_1_14z = ~((celloutsig_1_1z | celloutsig_1_3z) & celloutsig_1_10z);
  assign celloutsig_0_11z = ~((celloutsig_0_7z | celloutsig_0_10z) & celloutsig_0_7z);
  assign celloutsig_1_7z = ~((celloutsig_1_5z | celloutsig_1_4z[30]) & celloutsig_1_1z);
  assign celloutsig_0_6z = celloutsig_0_1z | ~(_02_);
  assign celloutsig_0_12z = in_data[52] | ~(celloutsig_0_3z);
  assign celloutsig_0_14z = celloutsig_0_10z | ~(celloutsig_0_5z);
  assign celloutsig_1_1z = celloutsig_1_0z[0] | ~(in_data[180]);
  reg [4:0] _22_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 5'h00;
    else _22_ <= in_data[91:87];
  assign { _02_, _01_, _03_[2:1], _00_ } = _22_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 14'h0000;
    else _04_ <= { in_data[35:27], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_17z = celloutsig_1_4z[16:14] == in_data[158:156];
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_3z, _02_, _01_, _03_[2:1], _00_, celloutsig_0_4z } == { _02_, _01_, _03_[2:1], _00_, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z } <= { in_data[184:177], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_6z[6:5], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z } <= { celloutsig_1_6z[19:16], celloutsig_1_10z };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z } <= { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_15z = ! { in_data[164:156], celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_5z = ! { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, _02_, _01_, _03_[2:1], _00_, celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z } * { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_17z = { _04_[4:1], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_5z } * { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_3z } >> { celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[166:164] >> in_data[184:182];
  assign celloutsig_1_4z = { in_data[163:143], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } >> in_data[127:97];
  assign celloutsig_1_6z = { in_data[161:145], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z } >> { celloutsig_1_4z[23:5], celloutsig_1_2z };
  assign celloutsig_1_13z = { in_data[164:161], celloutsig_1_8z } - { in_data[144:143], celloutsig_1_0z };
  assign celloutsig_0_19z = { _03_[1], _00_, celloutsig_0_16z, celloutsig_0_9z } ~^ { celloutsig_0_17z[2:0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_2z = ~((in_data[13] & celloutsig_0_1z) | (in_data[69] & _02_));
  assign celloutsig_1_19z = ~((celloutsig_1_12z & celloutsig_1_15z) | (celloutsig_1_17z & celloutsig_1_9z));
  assign celloutsig_0_4z = ~((_03_[2] & celloutsig_0_1z) | (in_data[31] & celloutsig_0_3z));
  assign celloutsig_0_16z = ~((celloutsig_0_5z & _04_[8]) | (_04_[11] & celloutsig_0_4z));
  assign { _03_[4:3], _03_[0] } = { _02_, _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
