Classic Timing Analyzer report for hw6
Mon Nov 25 16:06:39 2019
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: '_50Mclk'
  7. Clock Hold: '_50Mclk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                      ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+----------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                              ; To                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 1.225 ns                         ; ADdin[4]                          ; ADdff8:inst4|dout[4] ; --         ; _50Mclk  ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.237 ns                        ; serial_out:inst13|store[23]~latch ; Data                 ; _50Mclk    ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.794 ns                         ; eoc                               ; ADctrl:inst3|cs.101  ; --         ; _50Mclk  ; 0            ;
; Clock Setup: '_50Mclk'       ; N/A                                      ; None          ; 170.18 MHz ( period = 5.876 ns ) ; FDIV10:inst7|count[25]            ; FDIV10:inst7|fout    ; _50Mclk    ; _50Mclk  ; 0            ;
; Clock Hold: '_50Mclk'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; FDIV10:inst7|fout                 ; oneshot:inst12|cs.00 ; _50Mclk    ; _50Mclk  ; 261          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                   ;                      ;            ;          ; 261          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------+----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; _50Mclk         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: '_50Mclk'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                     ; To                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 170.18 MHz ( period = 5.876 ns )                    ; FDIV10:inst7|count[25]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.628 ns                ;
; N/A                                     ; 174.52 MHz ( period = 5.730 ns )                    ; FDIV10:inst7|count[23]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.555 ns                ;
; N/A                                     ; 177.87 MHz ( period = 5.622 ns )                    ; FDIV10:inst7|count[24]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.501 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; FDIV10:inst7|count[27]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; 178.32 MHz ( period = 5.608 ns )                    ; FDIV10:inst7|count[26]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.494 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; FDIV10:inst7|count[19]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.473 ns                ;
; N/A                                     ; 180.83 MHz ( period = 5.530 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.846 ns                ;
; N/A                                     ; 181.95 MHz ( period = 5.496 ns )                    ; FDIV10:inst7|count[5]                                                                                    ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.436 ns                ;
; N/A                                     ; 183.96 MHz ( period = 5.436 ns )                    ; FDIV10:inst7|count[30]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.408 ns                ;
; N/A                                     ; 183.96 MHz ( period = 5.436 ns )                    ; Dff8:inst6|dout[5]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.927 ns                ;
; N/A                                     ; 183.96 MHz ( period = 5.436 ns )                    ; Dff8:inst6|dout[5]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.927 ns                ;
; N/A                                     ; 184.98 MHz ( period = 5.406 ns )                    ; Dff8:inst6|dout[5]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 184.98 MHz ( period = 5.406 ns )                    ; Dff8:inst6|dout[5]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 187.06 MHz ( period = 5.346 ns )                    ; FDIV10:inst7|count[28]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.363 ns                ;
; N/A                                     ; 188.18 MHz ( period = 5.314 ns )                    ; FDIV10:inst7|count[8]                                                                                    ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 188.25 MHz ( period = 5.312 ns )                    ; FDIV10:inst7|count[29]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.346 ns                ;
; N/A                                     ; 188.61 MHz ( period = 5.302 ns )                    ; FDIV10:inst7|count[7]                                                                                    ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.339 ns                ;
; N/A                                     ; 189.14 MHz ( period = 5.287 ns )                    ; Dff8:inst6|dout[3]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.778 ns                ;
; N/A                                     ; 189.14 MHz ( period = 5.287 ns )                    ; Dff8:inst6|dout[3]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.778 ns                ;
; N/A                                     ; 189.25 MHz ( period = 5.284 ns )                    ; Dff8:inst6|dout[3]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.775 ns                ;
; N/A                                     ; 189.25 MHz ( period = 5.284 ns )                    ; Dff8:inst6|dout[3]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.775 ns                ;
; N/A                                     ; 191.42 MHz ( period = 5.224 ns )                    ; FDIV10:inst7|count[31]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.302 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; FDIV10:inst7|count[16]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; 192.12 MHz ( period = 5.205 ns )                    ; Dff8:inst6|dout[4]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.696 ns                ;
; N/A                                     ; 192.12 MHz ( period = 5.205 ns )                    ; Dff8:inst6|dout[4]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.696 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Dff8:inst6|dout[4]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.694 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Dff8:inst6|dout[4]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.694 ns                ;
; N/A                                     ; 194.17 MHz ( period = 5.150 ns )                    ; Dff8:inst6|dout[4]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.641 ns                ;
; N/A                                     ; 194.17 MHz ( period = 5.150 ns )                    ; Dff8:inst6|dout[4]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.641 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; Dff8:inst6|dout[6]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.632 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; Dff8:inst6|dout[6]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.632 ns                ;
; N/A                                     ; 195.92 MHz ( period = 5.104 ns )                    ; FDIV10:inst7|count[20]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.242 ns                ;
; N/A                                     ; 199.04 MHz ( period = 5.024 ns )                    ; FDIV50K:inst9|count[13]                                                                                  ; FDIV50K:inst9|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.593 ns                ;
; N/A                                     ; 199.36 MHz ( period = 5.016 ns )                    ; Dff8:inst6|dout[3]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.507 ns                ;
; N/A                                     ; 199.36 MHz ( period = 5.016 ns )                    ; Dff8:inst6|dout[3]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.507 ns                ;
; N/A                                     ; 200.40 MHz ( period = 4.990 ns )                    ; FDIV10:inst7|count[12]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.183 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; FDIV10:inst7|count[15]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 201.53 MHz ( period = 4.962 ns )                    ; FDIV50K:inst9|count[11]                                                                                  ; FDIV50K:inst9|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.562 ns                ;
; N/A                                     ; 201.69 MHz ( period = 4.958 ns )                    ; FDIV10:inst7|count[11]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.167 ns                ;
; N/A                                     ; 203.58 MHz ( period = 4.912 ns )                    ; FDIV50K:inst9|count[24]                                                                                  ; FDIV50K:inst9|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; 205.17 MHz ( period = 4.874 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.125 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Dff8:inst6|dout[1]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.384 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Dff8:inst6|dout[1]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.381 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Dff8:inst6|dout[2]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.323 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Dff8:inst6|dout[2]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.323 ns                ;
; N/A                                     ; 208.51 MHz ( period = 4.796 ns )                    ; FDIV50K:inst9|count[21]                                                                                  ; FDIV50K:inst9|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 208.68 MHz ( period = 4.792 ns )                    ; FDIV50K:inst9|count[10]                                                                                  ; FDIV50K:inst9|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; FDIV25K:inst8|count[13]                                                                                  ; FDIV25K:inst8|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.585 ns                ;
; N/A                                     ; 209.12 MHz ( period = 4.782 ns )                    ; FDIV25K:inst8|count[14]                                                                                  ; FDIV25K:inst8|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.584 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; FDIV10:inst7|count[6]                                                                                    ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.073 ns                ;
; N/A                                     ; 211.69 MHz ( period = 4.724 ns )                    ; FDIV25K:inst8|count[11]                                                                                  ; FDIV25K:inst8|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.555 ns                ;
; N/A                                     ; 212.13 MHz ( period = 4.714 ns )                    ; FDIV25K:inst8|count[25]                                                                                  ; FDIV25K:inst8|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.552 ns                ;
; N/A                                     ; 212.40 MHz ( period = 4.708 ns )                    ; FDIV50K:inst9|count[14]                                                                                  ; FDIV50K:inst9|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.435 ns                ;
; N/A                                     ; 212.49 MHz ( period = 4.706 ns )                    ; FDIV10:inst7|count[21]                                                                                   ; FDIV10:inst7|fout                                                                                         ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.043 ns                ;
; N/A                                     ; 212.49 MHz ( period = 4.706 ns )                    ; FDIV50K:inst9|count[18]                                                                                  ; FDIV50K:inst9|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.433 ns                ;
; N/A                                     ; 213.49 MHz ( period = 4.684 ns )                    ; FDIV50K:inst9|count[16]                                                                                  ; FDIV50K:inst9|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; FDIV10:inst7|count[4]                                                                                    ; FDIV10:inst7|count[22]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; FDIV10:inst7|count[4]                                                                                    ; FDIV10:inst7|count[31]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; FDIV10:inst7|count[4]                                                                                    ; FDIV10:inst7|count[21]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; FDIV10:inst7|count[4]                                                                                    ; FDIV10:inst7|count[23]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; FDIV10:inst7|count[4]                                                                                    ; FDIV10:inst7|count[26]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; FDIV10:inst7|count[4]                                                                                    ; FDIV10:inst7|count[25]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; FDIV10:inst7|count[4]                                                                                    ; FDIV10:inst7|count[24]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; FDIV10:inst7|count[4]                                                                                    ; FDIV10:inst7|count[30]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; FDIV10:inst7|count[4]                                                                                    ; FDIV10:inst7|count[28]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; FDIV10:inst7|count[4]                                                                                    ; FDIV10:inst7|count[27]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; FDIV10:inst7|count[4]                                                                                    ; FDIV10:inst7|count[29]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; FDIV10:inst7|count[4]                                                                                    ; FDIV10:inst7|count[19]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; FDIV10:inst7|count[4]                                                                                    ; FDIV10:inst7|count[16]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; FDIV10:inst7|count[4]                                                                                    ; FDIV10:inst7|count[20]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; FDIV10:inst7|count[4]                                                                                    ; FDIV10:inst7|count[18]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; FDIV10:inst7|count[4]                                                                                    ; FDIV10:inst7|count[17]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 214.22 MHz ( period = 4.668 ns )                    ; FDIV25K:inst8|count[20]                                                                                  ; FDIV25K:inst8|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.529 ns                ;
; N/A                                     ; 215.05 MHz ( period = 4.650 ns )                    ; FDIV50K:inst9|count[23]                                                                                  ; FDIV50K:inst9|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.405 ns                ;
; N/A                                     ; 215.24 MHz ( period = 4.646 ns )                    ; FDIV50K:inst9|count[25]                                                                                  ; FDIV50K:inst9|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.403 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; FDIV10:inst7|count[13]                                                                                   ; FDIV10:inst7|count[22]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; FDIV10:inst7|count[13]                                                                                   ; FDIV10:inst7|count[31]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; FDIV10:inst7|count[13]                                                                                   ; FDIV10:inst7|count[21]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; FDIV10:inst7|count[13]                                                                                   ; FDIV10:inst7|count[23]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; FDIV10:inst7|count[13]                                                                                   ; FDIV10:inst7|count[26]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; FDIV10:inst7|count[13]                                                                                   ; FDIV10:inst7|count[25]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; FDIV10:inst7|count[13]                                                                                   ; FDIV10:inst7|count[24]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; FDIV10:inst7|count[13]                                                                                   ; FDIV10:inst7|count[30]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; FDIV10:inst7|count[13]                                                                                   ; FDIV10:inst7|count[28]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; FDIV10:inst7|count[13]                                                                                   ; FDIV10:inst7|count[27]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; FDIV10:inst7|count[13]                                                                                   ; FDIV10:inst7|count[29]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; FDIV10:inst7|count[13]                                                                                   ; FDIV10:inst7|count[19]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; FDIV10:inst7|count[13]                                                                                   ; FDIV10:inst7|count[16]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; FDIV10:inst7|count[13]                                                                                   ; FDIV10:inst7|count[20]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; FDIV10:inst7|count[13]                                                                                   ; FDIV10:inst7|count[18]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 215.94 MHz ( period = 4.631 ns )                    ; FDIV10:inst7|count[13]                                                                                   ; FDIV10:inst7|count[17]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.415 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|count[22]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|count[31]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|count[21]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|count[23]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|count[26]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|count[25]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|count[24]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|count[30]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|count[28]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|count[27]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|count[29]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|count[19]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|count[16]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|count[20]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|count[18]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 217.63 MHz ( period = 4.595 ns )                    ; FDIV10:inst7|count[10]                                                                                   ; FDIV10:inst7|count[17]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 218.34 MHz ( period = 4.580 ns )                    ; FDIV50K:inst9|count[17]                                                                                  ; FDIV50K:inst9|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; 218.44 MHz ( period = 4.578 ns )                    ; FDIV25K:inst8|count[12]                                                                                  ; FDIV25K:inst8|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.482 ns                ;
; N/A                                     ; 218.53 MHz ( period = 4.576 ns )                    ; FDIV50K:inst9|count[15]                                                                                  ; FDIV50K:inst9|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; 218.63 MHz ( period = 4.574 ns )                    ; FDIV50K:inst9|count[30]                                                                                  ; FDIV50K:inst9|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.367 ns                ;
; N/A                                     ; 219.11 MHz ( period = 4.564 ns )                    ; FDIV25K:inst8|count[26]                                                                                  ; FDIV25K:inst8|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Dff8:inst6|dout[3]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.053 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Dff8:inst6|dout[3]                                                                                       ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 1.053 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; FDIV10:inst7|count[3]                                                                                    ; FDIV10:inst7|count[22]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; FDIV10:inst7|count[3]                                                                                    ; FDIV10:inst7|count[31]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; FDIV10:inst7|count[3]                                                                                    ; FDIV10:inst7|count[21]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; FDIV10:inst7|count[3]                                                                                    ; FDIV10:inst7|count[23]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; FDIV10:inst7|count[3]                                                                                    ; FDIV10:inst7|count[26]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; FDIV10:inst7|count[3]                                                                                    ; FDIV10:inst7|count[25]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; FDIV10:inst7|count[3]                                                                                    ; FDIV10:inst7|count[24]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; FDIV10:inst7|count[3]                                                                                    ; FDIV10:inst7|count[30]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; FDIV10:inst7|count[3]                                                                                    ; FDIV10:inst7|count[28]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; FDIV10:inst7|count[3]                                                                                    ; FDIV10:inst7|count[27]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; FDIV10:inst7|count[3]                                                                                    ; FDIV10:inst7|count[29]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; FDIV10:inst7|count[3]                                                                                    ; FDIV10:inst7|count[19]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; FDIV10:inst7|count[3]                                                                                    ; FDIV10:inst7|count[16]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; FDIV10:inst7|count[3]                                                                                    ; FDIV10:inst7|count[20]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; FDIV10:inst7|count[3]                                                                                    ; FDIV10:inst7|count[18]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 219.93 MHz ( period = 4.547 ns )                    ; FDIV10:inst7|count[3]                                                                                    ; FDIV10:inst7|count[17]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|count[10]                                                                                   ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|count[9]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|count[7]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|count[6]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|count[5]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|count[8]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|count[4]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|count[2]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|count[3]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|count[0]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|count[1]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|count[12]                                                                                   ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|count[13]                                                                                   ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|count[11]                                                                                   ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|count[15]                                                                                   ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.22 MHz ( period = 4.541 ns )                    ; FDIV50K:inst9|count[12]                                                                                  ; FDIV50K:inst9|count[14]                                                                                   ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.327 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; FDIV10:inst7|count[2]                                                                                    ; FDIV10:inst7|count[22]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; FDIV10:inst7|count[2]                                                                                    ; FDIV10:inst7|count[31]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; FDIV10:inst7|count[2]                                                                                    ; FDIV10:inst7|count[21]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; FDIV10:inst7|count[2]                                                                                    ; FDIV10:inst7|count[23]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; FDIV10:inst7|count[2]                                                                                    ; FDIV10:inst7|count[26]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; FDIV10:inst7|count[2]                                                                                    ; FDIV10:inst7|count[25]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; FDIV10:inst7|count[2]                                                                                    ; FDIV10:inst7|count[24]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; FDIV10:inst7|count[2]                                                                                    ; FDIV10:inst7|count[30]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; FDIV10:inst7|count[2]                                                                                    ; FDIV10:inst7|count[28]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; FDIV10:inst7|count[2]                                                                                    ; FDIV10:inst7|count[27]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; FDIV10:inst7|count[2]                                                                                    ; FDIV10:inst7|count[29]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; FDIV10:inst7|count[2]                                                                                    ; FDIV10:inst7|count[19]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; FDIV10:inst7|count[2]                                                                                    ; FDIV10:inst7|count[16]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; FDIV10:inst7|count[2]                                                                                    ; FDIV10:inst7|count[20]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; FDIV10:inst7|count[2]                                                                                    ; FDIV10:inst7|count[18]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 220.46 MHz ( period = 4.536 ns )                    ; FDIV10:inst7|count[2]                                                                                    ; FDIV10:inst7|count[17]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 221.14 MHz ( period = 4.522 ns )                    ; FDIV50K:inst9|count[19]                                                                                  ; FDIV50K:inst9|fout                                                                                        ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; FDIV10:inst7|count[5]                                                                                    ; FDIV10:inst7|count[21]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; FDIV10:inst7|count[5]                                                                                    ; FDIV10:inst7|count[23]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; FDIV10:inst7|count[5]                                                                                    ; FDIV10:inst7|count[26]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; FDIV10:inst7|count[5]                                                                                    ; FDIV10:inst7|count[25]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; FDIV10:inst7|count[5]                                                                                    ; FDIV10:inst7|count[24]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; FDIV10:inst7|count[5]                                                                                    ; FDIV10:inst7|count[30]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; FDIV10:inst7|count[5]                                                                                    ; FDIV10:inst7|count[28]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; FDIV10:inst7|count[5]                                                                                    ; FDIV10:inst7|count[27]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; FDIV10:inst7|count[5]                                                                                    ; FDIV10:inst7|count[29]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; FDIV10:inst7|count[5]                                                                                    ; FDIV10:inst7|count[19]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; FDIV10:inst7|count[5]                                                                                    ; FDIV10:inst7|count[16]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; FDIV10:inst7|count[5]                                                                                    ; FDIV10:inst7|count[20]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; FDIV10:inst7|count[5]                                                                                    ; FDIV10:inst7|count[18]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; FDIV10:inst7|count[5]                                                                                    ; FDIV10:inst7|count[17]                                                                                    ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg0 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_memory_reg0  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg1 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a19~porta_memory_reg0  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg2 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a20~porta_memory_reg0  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg3 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a21~porta_memory_reg0  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg4 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a22~porta_memory_reg0  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_datain_reg5 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a23~porta_memory_reg0  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg0  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_memory_reg0   ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg1  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a1~porta_memory_reg0   ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg2  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a2~porta_memory_reg0   ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg3  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a3~porta_memory_reg0   ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg4  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a4~porta_memory_reg0   ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg5  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a5~porta_memory_reg0   ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg6  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a6~porta_memory_reg0   ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg7  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a7~porta_memory_reg0   ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg8  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a8~porta_memory_reg0   ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg9  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a9~porta_memory_reg0   ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg10 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a10~porta_memory_reg0  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg11 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a11~porta_memory_reg0  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg12 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a12~porta_memory_reg0  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg13 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a13~porta_memory_reg0  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg14 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a14~porta_memory_reg0  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg15 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a15~porta_memory_reg0  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_datain_reg16 ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a16~porta_memory_reg0  ; _50Mclk    ; _50Mclk  ; None                        ; None                      ; 2.645 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                          ;                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: '_50Mclk'                                                                                                                                                                                                                                                                                     ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                      ; To                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; FDIV10:inst7|fout                                                                                         ; oneshot:inst12|cs.00                  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 1.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDIV10:inst7|fout                                                                                         ; oneshot:inst12|cs.01                  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 2.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; LEDctrl:inst10|state.001                                                                                  ; LEDctrl:inst10|state.010              ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 1.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[15]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[15]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[15]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[15]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[15]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[15]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[17]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[17]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[17]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[17]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[17]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[17]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[14]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[14]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[14]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[14]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[14]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[14]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[23]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[23]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[23]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[23]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[23]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[23]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[21]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[21]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[21]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[21]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[21]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[21]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[10]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[10]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[10]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[10]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[10]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[10]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[3]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[3]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[3]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[3]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[3]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[3]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[8]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[8]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[8]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[8]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[8]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[8]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 3.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[5]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[5]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[5]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[5]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[5]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[5]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[16]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[16]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[16]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[16]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[16]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[16]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[13]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[13]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[13]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[13]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[13]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[13]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[22]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[22]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[22]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[22]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[22]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[22]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[20]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[20]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[20]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[20]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[20]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[20]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[4]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[4]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[4]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[4]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[4]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[4]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[7]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[7]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[7]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[7]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[7]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[7]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[18]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[18]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[18]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[18]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[18]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[18]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[12]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[12]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[12]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[12]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[12]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[12]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[9]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[9]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[9]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[9]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[9]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[9]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[11]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[11]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[11]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[11]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[11]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[11]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[19]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[19]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[19]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[19]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[19]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[19]~latch     ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[0]            ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[0]            ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[0]            ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[0]            ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[0]            ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[0]            ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[1]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[1]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[1]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[1]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[1]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[1]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[6]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[6]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[6]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[6]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[6]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[6]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[2]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[2]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[2]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[2]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[2]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[2]~latch      ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[12]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[12]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[12]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[12]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[12]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[12]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[23]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[23]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[23]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[23]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[23]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[23]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; serial_out:inst13|store[21]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; serial_out:inst13|store[21]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; serial_out:inst13|store[21]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; serial_out:inst13|store[21]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; serial_out:inst13|store[21]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; serial_out:inst13|store[21]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[14]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[14]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[14]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[14]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[14]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[14]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[15]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[15]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[15]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[15]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[15]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[15]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[9]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[9]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[9]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[9]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[9]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[9]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[4]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[18]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[18]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[18]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[18]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[18]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg5  ; serial_out:inst13|store[18]~_emulated ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg0  ; serial_out:inst13|store[3]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg1  ; serial_out:inst13|store[3]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg2  ; serial_out:inst13|store[3]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg3  ; serial_out:inst13|store[3]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a0~porta_address_reg4  ; serial_out:inst13|store[3]~_emulated  ; _50Mclk    ; _50Mclk  ; None                       ; None                       ; 4.585 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                       ;                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------+
; tsu                                                                            ;
+-------+--------------+------------+----------+----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                   ; To Clock ;
+-------+--------------+------------+----------+----------------------+----------+
; N/A   ; None         ; 1.225 ns   ; ADdin[4] ; ADdff8:inst4|dout[4] ; _50Mclk  ;
; N/A   ; None         ; 1.014 ns   ; ADdin[5] ; ADdff8:inst4|dout[5] ; _50Mclk  ;
; N/A   ; None         ; 0.887 ns   ; ADdin[7] ; ADdff8:inst4|dout[7] ; _50Mclk  ;
; N/A   ; None         ; 0.856 ns   ; ADdin[0] ; ADdff8:inst4|dout[0] ; _50Mclk  ;
; N/A   ; None         ; 0.846 ns   ; ADdin[6] ; ADdff8:inst4|dout[6] ; _50Mclk  ;
; N/A   ; None         ; 0.822 ns   ; ADdin[2] ; ADdff8:inst4|dout[2] ; _50Mclk  ;
; N/A   ; None         ; 0.803 ns   ; ADdin[1] ; ADdff8:inst4|dout[1] ; _50Mclk  ;
; N/A   ; None         ; 0.748 ns   ; ADdin[3] ; ADdff8:inst4|dout[3] ; _50Mclk  ;
; N/A   ; None         ; -0.289 ns  ; eoc      ; ADctrl:inst3|cs.011  ; _50Mclk  ;
; N/A   ; None         ; -0.333 ns  ; eoc      ; ADctrl:inst3|cs.100  ; _50Mclk  ;
; N/A   ; None         ; -0.564 ns  ; eoc      ; ADctrl:inst3|cs.101  ; _50Mclk  ;
+-------+--------------+------------+----------+----------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                 ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                      ; To     ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 14.237 ns  ; serial_out:inst13|store[23]~latch                                                                         ; Data   ; _50Mclk    ;
; N/A   ; None         ; 13.895 ns  ; LEDctrl:inst10|count[3]                                                                                   ; str    ; _50Mclk    ;
; N/A   ; None         ; 13.670 ns  ; LEDctrl:inst10|count[2]                                                                                   ; str    ; _50Mclk    ;
; N/A   ; None         ; 13.548 ns  ; LEDctrl:inst10|count[4]                                                                                   ; str    ; _50Mclk    ;
; N/A   ; None         ; 13.530 ns  ; serial_out:inst13|store[23]~_emulated                                                                     ; Data   ; _50Mclk    ;
; N/A   ; None         ; 13.404 ns  ; LEDctrl:inst10|count[1]                                                                                   ; str    ; _50Mclk    ;
; N/A   ; None         ; 13.250 ns  ; LEDctrl:inst10|count[0]                                                                                   ; str    ; _50Mclk    ;
; N/A   ; None         ; 13.192 ns  ; Dff8:inst6|dout[5]                                                                                        ; ten[3] ; _50Mclk    ;
; N/A   ; None         ; 13.069 ns  ; Dff8:inst6|dout[5]                                                                                        ; ten[2] ; _50Mclk    ;
; N/A   ; None         ; 13.049 ns  ; Dff8:inst6|dout[5]                                                                                        ; ten[5] ; _50Mclk    ;
; N/A   ; None         ; 12.892 ns  ; LEDctrl:inst10|state.001                                                                                  ; Data   ; _50Mclk    ;
; N/A   ; None         ; 12.784 ns  ; Dff8:inst6|dout[4]                                                                                        ; ten[3] ; _50Mclk    ;
; N/A   ; None         ; 12.776 ns  ; Dff8:inst6|dout[6]                                                                                        ; ten[5] ; _50Mclk    ;
; N/A   ; None         ; 12.632 ns  ; Dff8:inst6|dout[4]                                                                                        ; ten[2] ; _50Mclk    ;
; N/A   ; None         ; 12.602 ns  ; Dff8:inst6|dout[6]                                                                                        ; ten[3] ; _50Mclk    ;
; N/A   ; None         ; 12.498 ns  ; Dff8:inst6|dout[5]                                                                                        ; ten[0] ; _50Mclk    ;
; N/A   ; None         ; 12.481 ns  ; Dff8:inst6|dout[6]                                                                                        ; ten[2] ; _50Mclk    ;
; N/A   ; None         ; 12.467 ns  ; Dff8:inst6|dout[7]                                                                                        ; ten[3] ; _50Mclk    ;
; N/A   ; None         ; 12.347 ns  ; Dff8:inst6|dout[7]                                                                                        ; ten[2] ; _50Mclk    ;
; N/A   ; None         ; 12.323 ns  ; Dff8:inst6|dout[7]                                                                                        ; ten[5] ; _50Mclk    ;
; N/A   ; None         ; 12.239 ns  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg0 ; Data   ; _50Mclk    ;
; N/A   ; None         ; 12.239 ns  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg1 ; Data   ; _50Mclk    ;
; N/A   ; None         ; 12.239 ns  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg2 ; Data   ; _50Mclk    ;
; N/A   ; None         ; 12.239 ns  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg3 ; Data   ; _50Mclk    ;
; N/A   ; None         ; 12.239 ns  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg4 ; Data   ; _50Mclk    ;
; N/A   ; None         ; 12.239 ns  ; LED:inst2|altsyncram:altsyncram_component|altsyncram_m7d1:auto_generated|ram_block1a18~porta_address_reg5 ; Data   ; _50Mclk    ;
; N/A   ; None         ; 12.151 ns  ; Dff8:inst6|dout[4]                                                                                        ; ten[5] ; _50Mclk    ;
; N/A   ; None         ; 12.146 ns  ; Dff8:inst6|dout[5]                                                                                        ; ten[4] ; _50Mclk    ;
; N/A   ; None         ; 12.136 ns  ; Dff8:inst6|dout[1]                                                                                        ; one[2] ; _50Mclk    ;
; N/A   ; None         ; 12.113 ns  ; Dff8:inst6|dout[4]                                                                                        ; ten[0] ; _50Mclk    ;
; N/A   ; None         ; 11.942 ns  ; Dff8:inst6|dout[4]                                                                                        ; ten[6] ; _50Mclk    ;
; N/A   ; None         ; 11.940 ns  ; Dff8:inst6|dout[3]                                                                                        ; one[0] ; _50Mclk    ;
; N/A   ; None         ; 11.937 ns  ; Dff8:inst6|dout[6]                                                                                        ; ten[0] ; _50Mclk    ;
; N/A   ; None         ; 11.923 ns  ; Dff8:inst6|dout[0]                                                                                        ; one[2] ; _50Mclk    ;
; N/A   ; None         ; 11.896 ns  ; Dff8:inst6|dout[6]                                                                                        ; ten[6] ; _50Mclk    ;
; N/A   ; None         ; 11.896 ns  ; Dff8:inst6|dout[1]                                                                                        ; one[1] ; _50Mclk    ;
; N/A   ; None         ; 11.823 ns  ; Dff8:inst6|dout[5]                                                                                        ; ten[1] ; _50Mclk    ;
; N/A   ; None         ; 11.803 ns  ; Dff8:inst6|dout[7]                                                                                        ; ten[0] ; _50Mclk    ;
; N/A   ; None         ; 11.741 ns  ; Dff8:inst6|dout[4]                                                                                        ; ten[4] ; _50Mclk    ;
; N/A   ; None         ; 11.719 ns  ; Dff8:inst6|dout[0]                                                                                        ; one[1] ; _50Mclk    ;
; N/A   ; None         ; 11.698 ns  ; Dff8:inst6|dout[1]                                                                                        ; one[4] ; _50Mclk    ;
; N/A   ; None         ; 11.678 ns  ; Dff8:inst6|dout[1]                                                                                        ; one[3] ; _50Mclk    ;
; N/A   ; None         ; 11.652 ns  ; Dff8:inst6|dout[1]                                                                                        ; one[5] ; _50Mclk    ;
; N/A   ; None         ; 11.647 ns  ; Dff8:inst6|dout[1]                                                                                        ; one[6] ; _50Mclk    ;
; N/A   ; None         ; 11.619 ns  ; Dff8:inst6|dout[7]                                                                                        ; ten[6] ; _50Mclk    ;
; N/A   ; None         ; 11.590 ns  ; Dff8:inst6|dout[2]                                                                                        ; one[2] ; _50Mclk    ;
; N/A   ; None         ; 11.520 ns  ; Dff8:inst6|dout[0]                                                                                        ; one[4] ; _50Mclk    ;
; N/A   ; None         ; 11.506 ns  ; Dff8:inst6|dout[0]                                                                                        ; one[3] ; _50Mclk    ;
; N/A   ; None         ; 11.465 ns  ; Dff8:inst6|dout[0]                                                                                        ; one[5] ; _50Mclk    ;
; N/A   ; None         ; 11.459 ns  ; Dff8:inst6|dout[0]                                                                                        ; one[6] ; _50Mclk    ;
; N/A   ; None         ; 11.454 ns  ; Dff8:inst6|dout[5]                                                                                        ; ten[6] ; _50Mclk    ;
; N/A   ; None         ; 11.431 ns  ; Dff8:inst6|dout[1]                                                                                        ; one[0] ; _50Mclk    ;
; N/A   ; None         ; 11.416 ns  ; Dff8:inst6|dout[7]                                                                                        ; ten[4] ; _50Mclk    ;
; N/A   ; None         ; 11.410 ns  ; Dff8:inst6|dout[4]                                                                                        ; ten[1] ; _50Mclk    ;
; N/A   ; None         ; 11.347 ns  ; Dff8:inst6|dout[2]                                                                                        ; one[1] ; _50Mclk    ;
; N/A   ; None         ; 11.253 ns  ; Dff8:inst6|dout[6]                                                                                        ; ten[4] ; _50Mclk    ;
; N/A   ; None         ; 11.234 ns  ; Dff8:inst6|dout[6]                                                                                        ; ten[1] ; _50Mclk    ;
; N/A   ; None         ; 11.150 ns  ; Dff8:inst6|dout[2]                                                                                        ; one[4] ; _50Mclk    ;
; N/A   ; None         ; 11.132 ns  ; Dff8:inst6|dout[2]                                                                                        ; one[3] ; _50Mclk    ;
; N/A   ; None         ; 11.103 ns  ; Dff8:inst6|dout[2]                                                                                        ; one[5] ; _50Mclk    ;
; N/A   ; None         ; 11.100 ns  ; Dff8:inst6|dout[7]                                                                                        ; ten[1] ; _50Mclk    ;
; N/A   ; None         ; 11.098 ns  ; Dff8:inst6|dout[2]                                                                                        ; one[6] ; _50Mclk    ;
; N/A   ; None         ; 10.986 ns  ; Dff8:inst6|dout[3]                                                                                        ; one[1] ; _50Mclk    ;
; N/A   ; None         ; 10.959 ns  ; Dff8:inst6|dout[0]                                                                                        ; one[0] ; _50Mclk    ;
; N/A   ; None         ; 10.825 ns  ; Dff8:inst6|dout[2]                                                                                        ; one[0] ; _50Mclk    ;
; N/A   ; None         ; 10.786 ns  ; Dff8:inst6|dout[3]                                                                                        ; one[4] ; _50Mclk    ;
; N/A   ; None         ; 10.772 ns  ; Dff8:inst6|dout[3]                                                                                        ; one[3] ; _50Mclk    ;
; N/A   ; None         ; 10.731 ns  ; Dff8:inst6|dout[3]                                                                                        ; one[5] ; _50Mclk    ;
; N/A   ; None         ; 10.725 ns  ; Dff8:inst6|dout[3]                                                                                        ; one[6] ; _50Mclk    ;
; N/A   ; None         ; 10.719 ns  ; Dff8:inst6|dout[3]                                                                                        ; one[2] ; _50Mclk    ;
; N/A   ; None         ; 9.822 ns   ; ADctrl:inst3|cs.010                                                                                       ; start  ; _50Mclk    ;
; N/A   ; None         ; 9.820 ns   ; ADctrl:inst3|cs.001                                                                                       ; ale    ; _50Mclk    ;
; N/A   ; None         ; 9.415 ns   ; FDIV25K:inst8|fout                                                                                        ; CP     ; _50Mclk    ;
; N/A   ; None         ; 7.934 ns   ; FDIV50K:inst9|fout                                                                                        ; clk    ; _50Mclk    ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------+--------+------------+


+--------------------------------------------------------------------------------------+
; th                                                                                   ;
+---------------+-------------+-----------+----------+----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                   ; To Clock ;
+---------------+-------------+-----------+----------+----------------------+----------+
; N/A           ; None        ; 0.794 ns  ; eoc      ; ADctrl:inst3|cs.101  ; _50Mclk  ;
; N/A           ; None        ; 0.563 ns  ; eoc      ; ADctrl:inst3|cs.100  ; _50Mclk  ;
; N/A           ; None        ; 0.519 ns  ; eoc      ; ADctrl:inst3|cs.011  ; _50Mclk  ;
; N/A           ; None        ; -0.518 ns ; ADdin[3] ; ADdff8:inst4|dout[3] ; _50Mclk  ;
; N/A           ; None        ; -0.573 ns ; ADdin[1] ; ADdff8:inst4|dout[1] ; _50Mclk  ;
; N/A           ; None        ; -0.592 ns ; ADdin[2] ; ADdff8:inst4|dout[2] ; _50Mclk  ;
; N/A           ; None        ; -0.616 ns ; ADdin[6] ; ADdff8:inst4|dout[6] ; _50Mclk  ;
; N/A           ; None        ; -0.626 ns ; ADdin[0] ; ADdff8:inst4|dout[0] ; _50Mclk  ;
; N/A           ; None        ; -0.657 ns ; ADdin[7] ; ADdff8:inst4|dout[7] ; _50Mclk  ;
; N/A           ; None        ; -0.784 ns ; ADdin[5] ; ADdff8:inst4|dout[5] ; _50Mclk  ;
; N/A           ; None        ; -0.995 ns ; ADdin[4] ; ADdff8:inst4|dout[4] ; _50Mclk  ;
+---------------+-------------+-----------+----------+----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 25 16:06:38 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw6 -c hw6 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "serial_out:inst13|store[23]~latch" is a latch
    Warning: Node "serial_out:inst13|store[22]~latch" is a latch
    Warning: Node "serial_out:inst13|store[21]~latch" is a latch
    Warning: Node "serial_out:inst13|store[20]~latch" is a latch
    Warning: Node "serial_out:inst13|store[19]~latch" is a latch
    Warning: Node "serial_out:inst13|store[18]~latch" is a latch
    Warning: Node "serial_out:inst13|store[17]~latch" is a latch
    Warning: Node "serial_out:inst13|store[16]~latch" is a latch
    Warning: Node "serial_out:inst13|store[15]~latch" is a latch
    Warning: Node "serial_out:inst13|store[14]~latch" is a latch
    Warning: Node "serial_out:inst13|store[13]~latch" is a latch
    Warning: Node "serial_out:inst13|store[12]~latch" is a latch
    Warning: Node "serial_out:inst13|store[11]~latch" is a latch
    Warning: Node "serial_out:inst13|store[10]~latch" is a latch
    Warning: Node "serial_out:inst13|store[9]~latch" is a latch
    Warning: Node "serial_out:inst13|store[8]~latch" is a latch
    Warning: Node "serial_out:inst13|store[7]~latch" is a latch
    Warning: Node "serial_out:inst13|store[6]~latch" is a latch
    Warning: Node "serial_out:inst13|store[5]~latch" is a latch
    Warning: Node "serial_out:inst13|store[4]~latch" is a latch
    Warning: Node "serial_out:inst13|store[3]~latch" is a latch
    Warning: Node "serial_out:inst13|store[2]~latch" is a latch
    Warning: Node "serial_out:inst13|store[1]~latch" is a latch
    Warning: Node "serial_out:inst13|store[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "_50Mclk" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "FDIV50K:inst9|fout" as buffer
    Info: Detected ripple clock "FDIV10:inst7|fout" as buffer
    Info: Detected ripple clock "LEDctrl:inst10|state.001" as buffer
    Info: Detected ripple clock "FDIV25K:inst8|fout" as buffer
Info: Clock "_50Mclk" has Internal fmax of 170.18 MHz between source register "FDIV10:inst7|count[25]" and destination register "FDIV10:inst7|fout" (period= 5.876 ns)
    Info: + Longest register to register delay is 2.628 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y16_N19; Fanout = 3; REG Node = 'FDIV10:inst7|count[25]'
        Info: 2: + IC(1.021 ns) + CELL(0.275 ns) = 1.296 ns; Loc. = LCCOMB_X19_Y17_N20; Fanout = 1; COMB Node = 'FDIV10:inst7|LessThan1~0'
        Info: 3: + IC(0.258 ns) + CELL(0.275 ns) = 1.829 ns; Loc. = LCCOMB_X19_Y17_N24; Fanout = 2; COMB Node = 'FDIV10:inst7|LessThan1~2'
        Info: 4: + IC(0.277 ns) + CELL(0.438 ns) = 2.544 ns; Loc. = LCCOMB_X19_Y17_N6; Fanout = 1; COMB Node = 'FDIV10:inst7|LessThan1~10'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.628 ns; Loc. = LCFF_X19_Y17_N7; Fanout = 3; REG Node = 'FDIV10:inst7|fout'
        Info: Total cell delay = 1.072 ns ( 40.79 % )
        Info: Total interconnect delay = 1.556 ns ( 59.21 % )
    Info: - Smallest clock skew is -0.096 ns
        Info: + Shortest clock path from clock "_50Mclk" to destination register is 2.584 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = '_50Mclk'
            Info: 2: + IC(1.048 ns) + CELL(0.537 ns) = 2.584 ns; Loc. = LCFF_X19_Y17_N7; Fanout = 3; REG Node = 'FDIV10:inst7|fout'
            Info: Total cell delay = 1.536 ns ( 59.44 % )
            Info: Total interconnect delay = 1.048 ns ( 40.56 % )
        Info: - Longest clock path from clock "_50Mclk" to source register is 2.680 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = '_50Mclk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 156; COMB Node = '_50Mclk~clkctrl'
            Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X18_Y16_N19; Fanout = 3; REG Node = 'FDIV10:inst7|count[25]'
            Info: Total cell delay = 1.536 ns ( 57.31 % )
            Info: Total interconnect delay = 1.144 ns ( 42.69 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "_50Mclk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "FDIV10:inst7|fout" and destination pin or register "oneshot:inst12|cs.00" for clock "_50Mclk" (Hold time is 2.933 ns)
    Info: + Largest clock skew is 4.887 ns
        Info: + Longest clock path from clock "_50Mclk" to destination register is 7.471 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = '_50Mclk'
            Info: 2: + IC(1.568 ns) + CELL(0.787 ns) = 3.354 ns; Loc. = LCFF_X29_Y17_N31; Fanout = 3; REG Node = 'FDIV25K:inst8|fout'
            Info: 3: + IC(2.561 ns) + CELL(0.000 ns) = 5.915 ns; Loc. = CLKCTRL_G13; Fanout = 33; COMB Node = 'FDIV25K:inst8|fout~clkctrl'
            Info: 4: + IC(1.019 ns) + CELL(0.537 ns) = 7.471 ns; Loc. = LCFF_X33_Y16_N1; Fanout = 1; REG Node = 'oneshot:inst12|cs.00'
            Info: Total cell delay = 2.323 ns ( 31.09 % )
            Info: Total interconnect delay = 5.148 ns ( 68.91 % )
        Info: - Shortest clock path from clock "_50Mclk" to source register is 2.584 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = '_50Mclk'
            Info: 2: + IC(1.048 ns) + CELL(0.537 ns) = 2.584 ns; Loc. = LCFF_X19_Y17_N7; Fanout = 3; REG Node = 'FDIV10:inst7|fout'
            Info: Total cell delay = 1.536 ns ( 59.44 % )
            Info: Total interconnect delay = 1.048 ns ( 40.56 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.970 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y17_N7; Fanout = 3; REG Node = 'FDIV10:inst7|fout'
        Info: 2: + IC(1.737 ns) + CELL(0.149 ns) = 1.886 ns; Loc. = LCCOMB_X33_Y16_N0; Fanout = 1; COMB Node = 'oneshot:inst12|Selector0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.970 ns; Loc. = LCFF_X33_Y16_N1; Fanout = 1; REG Node = 'oneshot:inst12|cs.00'
        Info: Total cell delay = 0.233 ns ( 11.83 % )
        Info: Total interconnect delay = 1.737 ns ( 88.17 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "ADdff8:inst4|dout[4]" (data pin = "ADdin[4]", clock pin = "_50Mclk") is 1.225 ns
    Info: + Longest pin to register delay is 7.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_H23; Fanout = 1; PIN Node = 'ADdin[4]'
        Info: 2: + IC(6.414 ns) + CELL(0.366 ns) = 7.632 ns; Loc. = LCFF_X27_Y10_N23; Fanout = 1; REG Node = 'ADdff8:inst4|dout[4]'
        Info: Total cell delay = 1.218 ns ( 15.96 % )
        Info: Total interconnect delay = 6.414 ns ( 84.04 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "_50Mclk" to destination register is 6.371 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = '_50Mclk'
        Info: 2: + IC(1.440 ns) + CELL(0.787 ns) = 3.226 ns; Loc. = LCFF_X41_Y18_N21; Fanout = 2; REG Node = 'FDIV50K:inst9|fout'
        Info: 3: + IC(1.597 ns) + CELL(0.000 ns) = 4.823 ns; Loc. = CLKCTRL_G5; Fanout = 14; COMB Node = 'FDIV50K:inst9|fout~clkctrl'
        Info: 4: + IC(1.011 ns) + CELL(0.537 ns) = 6.371 ns; Loc. = LCFF_X27_Y10_N23; Fanout = 1; REG Node = 'ADdff8:inst4|dout[4]'
        Info: Total cell delay = 2.323 ns ( 36.46 % )
        Info: Total interconnect delay = 4.048 ns ( 63.54 % )
Info: tco from clock "_50Mclk" to destination pin "Data" through register "serial_out:inst13|store[23]~latch" is 14.237 ns
    Info: + Longest clock path from clock "_50Mclk" to source register is 7.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = '_50Mclk'
        Info: 2: + IC(1.568 ns) + CELL(0.787 ns) = 3.354 ns; Loc. = LCFF_X29_Y17_N31; Fanout = 3; REG Node = 'FDIV25K:inst8|fout'
        Info: 3: + IC(1.014 ns) + CELL(0.787 ns) = 5.155 ns; Loc. = LCFF_X33_Y16_N23; Fanout = 25; REG Node = 'LEDctrl:inst10|state.001'
        Info: 4: + IC(1.334 ns) + CELL(0.000 ns) = 6.489 ns; Loc. = CLKCTRL_G12; Fanout = 47; COMB Node = 'LEDctrl:inst10|state.001~clkctrl'
        Info: 5: + IC(1.359 ns) + CELL(0.150 ns) = 7.998 ns; Loc. = LCCOMB_X23_Y10_N30; Fanout = 2; REG Node = 'serial_out:inst13|store[23]~latch'
        Info: Total cell delay = 2.723 ns ( 34.05 % )
        Info: Total interconnect delay = 5.275 ns ( 65.95 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.239 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y10_N30; Fanout = 2; REG Node = 'serial_out:inst13|store[23]~latch'
        Info: 2: + IC(0.435 ns) + CELL(0.438 ns) = 0.873 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 1; COMB Node = 'serial_out:inst13|store[23]~head_lut'
        Info: 3: + IC(2.744 ns) + CELL(2.622 ns) = 6.239 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'Data'
        Info: Total cell delay = 3.060 ns ( 49.05 % )
        Info: Total interconnect delay = 3.179 ns ( 50.95 % )
Info: th for register "ADctrl:inst3|cs.101" (data pin = "eoc", clock pin = "_50Mclk") is 0.794 ns
    Info: + Longest clock path from clock "_50Mclk" to destination register is 6.393 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = '_50Mclk'
        Info: 2: + IC(1.440 ns) + CELL(0.787 ns) = 3.226 ns; Loc. = LCFF_X41_Y18_N21; Fanout = 2; REG Node = 'FDIV50K:inst9|fout'
        Info: 3: + IC(1.597 ns) + CELL(0.000 ns) = 4.823 ns; Loc. = CLKCTRL_G5; Fanout = 14; COMB Node = 'FDIV50K:inst9|fout~clkctrl'
        Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.393 ns; Loc. = LCFF_X64_Y31_N15; Fanout = 9; REG Node = 'ADctrl:inst3|cs.101'
        Info: Total cell delay = 2.323 ns ( 36.34 % )
        Info: Total interconnect delay = 4.070 ns ( 63.66 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 5.865 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_F24; Fanout = 3; PIN Node = 'eoc'
        Info: 2: + IC(4.769 ns) + CELL(0.150 ns) = 5.781 ns; Loc. = LCCOMB_X64_Y31_N14; Fanout = 1; COMB Node = 'ADctrl:inst3|ns.101~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.865 ns; Loc. = LCFF_X64_Y31_N15; Fanout = 9; REG Node = 'ADctrl:inst3|cs.101'
        Info: Total cell delay = 1.096 ns ( 18.69 % )
        Info: Total interconnect delay = 4.769 ns ( 81.31 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Mon Nov 25 16:06:39 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


