// Seed: 2746601944
macromodule module_0 (
    input tri0 id_0,
    id_11,
    input supply1 id_1,
    input wor id_2,
    input wire id_3,
    output wand id_4,
    input tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri id_9
);
  assign id_4 = id_3;
  wire id_12;
  assign module_1.id_9 = 0;
  genvar id_13;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri0 id_5
);
  id_7(
      .id_0(-1), .id_1(id_5), .id_2(-1)
  );
  wire id_8;
  wor  id_9 = -1, id_10;
  wire id_11, id_12;
  wire id_13;
  wire id_14;
  wire id_15;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_3,
      id_2,
      id_3,
      id_0,
      id_3,
      id_1,
      id_4
  );
endmodule
