{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664636412361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664636412362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 23:00:12 2022 " "Processing started: Sat Oct 01 23:00:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664636412362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664636412362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664636412362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1664636412904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.v 1 1 " "Found 1 design units, including 1 entities, in source file subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes " "Found entity 1: subBytes" {  } { { "subBytes.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/subBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRows " "Found entity 1: shiftRows" {  } { { "shiftRows.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/shiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "sbox.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/sbox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.v 1 1 " "Found 1 design units, including 1 entities, in source file mixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 mixColumns " "Found entity 1: mixColumns" {  } { { "mixColumns.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412957 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "new keyExpansion.v(14) " "Verilog HDL Declaration warning at keyExpansion.v(14): \"new\" is SystemVerilog-2005 keyword" {  } { { "keyExpansion.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/keyExpansion.v" 14 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1664636412958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexpansion.v 1 1 " "Found 1 design units, including 1 entities, in source file keyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyExpansion " "Found entity 1: keyExpansion" {  } { { "keyExpansion.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/keyExpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversesubbytes.v 1 1 " "Found 1 design units, including 1 entities, in source file inversesubbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 inverseSubBytes " "Found entity 1: inverseSubBytes" {  } { { "inverseSubBytes.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/inverseSubBytes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverseshiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file inverseshiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 inverseShiftRows " "Found entity 1: inverseShiftRows" {  } { { "inverseShiftRows.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/inverseShiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversesbox.v 1 1 " "Found 1 design units, including 1 entities, in source file inversesbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 inverseSbox " "Found entity 1: inverseSbox" {  } { { "inverseSbox.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/inverseSbox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversemixcolumns.v 1 1 " "Found 1 design units, including 1 entities, in source file inversemixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 inverseMixColumns " "Found entity 1: inverseMixColumns" {  } { { "inverseMixColumns.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/inverseMixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encryptround.v 1 1 " "Found 1 design units, including 1 entities, in source file encryptround.v" { { "Info" "ISGN_ENTITY_NAME" "1 encryptRound " "Found entity 1: encryptRound" {  } { { "encryptRound.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/encryptRound.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decryptround.v 1 1 " "Found 1 design units, including 1 entities, in source file decryptround.v" { { "Info" "ISGN_ENTITY_NAME" "1 decryptRound " "Found entity 1: decryptRound" {  } { { "decryptRound.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/decryptRound.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_encrypt.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_encrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Encrypt " "Found entity 1: AES_Encrypt" {  } { { "AES_Encrypt.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES_Encrypt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_decrypt.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_decrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Decrypt " "Found entity 1: AES_Decrypt" {  } { { "AES_Decrypt.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES_Decrypt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_data_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_data_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_data_tb " "Found entity 1: aes_data_tb" {  } { { "aes_data_tb.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/aes_data_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.v 1 1 " "Found 1 design units, including 1 entities, in source file aes.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "AES.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.v 1 1 " "Found 1 design units, including 1 entities, in source file addroundkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "addRoundKey.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/addRoundKey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412982 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram_128x32.v(19) " "Verilog HDL information at ram_128x32.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "ram_128x32.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/ram_128x32.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1664636412984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_128x32.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_128x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_128x32 " "Found entity 1: ram_128x32" {  } { { "ram_128x32.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/ram_128x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_code.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_code " "Found entity 1: TX_code" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_code.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_code " "Found entity 1: RX_code" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX rx rs232.v(3) " "Verilog HDL Declaration information at rs232.v(3): object \"RX\" differs only in case from object \"rx\" in the same scope" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1664636412991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX tx rs232.v(4) " "Verilog HDL Declaration information at rs232.v(4): object \"TX\" differs only in case from object \"tx\" in the same scope" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1664636412991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232 " "Found entity 1: rs232" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636412993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636412993 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "port_b_out packed rs232.v(11) " "Verilog HDL Port Declaration warning at rs232.v(11): data type declaration for \"port_b_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1664636413001 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "port_b_out rs232.v(4) " "HDL info at rs232.v(4): see declaration for object \"port_b_out\"" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664636413001 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_out packed RX_code.v(132) " "Verilog HDL Port Declaration warning at RX_code.v(132): data type declaration for \"data_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 132 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1664636413001 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_out RX_code.v(4) " "HDL info at RX_code.v(4): see declaration for object \"data_out\"" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664636413001 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ram_out packed RX_code.v(9) " "Verilog HDL Port Declaration warning at RX_code.v(9): data type declaration for \"ram_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1664636413001 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ram_out RX_code.v(4) " "HDL info at RX_code.v(4): see declaration for object \"ram_out\"" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664636413001 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_in packed TX_code.v(7) " "Verilog HDL Port Declaration warning at TX_code.v(7): data type declaration for \"data_in\" declares packed dimensions but the port declaration declaration does not" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1664636413003 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_in TX_code.v(4) " "HDL info at TX_code.v(4): see declaration for object \"data_in\"" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664636413003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1664636413050 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mcu.v(12) " "Output port \"HEX0\" at mcu.v(12) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1664636413051 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mcu.v(13) " "Output port \"HEX1\" at mcu.v(13) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1664636413051 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.v(14) " "Output port \"HEX2\" at mcu.v(14) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1664636413051 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.v(15) " "Output port \"HEX3\" at mcu.v(15) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1664636413051 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9..8\] mcu.v(18) " "Output port \"LED\[9..8\]\" at mcu.v(18) has no driver" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1664636413051 "|mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232 rs232:f_rs232 " "Elaborating entity \"rs232\" for hierarchy \"rs232:f_rs232\"" {  } { { "mcu.v" "f_rs232" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_code rs232:f_rs232\|RX_code:rx " "Elaborating entity \"RX_code\" for hierarchy \"rs232:f_rs232\|RX_code:rx\"" {  } { { "rs232.v" "rx" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413054 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_finish RX_code.v(8) " "Verilog HDL or VHDL warning at RX_code.v(8): object \"load_finish\" assigned a value but never read" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1664636413055 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en RX_code.v(14) " "Verilog HDL or VHDL warning at RX_code.v(14): object \"en\" assigned a value but never read" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1664636413055 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RX_code.v(58) " "Verilog HDL assignment warning at RX_code.v(58): truncated value with size 32 to match size of target (13)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664636413056 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RX_code.v(78) " "Verilog HDL assignment warning at RX_code.v(78): truncated value with size 32 to match size of target (13)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664636413056 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 RX_code.v(93) " "Verilog HDL assignment warning at RX_code.v(93): truncated value with size 32 to match size of target (21)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664636413056 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RX_code.v(103) " "Verilog HDL assignment warning at RX_code.v(103): truncated value with size 32 to match size of target (5)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664636413057 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RX_code.v(113) " "Verilog HDL assignment warning at RX_code.v(113): truncated value with size 32 to match size of target (5)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664636413057 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_128x32 rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM " "Elaborating entity \"ram_128x32\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\"" {  } { { "RX_code.v" "RAM" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/RX_code.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes " "Elaborating entity \"AES\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\"" {  } { { "ram_128x32.v" "aes" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/ram_128x32.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_Encrypt rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a " "Elaborating entity \"AES_Encrypt\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\"" {  } { { "AES.v" "a" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyExpansion rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|keyExpansion:ke " "Elaborating entity \"keyExpansion\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|keyExpansion:ke\"" {  } { { "AES_Encrypt.v" "ke" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES_Encrypt.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addRoundKey rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|addRoundKey:addrk1 " "Elaborating entity \"addRoundKey\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|addRoundKey:addrk1\"" {  } { { "AES_Encrypt.v" "addrk1" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES_Encrypt.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encryptRound rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er " "Elaborating entity \"encryptRound\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\"" {  } { { "AES_Encrypt.v" "loop\[1\].er" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES_Encrypt.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subBytes rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\|subBytes:s " "Elaborating entity \"subBytes\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\|subBytes:s\"" {  } { { "encryptRound.v" "s" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/encryptRound.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\|subBytes:s\|sbox:sub_Bytes\[0\].s " "Elaborating entity \"sbox\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\|subBytes:s\|sbox:sub_Bytes\[0\].s\"" {  } { { "subBytes.v" "sub_Bytes\[0\].s" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/subBytes.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRows rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\|shiftRows:r " "Elaborating entity \"shiftRows\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\|shiftRows:r\"" {  } { { "encryptRound.v" "r" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/encryptRound.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixColumns rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\|mixColumns:m " "Elaborating entity \"mixColumns\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Encrypt:a\|encryptRound:loop\[1\].er\|mixColumns:m\"" {  } { { "encryptRound.v" "m" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/encryptRound.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_Decrypt rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2 " "Elaborating entity \"AES_Decrypt\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\"" {  } { { "AES.v" "a2" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decryptRound rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr " "Elaborating entity \"decryptRound\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\"" {  } { { "AES_Decrypt.v" "loop\[1\].dr" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/AES_Decrypt.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverseShiftRows rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\|inverseShiftRows:r " "Elaborating entity \"inverseShiftRows\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\|inverseShiftRows:r\"" {  } { { "decryptRound.v" "r" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/decryptRound.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverseSubBytes rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\|inverseSubBytes:s " "Elaborating entity \"inverseSubBytes\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\|inverseSubBytes:s\"" {  } { { "decryptRound.v" "s" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/decryptRound.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverseSbox rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\|inverseSubBytes:s\|inverseSbox:sub_Bytes\[0\].s " "Elaborating entity \"inverseSbox\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\|inverseSubBytes:s\|inverseSbox:sub_Bytes\[0\].s\"" {  } { { "inverseSubBytes.v" "sub_Bytes\[0\].s" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/inverseSubBytes.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverseMixColumns rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\|inverseMixColumns:m " "Elaborating entity \"inverseMixColumns\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|AES:aes\|AES_Decrypt:a2\|decryptRound:loop\[1\].dr\|inverseMixColumns:m\"" {  } { { "decryptRound.v" "m" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/decryptRound.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|altsyncram:ram\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|altsyncram:ram\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|altsyncram:ram\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|altsyncram:ram\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664636413685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|altsyncram:ram\[0\]\[31\]__1 " "Instantiated megafunction \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|altsyncram:ram\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413685 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1664636413685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_brd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_brd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_brd1 " "Found entity 1: altsyncram_brd1" {  } { { "db/altsyncram_brd1.tdf" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/db/altsyncram_brd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664636413752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664636413752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_brd1 rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|altsyncram:ram\[0\]\[31\]__1\|altsyncram_brd1:auto_generated " "Elaborating entity \"altsyncram_brd1\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|ram_128x32:RAM\|altsyncram:ram\[0\]\[31\]__1\|altsyncram_brd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/taiju/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_code rs232:f_rs232\|TX_code:tx " "Elaborating entity \"TX_code\" for hierarchy \"rs232:f_rs232\|TX_code:tx\"" {  } { { "rs232.v" "tx" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/rs232.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664636413756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TX_code.v(68) " "Verilog HDL assignment warning at TX_code.v(68): truncated value with size 32 to match size of target (13)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664636413758 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TX_code.v(88) " "Verilog HDL assignment warning at TX_code.v(88): truncated value with size 32 to match size of target (5)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664636413758 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TX_code.v(105) " "Verilog HDL assignment warning at TX_code.v(105): truncated value with size 32 to match size of target (5)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/TX_code.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664636413758 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1664636416014 "|mcu|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1664636416014 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1664636416131 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1664636416325 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/user/just/Documents/GitHub/rs232_AES/de0/output_files/mcu.map.smsg " "Generated suppressed messages file E:/user/just/Documents/GitHub/rs232_AES/de0/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1664636416452 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1664636416651 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664636416651 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664636416754 "|mcu|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664636416754 "|mcu|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664636416754 "|mcu|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664636416754 "|mcu|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664636416754 "|mcu|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664636416754 "|mcu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664636416754 "|mcu|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664636416754 "|mcu|BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[2\] " "No output dependent on input pin \"BTN\[2\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664636416754 "|mcu|BTN[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1664636416754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1664636416755 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1664636416755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "298 " "Implemented 298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1664636416755 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1664636416755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1664636416755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664636416789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 23:00:16 2022 " "Processing ended: Sat Oct 01 23:00:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664636416789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664636416789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664636416789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664636416789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664636418486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664636418487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 23:00:18 2022 " "Processing started: Sat Oct 01 23:00:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664636418487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1664636418487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mcu -c mcu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1664636418487 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1664636418579 ""}
{ "Info" "0" "" "Project  = mcu" {  } {  } 0 0 "Project  = mcu" 0 0 "Fitter" 0 0 1664636418580 ""}
{ "Info" "0" "" "Revision = mcu" {  } {  } 0 0 "Revision = mcu" 0 0 "Fitter" 0 0 1664636418580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1664636418672 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mcu EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"mcu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1664636418683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1664636418728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1664636418728 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1664636418820 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1664636418829 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1664636419090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1664636419090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1664636419090 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1664636419090 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/users/taiju/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/taiju/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 1873 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1664636419093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/users/taiju/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/taiju/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 1875 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1664636419093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/users/taiju/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/taiju/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 1877 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1664636419093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/users/taiju/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/taiju/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 1879 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1664636419093 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/users/taiju/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/taiju/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 1881 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1664636419093 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1664636419093 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1664636419095 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1664636419097 ""}
{ "Info" "ISTA_SDC_FOUND" "mcu.sdc " "Reading SDC File: 'mcu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1664636419961 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mcu.sdc 9 CLOCK_50 port " "Ignored filter at mcu.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1664636419964 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock mcu.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at mcu.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1664636419964 ""}  } { { "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1664636419964 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1664636419965 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1664636419965 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1664636419969 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1664636419970 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1664636420000 ""}  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.v" 9 0 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 0 { 0 ""} 0 1867 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1664636420000 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1664636420215 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1664636420216 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1664636420216 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1664636420217 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1664636420218 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1664636420219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1664636420219 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1664636420220 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1664636420249 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1664636420250 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1664636420250 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664636420322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1664636420927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664636421081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1664636421091 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1664636421976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664636421976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1664636422381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/de0/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1664636422988 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1664636422988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664636423704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1664636423704 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1664636423704 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1664636423722 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1664636423764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1664636424079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1664636424119 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1664636424280 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664636424797 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/user/just/Documents/GitHub/rs232_AES/de0/output_files/mcu.fit.smsg " "Generated suppressed messages file E:/user/just/Documents/GitHub/rs232_AES/de0/output_files/mcu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1664636425743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5356 " "Peak virtual memory: 5356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664636426128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 23:00:26 2022 " "Processing ended: Sat Oct 01 23:00:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664636426128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664636426128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664636426128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1664636426128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1664636427807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664636427808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 23:00:27 2022 " "Processing started: Sat Oct 01 23:00:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664636427808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1664636427808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mcu -c mcu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1664636427808 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1664636428824 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1664636428847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664636429234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 23:00:29 2022 " "Processing ended: Sat Oct 01 23:00:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664636429234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664636429234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664636429234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1664636429234 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1664636429823 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1664636431090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664636431091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 23:00:30 2022 " "Processing started: Sat Oct 01 23:00:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664636431091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664636431091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mcu -c mcu " "Command: quartus_sta mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664636431091 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1664636431198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1664636431420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1664636431472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1664636431472 ""}
{ "Info" "ISTA_SDC_FOUND" "mcu.sdc " "Reading SDC File: 'mcu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1664636431666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mcu.sdc 9 CLOCK_50 port " "Ignored filter at mcu.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1664636431669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock mcu.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at mcu.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1664636431669 ""}  } { { "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/de0/mcu.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1664636431669 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1664636431669 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1664636431671 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1664636431672 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1664636431672 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1664636431787 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1664636431788 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1664636431796 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1664636431826 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1664636431826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.634 " "Worst-case setup slack is -3.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636431828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636431828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.634            -387.224 CLK  " "   -3.634            -387.224 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636431828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1664636431828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636431837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636431837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 CLK  " "    0.309               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636431837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1664636431837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1664636431840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1664636431848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636431953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636431953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -216.696 CLK  " "   -3.000            -216.696 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636431953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1664636431953 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1664636432008 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1664636432030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1664636432471 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432539 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1664636432550 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1664636432550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.165 " "Worst-case setup slack is -3.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.165            -326.922 CLK  " "   -3.165            -326.922 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1664636432557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 CLK  " "    0.306               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1664636432562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1664636432572 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1664636432576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -216.696 CLK  " "   -3.000            -216.696 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1664636432583 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1664636432652 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432764 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1664636432766 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1664636432766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.398 " "Worst-case setup slack is -1.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.398            -123.728 CLK  " "   -1.398            -123.728 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1664636432771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 CLK  " "    0.146               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1664636432777 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1664636432784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1664636432788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -223.984 CLK  " "   -3.000            -223.984 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1664636432795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1664636432795 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1664636433046 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1664636433047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664636433149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 23:00:33 2022 " "Processing ended: Sat Oct 01 23:00:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664636433149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664636433149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664636433149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664636433149 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664636434919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664636434921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 23:00:34 2022 " "Processing started: Sat Oct 01 23:00:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664636434921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664636434921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mcu -c mcu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664636434921 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_6_1200mv_85c_slow.vo E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/ simulation " "Generated file mcu_6_1200mv_85c_slow.vo in folder \"E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1664636435564 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_6_1200mv_0c_slow.vo E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/ simulation " "Generated file mcu_6_1200mv_0c_slow.vo in folder \"E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1664636435648 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_min_1200mv_0c_fast.vo E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/ simulation " "Generated file mcu_min_1200mv_0c_fast.vo in folder \"E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1664636435741 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu.vo E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/ simulation " "Generated file mcu.vo in folder \"E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1664636435822 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_6_1200mv_85c_v_slow.sdo E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/ simulation " "Generated file mcu_6_1200mv_85c_v_slow.sdo in folder \"E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1664636435898 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_6_1200mv_0c_v_slow.sdo E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/ simulation " "Generated file mcu_6_1200mv_0c_v_slow.sdo in folder \"E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1664636435986 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_min_1200mv_0c_v_fast.sdo E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/ simulation " "Generated file mcu_min_1200mv_0c_v_fast.sdo in folder \"E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1664636436074 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_v.sdo E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/ simulation " "Generated file mcu_v.sdo in folder \"E:/user/just/Documents/GitHub/rs232_AES/de0/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1664636436146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664636436218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 23:00:36 2022 " "Processing ended: Sat Oct 01 23:00:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664636436218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664636436218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664636436218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664636436218 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus II Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664636436853 ""}
