{
  "cells": [
    {
      "cell_type": "code",
      "execution_count": 1,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "ZnxbKXoQ5kXd",
        "outputId": "77cd81b0-6b0d-4635-de40-5d60c9e0bc94"
      },
      "outputs": [
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Processing coprocessor.vhd...\n",
            "  Successfully processed coprocessor.vhd\n",
            "Processing dbus_monitor.vhd...\n",
            "  Successfully processed dbus_monitor.vhd\n",
            "Processing generic_dpram.vhd...\n",
            "  Successfully processed generic_dpram.vhd\n",
            "Processing ibus_adapter.vhd...\n",
            "  Successfully processed ibus_adapter.vhd\n",
            "Processing intercon.vhd...\n",
            "  Successfully processed intercon.vhd\n",
            "Processing platform.vhd...\n",
            "  Successfully processed platform.vhd\n",
            "Processing program_ram.vhd...\n",
            "  Successfully processed program_ram.vhd\n",
            "Processing scrambler.vhd...\n",
            "  Successfully processed scrambler.vhd\n",
            "Processing timer.vhd...\n",
            "  Successfully processed timer.vhd\n",
            "\n",
            "Done! Results saved to vhdl_dataset.csv\n"
          ]
        }
      ],
      "source": [
        "import requests\n",
        "import re\n",
        "import csv\n",
        "from time import sleep\n",
        "\n",
        "# Konfiguracija\n",
        "GITHUB_API_URL = \"https://api.github.com/repos/lxp32/lxp32-cpu/contents/verify/lxp32/src/platform\"\n",
        "RAW_BASE_URL = \"https://raw.githubusercontent.com/lxp32/lxp32-cpu/develop/verify/lxp32/src/platform/\"\n",
        "OUTPUT_CSV = \"vhdl_dataset.csv\"\n",
        "\n",
        "def get_vhdl_files():\n",
        "    \"\"\"Dohvata listu svih VHDL fajlova sa GitHub-a\"\"\"\n",
        "    response = requests.get(GITHUB_API_URL)\n",
        "    if response.status_code == 200:\n",
        "        files = response.json()\n",
        "        return [file[\"name\"] for file in files if file[\"name\"].endswith(\".vhd\")]\n",
        "    else:\n",
        "        print(f\"Error fetching files: {response.status_code}\")\n",
        "        return []\n",
        "\n",
        "def clean_description(desc):\n",
        "    \"\"\"Čisti opis - uklanja copyright i dekorativne linije\"\"\"\n",
        "    lines = []\n",
        "    for line in desc.split('\\n'):\n",
        "        line = line.strip()\n",
        "        if not line or 'copyright' in line.lower() or line.startswith('---'):\n",
        "            continue\n",
        "        if line.startswith('--'):\n",
        "            line = line[2:].strip()\n",
        "        lines.append(line)\n",
        "    return ' '.join(lines).strip()\n",
        "\n",
        "def extract_content(vhdl_content):\n",
        "    \"\"\"Izdvaja opis i kod iz VHDL sadržaja\"\"\"\n",
        "    # Pronađi početak koda (nakon komentara)\n",
        "    code_start = 0\n",
        "    comment_block = re.search(r'^-{3,}.*?-{3,}', vhdl_content, re.DOTALL)\n",
        "    if comment_block:\n",
        "        code_start = comment_block.end()\n",
        "\n",
        "    # Ekstrakcija opisa\n",
        "    description = clean_description(vhdl_content[:code_start]) if code_start > 0 else \"\"\n",
        "\n",
        "    # Ekstrakcija koda sa očuvanim formatom\n",
        "    code = vhdl_content[code_start:].strip()\n",
        "    # Ukloni linijske komentare ali zadrži nove redove\n",
        "    code = '\\n'.join([line for line in code.split('\\n') if not line.strip().startswith('--')])\n",
        "\n",
        "    return description, code\n",
        "\n",
        "def main():\n",
        "    vhdl_files = get_vhdl_files()\n",
        "\n",
        "    with open(OUTPUT_CSV, 'w', newline='', encoding='utf-8') as csvfile:\n",
        "        writer = csv.writer(csvfile, quoting=csv.QUOTE_ALL, escapechar='\\\\')\n",
        "        writer.writerow(['input', 'output'])  # Header\n",
        "\n",
        "        for filename in vhdl_files:\n",
        "            print(f\"Processing {filename}...\")\n",
        "            raw_url = RAW_BASE_URL + filename\n",
        "            response = requests.get(raw_url)\n",
        "\n",
        "            if response.status_code == 200:\n",
        "                description, code = extract_content(response.text)\n",
        "\n",
        "                if not description:\n",
        "                    description = f\"VHDL component {filename.split('.')[0]}\"\n",
        "\n",
        "                # Čuvanje koda sa originalnim formatiranjem\n",
        "                writer.writerow([description, code])\n",
        "                print(f\"  Successfully processed {filename}\")\n",
        "            else:\n",
        "                print(f\"  Failed to fetch {filename}\")\n",
        "\n",
        "            sleep(1)  # Da izbegnemo rate limiting\n",
        "\n",
        "    print(f\"\\nDone! Results saved to {OUTPUT_CSV}\")\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 2,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "OEhNnkbA-w15",
        "outputId": "b5955f9e-8469-46b6-8bc8-9ab343f2daeb"
      },
      "outputs": [
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Processing olo_base_arb_prio.vhd...\n",
            "  Successfully processed olo_base_arb_prio.vhd\n",
            "Processing olo_base_arb_rr.vhd...\n",
            "  Successfully processed olo_base_arb_rr.vhd\n",
            "Processing olo_base_cam.vhd...\n",
            "  Successfully processed olo_base_cam.vhd\n",
            "Processing olo_base_cc_bits.vhd...\n",
            "  Successfully processed olo_base_cc_bits.vhd\n",
            "Processing olo_base_cc_handshake.vhd...\n",
            "  Successfully processed olo_base_cc_handshake.vhd\n",
            "Processing olo_base_cc_n2xn.vhd...\n",
            "  Successfully processed olo_base_cc_n2xn.vhd\n",
            "Processing olo_base_cc_pulse.vhd...\n",
            "  Successfully processed olo_base_cc_pulse.vhd\n",
            "Processing olo_base_cc_reset.vhd...\n",
            "  Successfully processed olo_base_cc_reset.vhd\n",
            "Processing olo_base_cc_simple.vhd...\n",
            "  Successfully processed olo_base_cc_simple.vhd\n",
            "Processing olo_base_cc_status.vhd...\n",
            "  Successfully processed olo_base_cc_status.vhd\n",
            "Processing olo_base_cc_xn2n.vhd...\n",
            "  Successfully processed olo_base_cc_xn2n.vhd\n",
            "Processing olo_base_crc.vhd...\n",
            "  Successfully processed olo_base_crc.vhd\n",
            "Processing olo_base_decode_firstbit.vhd...\n",
            "  Successfully processed olo_base_decode_firstbit.vhd\n",
            "Processing olo_base_delay.vhd...\n",
            "  Successfully processed olo_base_delay.vhd\n",
            "Processing olo_base_delay_cfg.vhd...\n",
            "  Successfully processed olo_base_delay_cfg.vhd\n",
            "Processing olo_base_dyn_sft.vhd...\n",
            "  Successfully processed olo_base_dyn_sft.vhd\n",
            "Processing olo_base_fifo_async.vhd...\n",
            "  Successfully processed olo_base_fifo_async.vhd\n",
            "Processing olo_base_fifo_packet.vhd...\n",
            "  Successfully processed olo_base_fifo_packet.vhd\n",
            "Processing olo_base_fifo_sync.vhd...\n",
            "  Successfully processed olo_base_fifo_sync.vhd\n",
            "Processing olo_base_flowctrl_handler.vhd...\n",
            "  Successfully processed olo_base_flowctrl_handler.vhd\n",
            "Processing olo_base_pkg_array.vhd...\n",
            "  Successfully processed olo_base_pkg_array.vhd\n",
            "Processing olo_base_pkg_attribute.vhd...\n",
            "  Successfully processed olo_base_pkg_attribute.vhd\n",
            "Processing olo_base_pkg_logic.vhd...\n",
            "  Successfully processed olo_base_pkg_logic.vhd\n",
            "Processing olo_base_pkg_math.vhd...\n",
            "  Successfully processed olo_base_pkg_math.vhd\n",
            "Processing olo_base_pkg_string.vhd...\n",
            "  Successfully processed olo_base_pkg_string.vhd\n",
            "Processing olo_base_pl_stage.vhd...\n",
            "  Successfully processed olo_base_pl_stage.vhd\n",
            "Processing olo_base_prbs.vhd...\n",
            "  Successfully processed olo_base_prbs.vhd\n",
            "Processing olo_base_ram_sdp.vhd...\n",
            "  Successfully processed olo_base_ram_sdp.vhd\n",
            "Processing olo_base_ram_sp.vhd...\n",
            "  Successfully processed olo_base_ram_sp.vhd\n",
            "Processing olo_base_ram_tdp.vhd...\n",
            "  Successfully processed olo_base_ram_tdp.vhd\n",
            "Processing olo_base_reset_gen.vhd...\n",
            "  Successfully processed olo_base_reset_gen.vhd\n",
            "Processing olo_base_strobe_div.vhd...\n",
            "  Successfully processed olo_base_strobe_div.vhd\n",
            "Processing olo_base_strobe_gen.vhd...\n",
            "  Successfully processed olo_base_strobe_gen.vhd\n",
            "Processing olo_base_tdm_mux.vhd...\n",
            "  Successfully processed olo_base_tdm_mux.vhd\n",
            "Processing olo_base_wconv_n2m.vhd...\n",
            "  Successfully processed olo_base_wconv_n2m.vhd\n",
            "Processing olo_base_wconv_n2xn.vhd...\n",
            "  Successfully processed olo_base_wconv_n2xn.vhd\n",
            "Processing olo_base_wconv_xn2n.vhd...\n",
            "  Successfully processed olo_base_wconv_xn2n.vhd\n",
            "\n",
            "Done! Results saved to open_logic_vhdl_dataset.csv\n"
          ]
        }
      ],
      "source": [
        "import requests\n",
        "import re\n",
        "import csv\n",
        "from time import sleep\n",
        "from urllib.parse import unquote\n",
        "\n",
        "# Konfiguracija\n",
        "GITHUB_API_URL = \"https://api.github.com/repos/open-logic/open-logic/contents/src/base/vhdl\"\n",
        "RAW_BASE_URL = \"https://raw.githubusercontent.com/open-logic/open-logic/main/src/base/vhdl/\"\n",
        "DOCS_BASE_URL = \"https://raw.githubusercontent.com/open-logic/open-logic/main/doc/base/\"\n",
        "OUTPUT_CSV = \"open_logic_vhdl_dataset.csv\"\n",
        "\n",
        "def get_vhdl_files():\n",
        "    \"\"\"Dohvata listu svih VHDL fajlova sa GitHub-a\"\"\"\n",
        "    response = requests.get(GITHUB_API_URL)\n",
        "    if response.status_code == 200:\n",
        "        files = response.json()\n",
        "        return [file[\"name\"] for file in files if file[\"name\"].endswith(\".vhd\")]\n",
        "    else:\n",
        "        print(f\"Error fetching files: {response.status_code}\")\n",
        "        return []\n",
        "\n",
        "def extract_md_description(md_content):\n",
        "    \"\"\"Ekstrahira Description dio iz markdown fajla\"\"\"\n",
        "    # Pronađi Description sekciju\n",
        "    desc_match = re.search(\n",
        "        r'^##\\s*Description\\s*$(.*?)(?=^##\\s|\\Z)',\n",
        "        md_content,\n",
        "        re.DOTALL | re.MULTILINE | re.IGNORECASE\n",
        "    )\n",
        "\n",
        "    if not desc_match:\n",
        "        return \"\"\n",
        "\n",
        "    description = desc_match.group(1).strip()\n",
        "\n",
        "    # Ukloni slike i specijalne markdown elemente\n",
        "    description = re.sub(r'!\\[.*?\\]\\(.*?\\)', '', description)\n",
        "    description = re.sub(r'`.*?`', '', description)\n",
        "\n",
        "    # Očisti prazne linije i višestruke razmake\n",
        "    clean_lines = []\n",
        "    for line in description.split('\\n'):\n",
        "        line = line.strip()\n",
        "        if line and not line.startswith('#'):\n",
        "            clean_lines.append(line)\n",
        "\n",
        "    return ' '.join(clean_lines).strip()\n",
        "\n",
        "def get_description_from_docs(vhdl_filename):\n",
        "    \"\"\"Dohvata opis iz odgovarajućeg .md fajla u dokumentaciji\"\"\"\n",
        "    md_filename = vhdl_filename.replace('.vhd', '.md')\n",
        "    doc_url = DOCS_BASE_URL + md_filename\n",
        "\n",
        "    try:\n",
        "        response = requests.get(doc_url)\n",
        "        if response.status_code == 200:\n",
        "            return extract_md_description(response.text)\n",
        "    except Exception as e:\n",
        "        print(f\"  Error fetching docs: {e}\")\n",
        "\n",
        "    return \"\"\n",
        "\n",
        "def extract_vhdl_description(vhdl_content):\n",
        "    \"\"\"Izdvaja Description dio iz VHDL header-a\"\"\"\n",
        "    desc_match = re.search(\n",
        "        r'^-{3,}\\s*Description\\s*-{3,}\\s*(.*?)(?=^-{3,}|\\Z)',\n",
        "        vhdl_content,\n",
        "        re.DOTALL | re.MULTILINE\n",
        "    )\n",
        "\n",
        "    if not desc_match:\n",
        "        return \"\"\n",
        "\n",
        "    description = desc_match.group(1)\n",
        "    clean_lines = []\n",
        "    for line in description.split('\\n'):\n",
        "        line = line.strip()\n",
        "        if line.startswith('--'):\n",
        "            line = line[2:].strip()\n",
        "        if line and not line.startswith('Documentation:') and not line.startswith('Note:'):\n",
        "            clean_lines.append(line)\n",
        "\n",
        "    return ' '.join(clean_lines).strip()\n",
        "\n",
        "def extract_content(vhdl_filename, vhdl_content):\n",
        "    \"\"\"Glavna funkcija za ekstrakciju opisa i koda\"\"\"\n",
        "    # Prvo pokušaj iz VHDL header-a\n",
        "    description = extract_vhdl_description(vhdl_content)\n",
        "\n",
        "    # Ako nema dobrog opisa, pokušaj iz dokumentacije\n",
        "    if not description or len(description.split()) < 10:  # Ako je opis prekratak\n",
        "        description = get_description_from_docs(vhdl_filename)\n",
        "\n",
        "    # Ako i dalje nema opisa, koristi fallback\n",
        "    if not description:\n",
        "        description = f\"VHDL component {vhdl_filename.split('.')[0]}\"\n",
        "\n",
        "    # Ekstrakcija koda\n",
        "    code_start = 0\n",
        "    header_end = re.search(r'^-{3,}\\s*Libraries\\s*-{3,}', vhdl_content, re.MULTILINE | re.IGNORECASE)\n",
        "    if header_end:\n",
        "        code_start = header_end.end()\n",
        "\n",
        "    code = vhdl_content[code_start:].strip()\n",
        "    code = '\\n'.join([line for line in code.split('\\n') if not line.strip().startswith('--')])\n",
        "\n",
        "    return description, code\n",
        "\n",
        "def main():\n",
        "    vhdl_files = get_vhdl_files()\n",
        "\n",
        "    with open(OUTPUT_CSV, 'w', newline='', encoding='utf-8') as csvfile:\n",
        "        writer = csv.writer(csvfile, quoting=csv.QUOTE_ALL)\n",
        "        writer.writerow(['input', 'output'])  # Header\n",
        "\n",
        "        for filename in vhdl_files:\n",
        "            print(f\"Processing {filename}...\")\n",
        "            raw_url = RAW_BASE_URL + filename\n",
        "            response = requests.get(raw_url)\n",
        "\n",
        "            if response.status_code == 200:\n",
        "                description, code = extract_content(filename, response.text)\n",
        "                writer.writerow([description, code])\n",
        "                print(f\"  Successfully processed {filename}\")\n",
        "            else:\n",
        "                print(f\"  Failed to fetch {filename}\")\n",
        "\n",
        "            sleep(1)  # Rate limiting\n",
        "\n",
        "    print(f\"\\nDone! Results saved to {OUTPUT_CSV}\")\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    main()"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 3,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "5VifMeAMDzuU",
        "outputId": "a9ebc005-a7a0-49c1-ec65-d7409088c16f"
      },
      "outputs": [
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Processing olo_intf_clk_meas.vhd...\n",
            "  Successfully processed olo_intf_clk_meas.vhd\n",
            "Processing olo_intf_debounce.vhd...\n",
            "  Successfully processed olo_intf_debounce.vhd\n",
            "Processing olo_intf_i2c_master.vhd...\n",
            "  Successfully processed olo_intf_i2c_master.vhd\n",
            "Processing olo_intf_spi_master.vhd...\n",
            "  Successfully processed olo_intf_spi_master.vhd\n",
            "Processing olo_intf_spi_slave.vhd...\n",
            "  Successfully processed olo_intf_spi_slave.vhd\n",
            "Processing olo_intf_sync.vhd...\n",
            "  Successfully processed olo_intf_sync.vhd\n",
            "Processing olo_intf_uart.vhd...\n",
            "  Successfully processed olo_intf_uart.vhd\n",
            "\n",
            "Done! Results saved to open_logic_intf_vhdl_dataset.csv\n"
          ]
        }
      ],
      "source": [
        "GITHUB_API_URL = \"https://api.github.com/repos/open-logic/open-logic/contents/src/intf/vhdl\"\n",
        "RAW_BASE_URL = \"https://raw.githubusercontent.com/open-logic/open-logic/main/src/intf/vhdl/\"\n",
        "DOCS_BASE_URL = \"https://raw.githubusercontent.com/open-logic/open-logic/main/doc/intf/\"\n",
        "OUTPUT_CSV = \"open_logic_intf_vhdl_dataset.csv\"  # Novi naziv CSV fajla\n",
        "main()"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 4,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "-SRj3RynIqpu",
        "outputId": "41d7ceee-9989-4e0c-e396-11c167ff0467"
      },
      "outputs": [
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Processing olo_axi_lite_slave.vhd...\n",
            "  Successfully processed olo_axi_lite_slave.vhd\n",
            "Processing olo_axi_master_full.vhd...\n",
            "  Successfully processed olo_axi_master_full.vhd\n",
            "Processing olo_axi_master_simple.vhd...\n",
            "  Successfully processed olo_axi_master_simple.vhd\n",
            "Processing olo_axi_pkg_protocol.vhd...\n",
            "  Successfully processed olo_axi_pkg_protocol.vhd\n",
            "Processing olo_axi_pl_stage.vhd...\n",
            "  Successfully processed olo_axi_pl_stage.vhd\n",
            "\n",
            "Done! Results saved to open_logic_axi_vhdl_dataset.csv\n"
          ]
        }
      ],
      "source": [
        "GITHUB_API_URL = \"https://api.github.com/repos/open-logic/open-logic/contents/src/axi/vhdl\"\n",
        "RAW_BASE_URL = \"https://raw.githubusercontent.com/open-logic/open-logic/main/src/axi/vhdl/\"\n",
        "DOCS_BASE_URL = \"https://raw.githubusercontent.com/open-logic/open-logic/main/doc/axi/\"\n",
        "OUTPUT_CSV = \"open_logic_axi_vhdl_dataset.csv\"\n",
        "main()"
      ]
    }
  ],
  "metadata": {
    "accelerator": "GPU",
    "colab": {
      "gpuType": "T4",
      "provenance": []
    },
    "kernelspec": {
      "display_name": "base",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.12.6"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}
