#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Aug 28 13:44:39 2025
# Process ID: 4308
# Current directory: F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/design_1_wrapper.vds
# Journal file: F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/ip_repo/IP_sync_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'analog.com:user:util_clkdiv:1.0'. The one found in IP location 'f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/library/util_clkdiv' will take precedence over the same IP in location f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/library/xilinx/util_clkdiv
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.cache/ip 
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 393.562 ; gain = 15.270
Command: synth_design -top design_1_wrapper -part xc7k325tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 892.902 ; gain = 177.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:3960]
INFO: [Synth 8-6157] synthesizing module 'AD9361_CTRL_imp_9MHREM' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:1126]
INFO: [Synth 8-6157] synthesizing module 'AD9361_1_imp_OOB3I' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_LOGIC_1_1' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_LOGIC_1_1/synth/design_1_LOGIC_1_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (1#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_LOGIC_1_1' (2#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_LOGIC_1_1/synth/design_1_LOGIC_1_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_RAshift16_4_up_0_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RAshift16_4_up_0_0' (3#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_RAshift16_4_up_1_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RAshift16_4_up_1_0' (4#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_RAshift16_4_up_2_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RAshift16_4_up_2_0' (5#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_RAshift16_4_up_3_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RAshift16_4_up_3_0' (6#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_TDD_SYNC1_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_TDD_SYNC1_0/synth/design_1_TDD_SYNC1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (6#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_TDD_SYNC1_0' (7#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_TDD_SYNC1_0/synth/design_1_TDD_SYNC1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_adc_fifo_ad9361_1_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_adc_fifo_ad9361_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adc_fifo_ad9361_1_0' (8#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_adc_fifo_ad9361_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'adc_fifo_ad9361_1' of module 'design_1_adc_fifo_ad9361_1_0' has 30 connections declared, but only 21 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:263]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ad9361_1_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_axi_ad9361_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ad9361_1_0' (9#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_axi_ad9361_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_ad9361_1' of module 'design_1_axi_ad9361_1_0' has 79 connections declared, but only 73 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:285]
INFO: [Synth 8-6157] synthesizing module 'design_1_dac_fifo_ad9361_1_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_dac_fifo_ad9361_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dac_fifo_ad9361_1_0' (10#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_dac_fifo_ad9361_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dac_fifo_ad9361_1' of module 'design_1_dac_fifo_ad9361_1_0' has 38 connections declared, but only 25 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:359]
INFO: [Synth 8-6155] done synthesizing module 'AD9361_1_imp_OOB3I' (11#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'AD9361_2_imp_GMWOOB' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:387]
INFO: [Synth 8-6157] synthesizing module 'design_1_LOGIC_1_2' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_LOGIC_1_2/synth/design_1_LOGIC_1_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_LOGIC_1_2' (12#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_LOGIC_1_2/synth/design_1_LOGIC_1_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_RAshift16_4_up_0_1' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RAshift16_4_up_0_1' (13#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_RAshift16_4_up_1_1' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RAshift16_4_up_1_1' (14#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_RAshift16_4_up_2_1' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RAshift16_4_up_2_1' (15#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_2_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_RAshift16_4_up_3_1' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_3_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RAshift16_4_up_3_1' (16#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_3_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_TDD_SYNC2_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_TDD_SYNC2_0/synth/design_1_TDD_SYNC2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_TDD_SYNC2_0' (17#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_TDD_SYNC2_0/synth/design_1_TDD_SYNC2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_adc_fifo_ad9361_2_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_adc_fifo_ad9361_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adc_fifo_ad9361_2_0' (18#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_adc_fifo_ad9361_2_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'adc_fifo_ad9361_2' of module 'design_1_adc_fifo_ad9361_2_0' has 30 connections declared, but only 21 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:634]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ad9361_2_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_axi_ad9361_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ad9361_2_0' (19#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_axi_ad9361_2_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_ad9361_2' of module 'design_1_axi_ad9361_2_0' has 79 connections declared, but only 73 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:656]
INFO: [Synth 8-6157] synthesizing module 'design_1_dac_fifo_ad9361_2_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_dac_fifo_ad9361_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dac_fifo_ad9361_2_0' (20#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_dac_fifo_ad9361_2_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dac_fifo_ad9361_2' of module 'design_1_dac_fifo_ad9361_2_0' has 38 connections declared, but only 25 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:730]
INFO: [Synth 8-6155] done synthesizing module 'AD9361_2_imp_GMWOOB' (21#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:387]
INFO: [Synth 8-6157] synthesizing module 'AD9361_3_imp_CD210O' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:758]
INFO: [Synth 8-6157] synthesizing module 'design_1_LOGIC_1_3' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_LOGIC_1_3/synth/design_1_LOGIC_1_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_LOGIC_1_3' (22#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_LOGIC_1_3/synth/design_1_LOGIC_1_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_RAshift16_4_up_0_2' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RAshift16_4_up_0_2' (23#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_RAshift16_4_up_1_2' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RAshift16_4_up_1_2' (24#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_1_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_RAshift16_4_up_2_2' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_2_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RAshift16_4_up_2_2' (25#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_2_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_RAshift16_4_up_3_2' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_3_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RAshift16_4_up_3_2' (26#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_RAshift16_4_up_3_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_TDD_SYNC3_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_TDD_SYNC3_0/synth/design_1_TDD_SYNC3_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_TDD_SYNC3_0' (27#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_TDD_SYNC3_0/synth/design_1_TDD_SYNC3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_adc_fifo_ad9361_3_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_adc_fifo_ad9361_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adc_fifo_ad9361_3_0' (28#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_adc_fifo_ad9361_3_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'adc_fifo_ad9361_3' of module 'design_1_adc_fifo_ad9361_3_0' has 30 connections declared, but only 21 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:1002]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ad9361_3_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_axi_ad9361_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ad9361_3_0' (29#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_axi_ad9361_3_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_ad9361_3' of module 'design_1_axi_ad9361_3_0' has 79 connections declared, but only 73 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:1024]
INFO: [Synth 8-6157] synthesizing module 'design_1_dac_fifo_ad9361_3_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_dac_fifo_ad9361_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dac_fifo_ad9361_3_0' (30#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_dac_fifo_ad9361_3_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dac_fifo_ad9361_3' of module 'design_1_dac_fifo_ad9361_3_0' has 38 connections declared, but only 25 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:1098]
INFO: [Synth 8-6155] done synthesizing module 'AD9361_3_imp_CD210O' (31#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:758]
INFO: [Synth 8-6157] synthesizing module 'ad9361_clk_imp_1I4OLDI' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:3912]
INFO: [Synth 8-6157] synthesizing module 'design_1_DATA_rst_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_DATA_rst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_DATA_rst_0' (32#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_DATA_rst_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'DATA_rst' of module 'design_1_DATA_rst_0' has 10 connections declared, but only 7 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:3945]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_DSP_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_clk_DSP_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_DSP_0' (33#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_clk_DSP_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ad9361_clk_imp_1I4OLDI' (34#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:3912]
INFO: [Synth 8-6157] synthesizing module 'design_1_const_0_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_const_0_0/synth/design_1_const_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_const_0_0' (35#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_const_0_0/synth/design_1_const_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'AD9361_CTRL_imp_9MHREM' (36#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:1126]
WARNING: [Synth 8-7023] instance 'AD9361_CTRL' of module 'AD9361_CTRL_imp_9MHREM' has 135 connections declared, but only 122 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:4577]
INFO: [Synth 8-6157] synthesizing module 'AD9364_imp_16ETD7A' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:1834]
INFO: [Synth 8-6157] synthesizing module 'design_1_LOGIC_1_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_LOGIC_1_0/synth/design_1_LOGIC_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_LOGIC_1_0' (37#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_LOGIC_1_0/synth/design_1_LOGIC_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_TDD_SYNC4_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_TDD_SYNC4_0/synth/design_1_TDD_SYNC4_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_TDD_SYNC4_0' (38#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_TDD_SYNC4_0/synth/design_1_TDD_SYNC4_0.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:2022]
INFO: [Synth 8-6157] synthesizing module 'design_1_adc_fifo_ad9364_0_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_adc_fifo_ad9364_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adc_fifo_ad9364_0_0' (39#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_adc_fifo_ad9364_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'adc_fifo_ad9364_0' of module 'design_1_adc_fifo_ad9364_0_0' has 18 connections declared, but only 11 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:2022]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ad9364_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_axi_ad9364_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ad9364_0' (40#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_axi_ad9364_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_ad9364' of module 'design_1_axi_ad9364_0' has 79 connections declared, but only 63 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:2034]
INFO: [Synth 8-6157] synthesizing module 'design_1_dac_fifo_ad9364_0_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_dac_fifo_ad9364_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dac_fifo_ad9364_0_0' (41#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_dac_fifo_ad9364_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dac_fifo_ad9364_0' of module 'design_1_dac_fifo_ad9364_0_0' has 22 connections declared, but only 15 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:2098]
INFO: [Synth 8-6157] synthesizing module 'design_1_divclk_64_rst1_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_divclk_64_rst1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_divclk_64_rst1_0' (42#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_divclk_64_rst1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'divclk_64_rst1' of module 'design_1_divclk_64_rst1_0' has 10 connections declared, but only 6 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:2114]
INFO: [Synth 8-6157] synthesizing module 'design_1_zero_sample_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_zero_sample_0/synth/design_1_zero_sample_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' (42#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zero_sample_0' (43#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_zero_sample_0/synth/design_1_zero_sample_0.v:57]
WARNING: [Synth 8-3848] Net dout in module/entity AD9364_imp_16ETD7A does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:1891]
INFO: [Synth 8-6155] done synthesizing module 'AD9364_imp_16ETD7A' (44#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:1834]
WARNING: [Synth 8-7023] instance 'AD9364' of module 'AD9364_imp_16ETD7A' has 41 connections declared, but only 40 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:4700]
INFO: [Synth 8-6157] synthesizing module 'AXI_Peripheral_imp_1PLQHVD' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:2125]
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_C2C_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_AXI_C2C_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_C2C_0' (45#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_AXI_C2C_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'AXI_C2C' of module 'design_1_AXI_C2C_0' has 62 connections declared, but only 51 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:3217]
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_C2C_axi_periph_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:5135]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_ZROMIB' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:7591]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_ZROMIB' (46#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:7591]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_V0232Q' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:7737]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_V0232Q' (47#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:7737]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_10YWEWG' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:7883]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_10YWEWG' (48#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:7883]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_TJ55SH' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:8029]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_TJ55SH' (49#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:8029]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_12MZ6K5' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:8175]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_12MZ6K5' (50#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:8175]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_RRMVBO' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:8321]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_RRMVBO' (51#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:8321]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_13K8392' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:8467]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_13K8392' (52#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:8467]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_R4PEAF' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:8613]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_R4PEAF' (53#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:8613]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_163HI4F' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:8759]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_163HI4F' (54#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:8759]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_XJTBFI' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:8905]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_XJTBFI' (55#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:8905]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_O5GQEJ' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:9051]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_O5GQEJ' (56#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:9051]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_1F5FHOQ' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:9197]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_1F5FHOQ' (57#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:9197]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_MZRZ1K' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:9329]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_MZRZ1K' (58#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:9329]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_1GLEAX5' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:9475]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_1GLEAX5' (59#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:9475]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_PPCMGD' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:9621]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_PPCMGD' (60#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:9621]
INFO: [Synth 8-6157] synthesizing module 'm15_couplers_imp_1DXDXE4' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:9767]
INFO: [Synth 8-6155] done synthesizing module 'm15_couplers_imp_1DXDXE4' (61#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:9767]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_XT0YB5' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:9913]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_XT0YB5' (62#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:9913]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (63#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_C2C_axi_periph_0' (64#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:5135]
WARNING: [Synth 8-7023] instance 'AXI_C2C_axi_periph' of module 'design_1_AXI_C2C_axi_periph_0' has 357 connections declared, but only 335 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:3269]
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_DMA_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_AXI_DMA_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_DMA_0' (65#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_AXI_DMA_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'AXI_DMA' of module 'design_1_AXI_DMA_0' has 46 connections declared, but only 43 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:3605]
INFO: [Synth 8-6157] synthesizing module 'design_1_Concat_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_Concat_0/synth/design_1_Concat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (66#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Concat_0' (67#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_Concat_0/synth/design_1_Concat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_GND_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_GND_0/synth/design_1_GND_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_GND_0' (68#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_GND_0/synth/design_1_GND_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_VCC_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_VCC_0/synth/design_1_VCC_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_VCC_0' (69#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_VCC_0/synth/design_1_VCC_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_1_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_1_0/synth/design_1_xlconcat_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 16 - type: integer 
	Parameter IN1_WIDTH bound to: 16 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' (69#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_1_0' (70#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_1_0/synth/design_1_xlconcat_1_0.v:58]
WARNING: [Synth 8-3848] Net packed_fifo_wr_sync in module/entity AXI_Peripheral_imp_1PLQHVD does not have driver. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:2642]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Peripheral_imp_1PLQHVD' (71#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:2125]
WARNING: [Synth 8-7023] instance 'AXI_Peripheral' of module 'AXI_Peripheral_imp_1PLQHVD' has 259 connections declared, but only 191 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:4741]
INFO: [Synth 8-6157] synthesizing module 'CLK_AXI_imp_ROVM9' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:3665]
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_reset_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_AXI_reset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_reset_0' (72#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_AXI_reset_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'AXI_reset' of module 'design_1_AXI_reset_0' has 10 connections declared, but only 6 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:3693]
INFO: [Synth 8-6157] synthesizing module 'design_1_CLK_COMMON_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_CLK_COMMON_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CLK_COMMON_0' (73#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_CLK_COMMON_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_FPGA_reset_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_FPGA_reset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FPGA_reset_0' (74#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_FPGA_reset_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ibuf_0_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_ibuf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ibuf_0_0' (75#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_ibuf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CLK_AXI_imp_ROVM9' (76#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:3665]
INFO: [Synth 8-6157] synthesizing module 'design_1_Control_from_SOM_0_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_Control_from_SOM_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Control_from_SOM_0_0' (77#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_Control_from_SOM_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'Control_from_SOM_0' of module 'design_1_Control_from_SOM_0_0' has 42 connections declared, but only 29 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:4940]
INFO: [Synth 8-6157] synthesizing module 'design_1_Current_turning_off_0_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_Current_turning_off_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Current_turning_off_0_0' (78#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_Current_turning_off_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'SPI_MOD_imp_NH4T3P' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:3714]
INFO: [Synth 8-6157] synthesizing module 'design_1_SPI_MUX_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_SPI_MUX_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SPI_MUX_0' (79#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_SPI_MUX_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_spi_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_axi_spi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_spi_0' (80#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_axi_spi_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_spi' of module 'design_1_axi_spi_0' has 33 connections declared, but only 28 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:3858]
INFO: [Synth 8-6157] synthesizing module 'design_1_cs_0_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_cs_0_0/synth/design_1_cs_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 5 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (81#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cs_0_0' (82#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_cs_0_0/synth/design_1_cs_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_cs_1_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_cs_1_0/synth/design_1_cs_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 5 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (82#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cs_1_0' (83#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_cs_1_0/synth/design_1_cs_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_cs_2_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_cs_2_0/synth/design_1_cs_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 5 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (83#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cs_2_0' (84#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_cs_2_0/synth/design_1_cs_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_cs_3_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_cs_3_0/synth/design_1_cs_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 5 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (84#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cs_3_0' (85#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_cs_3_0/synth/design_1_cs_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_cs_4_0' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_cs_4_0/synth/design_1_cs_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 5 - type: integer 
	Parameter DIN_FROM bound to: 4 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (85#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cs_4_0' (86#1) [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_cs_4_0/synth/design_1_cs_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_on_off_f1956_clk_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_on_off_f1956_clk_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_on_off_f1956_clk_0' (87#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_on_off_f1956_clk_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_on_off_f1956_data_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_on_off_f1956_data_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_on_off_f1956_data_0' (88#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_on_off_f1956_data_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SPI_MOD_imp_NH4T3P' (89#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:3714]
WARNING: [Synth 8-7023] instance 'SPI_MOD' of module 'SPI_MOD_imp_NH4T3P' has 33 connections declared, but only 30 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:5014]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (90#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 5 connections declared, but only 4 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:5045]
INFO: [Synth 8-6157] synthesizing module 'design_1_only_rx_0_0' [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_only_rx_0_0_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'design_1_only_rx_0_0' (91#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_only_rx_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'only_rx_0' of module 'design_1_only_rx_0_0' has 37 connections declared, but only 28 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:5050]
INFO: [Synth 8-6155] done synthesizing module 'design_1_only_tx_0_0' (92#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_only_tx_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'only_tx_0' of module 'design_1_only_tx_0_0' has 21 connections declared, but only 18 given [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:5079]
INFO: [Synth 8-6155] done synthesizing module 'design_1_switch_0_1' (93#1) [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/.Xil/Vivado-4308-TOR00094/realtime/design_1_switch_0_1_stub.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 16 - type: integer 
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'AD9361_CTRL'. This will prevent further optimization [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:4577]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'switch_0'. This will prevent further optimization [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:5098]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'only_tx_0'. This will prevent further optimization [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:5079]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:5106]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'only_rx_0'. This will prevent further optimization [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/synth/design_1.v:5050]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized3 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized3 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized3 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized3 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized2 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized2 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized2 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized2 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized1 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice__parameterized0 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[31]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[30]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[29]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[28]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[27]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[26]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[25]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[24]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[23]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[22]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[21]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[20]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[19]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[18]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[17]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[16]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[15]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[14]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[13]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[12]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[11]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[10]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[9]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[8]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_araddr[7]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[31]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[30]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[29]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[28]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[27]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[26]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[25]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[24]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[23]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[22]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[21]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[20]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[19]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[18]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[17]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[16]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[15]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[14]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[13]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[12]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[11]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[10]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[9]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[8]
WARNING: [Synth 8-3331] design SPI_MOD_imp_NH4T3P has unconnected port AXI_LITE_awaddr[7]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In31[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 970.320 ; gain = 255.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 970.320 ; gain = 255.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 970.320 ; gain = 255.301
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc] for cell 'design_1_i/AXI_Peripheral/AXI_C2C'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc] for cell 'design_1_i/AXI_Peripheral/AXI_C2C'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/AXI_Peripheral/AXI_C2C_axi_periph/xbar'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/AXI_Peripheral/AXI_C2C_axi_periph/xbar'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_DMA_0/design_1_AXI_DMA_0/design_1_AXI_DMA_0_in_context.xdc] for cell 'design_1_i/AXI_Peripheral/AXI_DMA'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_DMA_0/design_1_AXI_DMA_0/design_1_AXI_DMA_0_in_context.xdc] for cell 'design_1_i/AXI_Peripheral/AXI_DMA'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_CLK_COMMON_0/design_1_CLK_COMMON_0/design_1_CLK_COMMON_0_in_context.xdc] for cell 'design_1_i/CLK_AXI/CLK_COMMON'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_CLK_COMMON_0/design_1_CLK_COMMON_0/design_1_CLK_COMMON_0_in_context.xdc] for cell 'design_1_i/CLK_AXI/CLK_COMMON'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_reset_0/design_1_AXI_reset_0/design_1_AXI_reset_0_in_context.xdc] for cell 'design_1_i/CLK_AXI/AXI_reset'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_reset_0/design_1_AXI_reset_0/design_1_AXI_reset_0_in_context.xdc] for cell 'design_1_i/CLK_AXI/AXI_reset'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_ibuf_0_0/design_1_ibuf_0_0/design_1_ibuf_0_0_in_context.xdc] for cell 'design_1_i/CLK_AXI/ibuf_0'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_ibuf_0_0/design_1_ibuf_0_0/design_1_ibuf_0_0_in_context.xdc] for cell 'design_1_i/CLK_AXI/ibuf_0'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_FPGA_reset_0/design_1_FPGA_reset_0/design_1_FPGA_reset_0_in_context.xdc] for cell 'design_1_i/CLK_AXI/FPGA_reset'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_FPGA_reset_0/design_1_FPGA_reset_0/design_1_FPGA_reset_0_in_context.xdc] for cell 'design_1_i/CLK_AXI/FPGA_reset'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_adc_fifo_ad9364_0_0/design_1_adc_fifo_ad9364_0_0/design_1_adc_fifo_ad9364_0_0_in_context.xdc] for cell 'design_1_i/AD9364/adc_fifo_ad9364_0'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_adc_fifo_ad9364_0_0/design_1_adc_fifo_ad9364_0_0/design_1_adc_fifo_ad9364_0_0_in_context.xdc] for cell 'design_1_i/AD9364/adc_fifo_ad9364_0'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_dac_fifo_ad9364_0_0/design_1_dac_fifo_ad9364_0_0/design_1_dac_fifo_ad9364_0_0_in_context.xdc] for cell 'design_1_i/AD9364/dac_fifo_ad9364_0'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_dac_fifo_ad9364_0_0/design_1_dac_fifo_ad9364_0_0/design_1_dac_fifo_ad9364_0_0_in_context.xdc] for cell 'design_1_i/AD9364/dac_fifo_ad9364_0'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_divclk_64_rst1_0/design_1_divclk_64_rst1_0/design_1_divclk_64_rst1_0_in_context.xdc] for cell 'design_1_i/AD9364/divclk_64_rst1'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_divclk_64_rst1_0/design_1_divclk_64_rst1_0/design_1_divclk_64_rst1_0_in_context.xdc] for cell 'design_1_i/AD9364/divclk_64_rst1'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc] for cell 'design_1_i/AD9364/axi_ad9364'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc] for cell 'design_1_i/AD9364/axi_ad9364'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_adc_fifo_ad9361_1_0/design_1_adc_fifo_ad9361_1_0/design_1_adc_fifo_ad9361_1_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_1/adc_fifo_ad9361_1'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_adc_fifo_ad9361_1_0/design_1_adc_fifo_ad9361_1_0/design_1_adc_fifo_ad9361_1_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_1/adc_fifo_ad9361_1'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_dac_fifo_ad9361_1_0/design_1_dac_fifo_ad9361_1_0/design_1_dac_fifo_ad9361_1_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_dac_fifo_ad9361_1_0/design_1_dac_fifo_ad9361_1_0/design_1_dac_fifo_ad9361_1_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_1_0/design_1_RAshift16_4_up_1_0/design_1_RAshift16_4_up_1_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_1/RAshift16_4_up_1'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_1_0/design_1_RAshift16_4_up_1_0/design_1_RAshift16_4_up_1_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_1/RAshift16_4_up_1'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_2_0/design_1_RAshift16_4_up_2_0/design_1_RAshift16_4_up_2_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_1/RAshift16_4_up_2'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_2_0/design_1_RAshift16_4_up_2_0/design_1_RAshift16_4_up_2_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_1/RAshift16_4_up_2'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_3_0/design_1_RAshift16_4_up_3_0/design_1_RAshift16_4_up_3_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_1/RAshift16_4_up_3'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_3_0/design_1_RAshift16_4_up_3_0/design_1_RAshift16_4_up_3_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_1/RAshift16_4_up_3'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_0_0/design_1_RAshift16_4_up_0_0/design_1_RAshift16_4_up_0_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_1/RAshift16_4_up_0'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_0_0/design_1_RAshift16_4_up_0_0/design_1_RAshift16_4_up_0_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_1/RAshift16_4_up_0'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_adc_fifo_ad9361_2_0/design_1_adc_fifo_ad9361_2_0/design_1_adc_fifo_ad9361_1_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_adc_fifo_ad9361_2_0/design_1_adc_fifo_ad9361_2_0/design_1_adc_fifo_ad9361_1_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_dac_fifo_ad9361_2_0/design_1_dac_fifo_ad9361_2_0/design_1_dac_fifo_ad9361_1_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_dac_fifo_ad9361_2_0/design_1_dac_fifo_ad9361_2_0/design_1_dac_fifo_ad9361_1_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_1_1/design_1_RAshift16_4_up_1_1/design_1_RAshift16_4_up_1_1_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_2/RAshift16_4_up_1'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_1_1/design_1_RAshift16_4_up_1_1/design_1_RAshift16_4_up_1_1_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_2/RAshift16_4_up_1'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_2_1/design_1_RAshift16_4_up_2_1/design_1_RAshift16_4_up_2_1_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_2/RAshift16_4_up_2'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_2_1/design_1_RAshift16_4_up_2_1/design_1_RAshift16_4_up_2_1_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_2/RAshift16_4_up_2'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_3_1/design_1_RAshift16_4_up_3_1/design_1_RAshift16_4_up_3_1_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_2/RAshift16_4_up_3'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_3_1/design_1_RAshift16_4_up_3_1/design_1_RAshift16_4_up_3_1_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_2/RAshift16_4_up_3'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_0_1/design_1_RAshift16_4_up_0_1/design_1_RAshift16_4_up_0_1_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_2/RAshift16_4_up_0'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_0_1/design_1_RAshift16_4_up_0_1/design_1_RAshift16_4_up_0_1_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_2/RAshift16_4_up_0'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_adc_fifo_ad9361_3_0/design_1_adc_fifo_ad9361_3_0/design_1_adc_fifo_ad9361_1_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_3/adc_fifo_ad9361_3'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_adc_fifo_ad9361_3_0/design_1_adc_fifo_ad9361_3_0/design_1_adc_fifo_ad9361_1_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_3/adc_fifo_ad9361_3'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_dac_fifo_ad9361_3_0/design_1_dac_fifo_ad9361_3_0/design_1_dac_fifo_ad9361_1_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_dac_fifo_ad9361_3_0/design_1_dac_fifo_ad9361_3_0/design_1_dac_fifo_ad9361_1_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_0_2/design_1_RAshift16_4_up_0_2/design_1_RAshift16_4_up_0_2_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_3/RAshift16_4_up_0'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_0_2/design_1_RAshift16_4_up_0_2/design_1_RAshift16_4_up_0_2_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_3/RAshift16_4_up_0'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_1_2/design_1_RAshift16_4_up_1_2/design_1_RAshift16_4_up_1_2_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_3/RAshift16_4_up_1'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_1_2/design_1_RAshift16_4_up_1_2/design_1_RAshift16_4_up_1_2_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_3/RAshift16_4_up_1'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_2_2/design_1_RAshift16_4_up_2_2/design_1_RAshift16_4_up_2_2_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_3/RAshift16_4_up_2'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_2_2/design_1_RAshift16_4_up_2_2/design_1_RAshift16_4_up_2_2_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_3/RAshift16_4_up_2'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_3_2/design_1_RAshift16_4_up_3_2/design_1_RAshift16_4_up_3_2_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_3/RAshift16_4_up_3'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_RAshift16_4_up_3_2/design_1_RAshift16_4_up_3_2/design_1_RAshift16_4_up_3_2_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_3/RAshift16_4_up_3'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_clk_DSP_0/design_1_clk_DSP_0/design_1_clk_DSP_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_clk_DSP_0/design_1_clk_DSP_0/design_1_clk_DSP_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_DATA_rst_0/design_1_DATA_rst_0/design_1_DATA_rst_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_DATA_rst_0/design_1_DATA_rst_0/design_1_DATA_rst_0_in_context.xdc] for cell 'design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_spi_0/design_1_axi_spi_0/design_1_axi_spi_0_in_context.xdc] for cell 'design_1_i/SPI_MOD/axi_spi'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_spi_0/design_1_axi_spi_0/design_1_axi_spi_0_in_context.xdc] for cell 'design_1_i/SPI_MOD/axi_spi'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_on_off_f1956_data_0/design_1_on_off_f1956_data_0/design_1_on_off_f1956_data_0_in_context.xdc] for cell 'design_1_i/SPI_MOD/on_off_f1956_data'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_on_off_f1956_data_0/design_1_on_off_f1956_data_0/design_1_on_off_f1956_data_0_in_context.xdc] for cell 'design_1_i/SPI_MOD/on_off_f1956_data'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_on_off_f1956_clk_0/design_1_on_off_f1956_clk_0/design_1_on_off_f1956_clk_0_in_context.xdc] for cell 'design_1_i/SPI_MOD/on_off_f1956_clk'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_on_off_f1956_clk_0/design_1_on_off_f1956_clk_0/design_1_on_off_f1956_clk_0_in_context.xdc] for cell 'design_1_i/SPI_MOD/on_off_f1956_clk'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_SPI_MUX_0/design_1_SPI_MUX_0/design_1_SPI_MUX_0_in_context.xdc] for cell 'design_1_i/SPI_MOD/SPI_MUX'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_SPI_MUX_0/design_1_SPI_MUX_0/design_1_SPI_MUX_0_in_context.xdc] for cell 'design_1_i/SPI_MOD/SPI_MUX'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_Control_from_SOM_0_0/design_1_Control_from_SOM_0_0/design_1_Control_from_SOM_0_0_in_context.xdc] for cell 'design_1_i/Control_from_SOM_0'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_Control_from_SOM_0_0/design_1_Control_from_SOM_0_0/design_1_Control_from_SOM_0_0_in_context.xdc] for cell 'design_1_i/Control_from_SOM_0'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_Current_turning_off_0_0/design_1_Current_turning_off_0_0/design_1_Current_turning_off_0_0_in_context.xdc] for cell 'design_1_i/Current_turning_off_0'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_Current_turning_off_0_0/design_1_Current_turning_off_0_0/design_1_Current_turning_off_0_0_in_context.xdc] for cell 'design_1_i/Current_turning_off_0'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_only_tx_0_0/design_1_only_tx_0_0/design_1_only_tx_0_0_in_context.xdc] for cell 'design_1_i/only_tx_0'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_only_tx_0_0/design_1_only_tx_0_0/design_1_only_tx_0_0_in_context.xdc] for cell 'design_1_i/only_tx_0'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_only_rx_0_0/design_1_only_rx_0_0/design_1_only_rx_0_0_in_context.xdc] for cell 'design_1_i/only_rx_0'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_only_rx_0_0/design_1_only_rx_0_0/design_1_only_rx_0_0_in_context.xdc] for cell 'design_1_i/only_rx_0'
Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_switch_0_1/design_1_switch_0_1/design_1_switch_0_1_in_context.xdc] for cell 'design_1_i/switch_0'
Finished Parsing XDC File [f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_switch_0_1/design_1_switch_0_1/design_1_switch_0_1_in_context.xdc] for cell 'design_1_i/switch_0'
Parsing XDC File [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/CLK_AXI/ibuf_0/inst/out_ref'. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc:310]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg'. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc:311]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1'. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc:358]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1'. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc:359]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1'. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc:360]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1'. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc:361]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0'. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc:374]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1'. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc:377]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0'. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc:400]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/Probe_out_reg[0]/C'. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc:402]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[0].engine_inst_llra_gen[2].engine/obusy_reg/CLR'. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc:402]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0'. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc:403]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0'. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc:404]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0'. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc:405]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0'. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc:406]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1'. [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc:407]
Finished Parsing XDC File [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/constrs_1/imports/Files_XDC/DSP_Kintex_PM.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1090.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1090.047 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/SPI_MOD/axi_spi' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1111.715 ; gain = 396.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1111.715 ; gain = 396.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_CLK_IN. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_CLK_IN. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[10]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[10]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[11]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[11]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[12]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[12]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[13]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[13]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[14]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[14]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[15]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[15]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[16]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[16]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[6]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[6]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[7]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[7]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[8]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[8]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[9]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_TX_DATA_IN[9]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_CLK_OUT. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_CLK_OUT. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[10]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[10]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[11]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[11]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[12]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[12]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[13]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[13]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[14]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[14]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[15]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[15]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[16]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[16]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[6]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[6]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[7]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[7]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[8]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[8]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[9]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AXI_RX_DATA_OUT[9]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_AXI_C2C_0/design_1_AXI_C2C_0/design_1_AXI_C2C_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for FPGA_REF_40MHZ. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_ibuf_0_0/design_1_ibuf_0_0/design_1_ibuf_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FPGA_REF_40MHZ. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_ibuf_0_0/design_1_ibuf_0_0/design_1_ibuf_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_EN. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_EN. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_DCLK_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_DCLK_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_DCLK_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_DCLK_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P1_N[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P1_N[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P1_N[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P1_N[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P1_N[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P1_N[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P1_N[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P1_N[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P1_N[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P1_N[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P1_N[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P1_N[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P1_P[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P1_P[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P1_P[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P1_P[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P1_P[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P1_P[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P1_P[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P1_P[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P1_P[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P1_P[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P1_P[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P1_P[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_RX_FRAME_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_RX_FRAME_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_RX_FRAME_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_RX_FRAME_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_FB_CLK_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_FB_CLK_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_FB_CLK_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_FB_CLK_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P0_N[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P0_N[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P0_N[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P0_N[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P0_N[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P0_N[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P0_N[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P0_N[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P0_N[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P0_N[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P0_N[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P0_N[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P0_P[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P0_P[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P0_P[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P0_P[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P0_P[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P0_P[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P0_P[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P0_P[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P0_P[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P0_P[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_P0_P[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_P0_P[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_TX_FRAME_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_TX_FRAME_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_TX_FRAME_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_TX_FRAME_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ad9364_TXNRX. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9364_TXNRX. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9364_0/design_1_axi_ad9364_0/design_1_axi_ad9364_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_EN_1[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_EN_1[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_DCLK_1_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_DCLK_1_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_DCLK_1_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_DCLK_1_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P1_N[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P1_N[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P1_N[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P1_N[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P1_N[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P1_N[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P1_N[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P1_N[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P1_N[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P1_N[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P1_N[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P1_N[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P1_P[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P1_P[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P1_P[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P1_P[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P1_P[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P1_P[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P1_P[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P1_P[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P1_P[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P1_P[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P1_P[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P1_P[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_RX_FRAME1_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_RX_FRAME1_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_RX_FRAME1_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_RX_FRAME1_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_FB_CLK_1_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_FB_CLK_1_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_FB_CLK_1_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_FB_CLK_1_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P0_N[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P0_N[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P0_N[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P0_N[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P0_N[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P0_N[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P0_N[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P0_N[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P0_N[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P0_N[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P0_N[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P0_N[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P0_P[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P0_P[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P0_P[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P0_P[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P0_P[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P0_P[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P0_P[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P0_P[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P0_P[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P0_P[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_1_P0_P[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_1_P0_P[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_TX_FRAME1_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_TX_FRAME1_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_TX_FRAME1_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_TX_FRAME1_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_TXNRX_1[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_TXNRX_1[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0/design_1_axi_ad9361_1_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_EN_2[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_EN_2[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_DCLK_2_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_DCLK_2_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_DCLK_2_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_DCLK_2_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P1_N[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P1_N[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P1_N[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P1_N[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P1_N[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P1_N[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P1_N[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P1_N[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P1_N[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P1_N[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P1_N[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P1_N[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P1_P[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P1_P[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P1_P[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P1_P[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P1_P[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P1_P[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P1_P[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P1_P[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P1_P[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P1_P[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P1_P[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P1_P[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_RX_FRAME2_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_RX_FRAME2_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_RX_FRAME2_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_RX_FRAME2_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_FB_CLK_2_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_FB_CLK_2_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_FB_CLK_2_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_FB_CLK_2_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P0_N[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P0_N[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P0_N[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P0_N[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P0_N[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P0_N[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P0_N[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P0_N[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P0_N[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P0_N[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P0_N[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P0_N[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P0_P[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P0_P[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P0_P[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P0_P[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P0_P[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P0_P[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P0_P[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P0_P[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P0_P[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P0_P[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_2_P0_P[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_2_P0_P[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_TX_FRAME2_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_TX_FRAME2_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_TX_FRAME2_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_TX_FRAME2_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_TXNRX_2[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_TXNRX_2[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0/design_1_axi_ad9361_2_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_EN_3. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_EN_3. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_DCLK_3_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_DCLK_3_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_DCLK_3_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_DCLK_3_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P1_N[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P1_N[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P1_N[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P1_N[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P1_N[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P1_N[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P1_N[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P1_N[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P1_N[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P1_N[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P1_N[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P1_N[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P1_P[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P1_P[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P1_P[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P1_P[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P1_P[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P1_P[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P1_P[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P1_P[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P1_P[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P1_P[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P1_P[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P1_P[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_RX_FRAME3_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_RX_FRAME3_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_RX_FRAME3_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_RX_FRAME3_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_FB_CLK_3_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_FB_CLK_3_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_FB_CLK_3_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_FB_CLK_3_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P0_N[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P0_N[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P0_N[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P0_N[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P0_N[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P0_N[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P0_N[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P0_N[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P0_N[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P0_N[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P0_N[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P0_N[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P0_P[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P0_P[0]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P0_P[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P0_P[1]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P0_P[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P0_P[2]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P0_P[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P0_P[3]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P0_P[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P0_P[4]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_3_P0_P[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_3_P0_P[5]. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_TX_FRAME3_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_TX_FRAME3_N. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_TX_FRAME3_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_TX_FRAME3_P. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ad9361_TXNRX_3. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ad9361_TXNRX_3. (constraint file  f:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ip/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0/design_1_axi_ad9361_3_0_in_context.xdc, line 68).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_Peripheral/Concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_Peripheral/GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_Peripheral/VCC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_Peripheral/AXI_C2C. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_Peripheral/AXI_C2C_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_Peripheral/AXI_C2C_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_Peripheral/AXI_DMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CLK_AXI/CLK_COMMON. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CLK_AXI/AXI_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CLK_AXI/ibuf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CLK_AXI/FPGA_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9364/LOGIC_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9364/TDD_SYNC4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9364/adc_fifo_ad9364_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9364/dac_fifo_ad9364_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9364/zero_sample. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9364/divclk_64_rst1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9364/axi_ad9364. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_1/LOGIC_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_1/TDD_SYNC1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_1/adc_fifo_ad9361_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_1/RAshift16_4_up_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_1/RAshift16_4_up_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_1/RAshift16_4_up_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_1/RAshift16_4_up_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_2/TDD_SYNC2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_2/LOGIC_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_2/RAshift16_4_up_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_2/RAshift16_4_up_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_2/RAshift16_4_up_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_2/RAshift16_4_up_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_3/TDD_SYNC3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_3/LOGIC_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_3/adc_fifo_ad9361_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_3/RAshift16_4_up_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_3/RAshift16_4_up_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_3/RAshift16_4_up_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_3/RAshift16_4_up_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AD9361_CTRL/const_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_MOD/axi_spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_MOD/cs_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_MOD/cs_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_MOD/cs_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_MOD/cs_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_MOD/cs_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_MOD/on_off_f1956_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_MOD/on_off_f1956_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_MOD/SPI_MUX. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Control_from_SOM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Current_turning_off_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_Peripheral/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/only_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/only_rx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/switch_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1111.715 ; gain = 396.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1111.715 ; gain = 396.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1111.715 ; gain = 396.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/CLK_AXI/CLK_COMMON/axi_periph_clk' to pin 'design_1_i/CLK_AXI/CLK_COMMON/bbstub_axi_periph_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/CLK_AXI/CLK_COMMON/clk_in1' to 'design_1_i/CLK_AXI/ibuf_0/bbstub_out_ref/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/CLK_AXI/CLK_COMMON/delay_clk' to pin 'design_1_i/CLK_AXI/CLK_COMMON/bbstub_delay_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/CLK_AXI/CLK_COMMON/clk_in1' to 'design_1_i/CLK_AXI/ibuf_0/bbstub_out_ref/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/sample_rate_30_72' to pin 'design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/bbstub_sample_rate_30_72/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/clk_in1' to 'design_1_i/CLK_AXI/ibuf_0/bbstub_out_ref/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/clk_wiz_0/clk_in1' to 'design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/bbstub_sample_rate_30_72/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_1_i/clk_wiz_0/clk_in1' to 'design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/bbstub_sample_rate_30_72/O'
INFO: [Synth 8-5819] Moved 8 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1111.715 ; gain = 396.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1111.715 ; gain = 396.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1111.715 ; gain = 396.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1111.715 ; gain = 396.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1111.715 ; gain = 396.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1111.715 ; gain = 396.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1111.715 ; gain = 396.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1111.715 ; gain = 396.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1111.715 ; gain = 396.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_RAshift16_4_up_0_0      |         1|
|2     |design_1_RAshift16_4_up_1_0      |         1|
|3     |design_1_RAshift16_4_up_2_0      |         1|
|4     |design_1_RAshift16_4_up_3_0      |         1|
|5     |design_1_adc_fifo_ad9361_1_0     |         1|
|6     |design_1_axi_ad9361_1_0          |         1|
|7     |design_1_dac_fifo_ad9361_1_0     |         1|
|8     |design_1_RAshift16_4_up_0_1      |         1|
|9     |design_1_RAshift16_4_up_1_1      |         1|
|10    |design_1_RAshift16_4_up_2_1      |         1|
|11    |design_1_RAshift16_4_up_3_1      |         1|
|12    |design_1_adc_fifo_ad9361_2_0     |         1|
|13    |design_1_axi_ad9361_2_0          |         1|
|14    |design_1_dac_fifo_ad9361_2_0     |         1|
|15    |design_1_RAshift16_4_up_0_2      |         1|
|16    |design_1_RAshift16_4_up_1_2      |         1|
|17    |design_1_RAshift16_4_up_2_2      |         1|
|18    |design_1_RAshift16_4_up_3_2      |         1|
|19    |design_1_adc_fifo_ad9361_3_0     |         1|
|20    |design_1_axi_ad9361_3_0          |         1|
|21    |design_1_dac_fifo_ad9361_3_0     |         1|
|22    |design_1_DATA_rst_0              |         1|
|23    |design_1_clk_DSP_0               |         1|
|24    |design_1_Control_from_SOM_0_0    |         1|
|25    |design_1_Current_turning_off_0_0 |         1|
|26    |design_1_clk_wiz_0_0             |         1|
|27    |design_1_only_rx_0_0             |         1|
|28    |design_1_only_tx_0_0             |         1|
|29    |design_1_switch_0_1              |         1|
|30    |design_1_vio_0_0                 |         1|
|31    |design_1_adc_fifo_ad9364_0_0     |         1|
|32    |design_1_axi_ad9364_0            |         1|
|33    |design_1_dac_fifo_ad9364_0_0     |         1|
|34    |design_1_divclk_64_rst1_0        |         1|
|35    |design_1_xbar_0                  |         1|
|36    |design_1_AXI_C2C_0               |         1|
|37    |design_1_AXI_DMA_0               |         1|
|38    |design_1_AXI_reset_0             |         1|
|39    |design_1_CLK_COMMON_0            |         1|
|40    |design_1_FPGA_reset_0            |         1|
|41    |design_1_ibuf_0_0                |         1|
|42    |design_1_SPI_MUX_0               |         1|
|43    |design_1_axi_spi_0               |         1|
|44    |design_1_on_off_f1956_clk_0      |         1|
|45    |design_1_on_off_f1956_data_0     |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_AXI_C2C_0               |     1|
|2     |design_1_AXI_DMA_0               |     1|
|3     |design_1_AXI_reset_0             |     1|
|4     |design_1_CLK_COMMON_0            |     1|
|5     |design_1_Control_from_SOM_0_0    |     1|
|6     |design_1_Current_turning_off_0_0 |     1|
|7     |design_1_DATA_rst_0              |     1|
|8     |design_1_FPGA_reset_0            |     1|
|9     |design_1_RAshift16_4_up_0_0      |     1|
|10    |design_1_RAshift16_4_up_0_1      |     1|
|11    |design_1_RAshift16_4_up_0_2      |     1|
|12    |design_1_RAshift16_4_up_1_0      |     1|
|13    |design_1_RAshift16_4_up_1_1      |     1|
|14    |design_1_RAshift16_4_up_1_2      |     1|
|15    |design_1_RAshift16_4_up_2_0      |     1|
|16    |design_1_RAshift16_4_up_2_1      |     1|
|17    |design_1_RAshift16_4_up_2_2      |     1|
|18    |design_1_RAshift16_4_up_3_0      |     1|
|19    |design_1_RAshift16_4_up_3_1      |     1|
|20    |design_1_RAshift16_4_up_3_2      |     1|
|21    |design_1_SPI_MUX_0               |     1|
|22    |design_1_adc_fifo_ad9361_1_0     |     1|
|23    |design_1_adc_fifo_ad9361_2_0     |     1|
|24    |design_1_adc_fifo_ad9361_3_0     |     1|
|25    |design_1_adc_fifo_ad9364_0_0     |     1|
|26    |design_1_axi_ad9361_1_0          |     1|
|27    |design_1_axi_ad9361_2_0          |     1|
|28    |design_1_axi_ad9361_3_0          |     1|
|29    |design_1_axi_ad9364_0            |     1|
|30    |design_1_axi_spi_0               |     1|
|31    |design_1_clk_DSP_0               |     1|
|32    |design_1_clk_wiz_0_0             |     1|
|33    |design_1_dac_fifo_ad9361_1_0     |     1|
|34    |design_1_dac_fifo_ad9361_2_0     |     1|
|35    |design_1_dac_fifo_ad9361_3_0     |     1|
|36    |design_1_dac_fifo_ad9364_0_0     |     1|
|37    |design_1_divclk_64_rst1_0        |     1|
|38    |design_1_ibuf_0_0                |     1|
|39    |design_1_on_off_f1956_clk_0      |     1|
|40    |design_1_on_off_f1956_data_0     |     1|
|41    |design_1_only_rx_0_0             |     1|
|42    |design_1_only_tx_0_0             |     1|
|43    |design_1_switch_0_1              |     1|
|44    |design_1_vio_0_0                 |     1|
|45    |design_1_xbar_0                  |     1|
|46    |IBUF                             |    13|
|47    |OBUF                             |    39|
+------+---------------------------------+------+

Report Instance Areas: 
+------+-------------------------+------------------------------+------+
|      |Instance                 |Module                        |Cells |
+------+-------------------------+------------------------------+------+
|1     |top                      |                              |  4206|
|2     |  design_1_i             |design_1                      |  4154|
|3     |    AD9361_CTRL          |AD9361_CTRL_imp_9MHREM        |  1279|
|4     |      const_0            |design_1_const_0_0            |     0|
|5     |      AD9361_1           |AD9361_1_imp_OOB3I            |   424|
|6     |        LOGIC_1          |design_1_LOGIC_1_1            |     0|
|7     |        TDD_SYNC1        |design_1_TDD_SYNC1_0          |     0|
|8     |      AD9361_2           |AD9361_2_imp_GMWOOB           |   424|
|9     |        LOGIC_1          |design_1_LOGIC_1_2            |     0|
|10    |        TDD_SYNC2        |design_1_TDD_SYNC2_0          |     0|
|11    |      AD9361_3           |AD9361_3_imp_CD210O           |   424|
|12    |        LOGIC_1          |design_1_LOGIC_1_3            |     0|
|13    |        TDD_SYNC3        |design_1_TDD_SYNC3_0          |     0|
|14    |      ad9361_clk         |ad9361_clk_imp_1I4OLDI        |     7|
|15    |    xlconstant_0         |design_1_xlconstant_0_0       |     0|
|16    |    xlconstant_1         |design_1_xlconstant_0_1       |     0|
|17    |    xlconstant_2         |design_1_xlconstant_2_0       |     0|
|18    |    xlconstant_3         |design_1_xlconstant_3_0       |     0|
|19    |    xlconstant_4         |design_1_xlconstant_3_1       |     0|
|20    |    AD9364               |AD9364_imp_16ETD7A            |   291|
|21    |      LOGIC_1            |design_1_LOGIC_1_0            |     0|
|22    |      TDD_SYNC4          |design_1_TDD_SYNC4_0          |     0|
|23    |      zero_sample        |design_1_zero_sample_0        |     0|
|24    |    AXI_Peripheral       |AXI_Peripheral_imp_1PLQHVD    |  2151|
|25    |      AXI_C2C_axi_periph |design_1_AXI_C2C_axi_periph_0 |  1817|
|26    |      Concat             |design_1_Concat_0             |     0|
|27    |      GND                |design_1_GND_0                |     0|
|28    |      VCC                |design_1_VCC_0                |     0|
|29    |      xlconcat_1         |design_1_xlconcat_1_0         |     0|
|30    |    CLK_AXI              |CLK_AXI_imp_ROVM9             |    10|
|31    |    SPI_MOD              |SPI_MOD_imp_NH4T3P            |    57|
|32    |      cs_0               |design_1_cs_0_0               |     0|
|33    |      cs_1               |design_1_cs_1_0               |     0|
|34    |      cs_2               |design_1_cs_2_0               |     0|
|35    |      cs_3               |design_1_cs_3_0               |     0|
|36    |      cs_4               |design_1_cs_4_0               |     0|
+------+-------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1111.715 ; gain = 396.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 150 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1111.715 ; gain = 255.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1111.715 ; gain = 396.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1111.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
233 Infos, 150 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1111.715 ; gain = 718.152
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1111.715 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/work/Izhevsk_project_2_1/Izhevsk_project_2_1/projects/Kintex_DSP_Lite/Kintex_DSP_Lite.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 28 13:45:51 2025...
