Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topTB_behav xil_defaultlib.topTB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'readData1' [/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/datapathBh.v:123]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'IN1' [/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/datapathBh.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dataIn0' [/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/memoryWrapper.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dataIn1' [/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/memoryWrapper.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dataIn2' [/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/memoryWrapper.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dataIn3' [/home/tiago/Documents/Vespa/project_micro/project_micro.srcs/sources_1/new/memoryWrapper.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.RegFileIP_blk_mem_gen_0_0
Compiling module xil_defaultlib.RegFileIP_blk_mem_gen_0_1
Compiling module xil_defaultlib.RegFileIP
Compiling module xil_defaultlib.RegFileHandler
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.checkCondition
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.interruptController
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.memory_ip_blk_mem_gen_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.memory_ip_MemBlock0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.memory_ip_MemBlock0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.memory_ip_MemBlock0_2
Compiling module xil_defaultlib.memory_ip
Compiling module xil_defaultlib.memoryWrapper
Compiling module xil_defaultlib.addressBus
Compiling module xil_defaultlib.dataBus
Compiling module xil_defaultlib.dmaController
Compiling module xil_defaultlib.memoryMap
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot topTB_behav
