Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jun 25 16:01:19 2020
| Host         : DESKTOP-OK8EIFJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 723 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.077        0.000                      0                 1787        0.050        0.000                      0                 1787        3.000        0.000                       0                   729  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          5.077        0.000                      0                 1714        0.124        0.000                      0                 1714        4.500        0.000                       0                   725  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        5.078        0.000                      0                 1714        0.124        0.000                      0                 1714        4.500        0.000                       0                   725  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          5.077        0.000                      0                 1714        0.050        0.000                      0                 1714  
clk_out1_sys_clk    clk_out1_sys_clk_1        5.077        0.000                      0                 1714        0.050        0.000                      0                 1714  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk          6.981        0.000                      0                   73        1.099        0.000                      0                   73  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk          6.981        0.000                      0                   73        1.024        0.000                      0                   73  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk_1        6.981        0.000                      0                   73        1.024        0.000                      0                   73  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk_1        6.981        0.000                      0                   73        1.099        0.000                      0                   73  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.875ns (18.758%)  route 3.790ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.312    -0.305    udm/udm_controller/clk_out1
    SLICE_X7Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.341     0.036 r  udm/udm_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=150, routed)         1.448     1.484    udm/udm_controller/state__0[0]
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.101     1.585 r  udm/udm_controller/bus_req_o_i_4/O
                         net (fo=2, routed)           0.748     2.332    udm/udm_controller/bus_req_o_i_4_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.239     2.571 r  udm/udm_controller/bus_req_o_i_3/O
                         net (fo=3, routed)           0.434     3.005    udm/udm_controller/bus_req_o_i_3_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I4_O)        0.097     3.102 r  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.562     3.665    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.097     3.762 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.598     4.359    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    udm/udm_controller/clk_out1
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[2]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X1Y62          FDRE (Setup_fdre_C_CE)      -0.150     9.436    udm/udm_controller/timeout_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.875ns (18.758%)  route 3.790ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.312    -0.305    udm/udm_controller/clk_out1
    SLICE_X7Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.341     0.036 r  udm/udm_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=150, routed)         1.448     1.484    udm/udm_controller/state__0[0]
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.101     1.585 r  udm/udm_controller/bus_req_o_i_4/O
                         net (fo=2, routed)           0.748     2.332    udm/udm_controller/bus_req_o_i_4_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.239     2.571 r  udm/udm_controller/bus_req_o_i_3/O
                         net (fo=3, routed)           0.434     3.005    udm/udm_controller/bus_req_o_i_3_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I4_O)        0.097     3.102 r  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.562     3.665    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.097     3.762 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.598     4.359    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    udm/udm_controller/clk_out1
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[4]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X1Y62          FDRE (Setup_fdre_C_CE)      -0.150     9.436    udm/udm_controller/timeout_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.875ns (18.758%)  route 3.790ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.312    -0.305    udm/udm_controller/clk_out1
    SLICE_X7Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.341     0.036 r  udm/udm_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=150, routed)         1.448     1.484    udm/udm_controller/state__0[0]
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.101     1.585 r  udm/udm_controller/bus_req_o_i_4/O
                         net (fo=2, routed)           0.748     2.332    udm/udm_controller/bus_req_o_i_4_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.239     2.571 r  udm/udm_controller/bus_req_o_i_3/O
                         net (fo=3, routed)           0.434     3.005    udm/udm_controller/bus_req_o_i_3_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I4_O)        0.097     3.102 r  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.562     3.665    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.097     3.762 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.598     4.359    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    udm/udm_controller/clk_out1
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X1Y62          FDRE (Setup_fdre_C_CE)      -0.150     9.436    udm/udm_controller/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.429ns (33.197%)  route 2.876ns (66.803%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.521     4.009    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[10]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[10]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.429ns (33.197%)  route 2.876ns (66.803%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.521     4.009    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[11]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[11]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.429ns (33.197%)  route 2.876ns (66.803%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.521     4.009    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[8]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[8]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.429ns (33.197%)  route 2.876ns (66.803%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.521     4.009    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[9]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[9]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 udm/udm_controller/rx_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.729ns (15.462%)  route 3.986ns (84.538%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.309    -0.307    udm/udm_controller/clk_out1
    SLICE_X5Y69          FDRE                                         r  udm/udm_controller/rx_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.341     0.034 f  udm/udm_controller/rx_sync_reg/Q
                         net (fo=86, routed)          2.754     2.787    udm/udm_controller/rx_sync_reg_0
    SLICE_X12Y66         LUT3 (Prop_lut3_I0_O)        0.097     2.884 r  udm/udm_controller/RD_DATA_reg[23]_i_3/O
                         net (fo=2, routed)           0.518     3.402    udm/udm_controller/RD_DATA_reg[23]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.097     3.499 r  udm/udm_controller/counter[1]_i_3/O
                         net (fo=1, routed)           0.188     3.687    udm/udm_controller/counter[1]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.097     3.784 r  udm/udm_controller/counter[1]_i_2/O
                         net (fo=2, routed)           0.526     4.310    udm/udm_controller/counter[1]_i_2_n_0
    SLICE_X11Y65         LUT5 (Prop_lut5_I3_O)        0.097     4.407 r  udm/udm_controller/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.407    udm/udm_controller/counter[0]_i_1_n_0
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/counter_reg[0]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)        0.032     9.553    udm/udm_controller/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.553    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.429ns (33.352%)  route 2.856ns (66.648%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.501     3.989    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y54          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y54          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[12]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y54          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[12]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.429ns (33.352%)  route 2.856ns (66.648%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.501     3.989    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y54          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y54          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[13]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y54          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[13]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  5.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.576    -0.588    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y51         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[4]/Q
                         net (fo=1, routed)           0.079    -0.368    Sobel_my/Filter2D_U0/i_V_reg_1238[4]
    SLICE_X12Y51         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.847    -0.826    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y51         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[4]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.083    -0.492    Sobel_my/Filter2D_U0/t_V_reg_244_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.576    -0.588    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y52         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[8]/Q
                         net (fo=1, routed)           0.079    -0.368    Sobel_my/Filter2D_U0/i_V_reg_1238[8]
    SLICE_X12Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.847    -0.826    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[8]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.083    -0.492    Sobel_my/Filter2D_U0/t_V_reg_244_reg[8]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.575    -0.589    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y54         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[16]/Q
                         net (fo=1, routed)           0.079    -0.369    Sobel_my/Filter2D_U0/i_V_reg_1238[16]
    SLICE_X12Y54         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.846    -0.827    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y54         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[16]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.083    -0.493    Sobel_my/Filter2D_U0/t_V_reg_244_reg[16]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.576    -0.588    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X15Y52         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.361    Sobel_my/Filter2D_U0/i_V_reg_1238[0]
    SLICE_X14Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.847    -0.826    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X14Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[0]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.085    -0.490    Sobel_my/Filter2D_U0/t_V_reg_244_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.576    -0.588    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y52         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.361    Sobel_my/Filter2D_U0/i_V_reg_1238[5]
    SLICE_X12Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.847    -0.826    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[5]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.085    -0.490    Sobel_my/Filter2D_U0/t_V_reg_244_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.575    -0.589    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y54         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[13]/Q
                         net (fo=1, routed)           0.086    -0.362    Sobel_my/Filter2D_U0/i_V_reg_1238[13]
    SLICE_X12Y54         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.846    -0.827    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y54         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[13]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.085    -0.491    Sobel_my/Filter2D_U0/t_V_reg_244_reg[13]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 csr_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.264%)  route 0.113ns (37.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.573    -0.591    clk_gen
    SLICE_X9Y61          FDRE                                         r  csr_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  csr_rdata_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.338    udm/udm_controller/RD_DATA_reg_reg[15]_1[0]
    SLICE_X10Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  udm/udm_controller/RD_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    udm/udm_controller/RD_DATA_reg[0]
    SLICE_X10Y61         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.844    -0.829    udm/udm_controller/clk_out1
    SLICE_X10Y61         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[0]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.121    -0.433    udm/udm_controller/RD_DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.568    -0.596    udm/uart_tx/clk_out1
    SLICE_X13Y68         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.365    udm/uart_tx/in13[2]
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.045    -0.320 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    udm/uart_tx/databuf[2]
    SLICE_X12Y68         FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.837    -0.836    udm/uart_tx/clk_out1
    SLICE_X12Y68         FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.121    -0.462    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (65.969%)  route 0.098ns (34.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.569    -0.595    Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X31Y60         FDRE                                         r  Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[3]/Q
                         net (fo=3, routed)           0.098    -0.356    Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg_n_0_[3]
    SLICE_X30Y60         LUT4 (Prop_lut4_I0_O)        0.049    -0.307 r  Sobel_my/Mat2Array_U0/col_V_reg_385[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    Sobel_my/Mat2Array_U0/col_V_fu_169_p2[3]
    SLICE_X30Y60         FDRE                                         r  Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.840    -0.833    Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X30Y60         FDRE                                         r  Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.131    -0.451    Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.638%)  route 0.099ns (41.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.574    -0.590    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y57         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[25]/Q
                         net (fo=1, routed)           0.099    -0.350    Sobel_my/Filter2D_U0/i_V_reg_1238[25]
    SLICE_X14Y57         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.845    -0.828    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X14Y57         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[25]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X14Y57         FDRE (Hold_fdre_C_D)         0.075    -0.499    Sobel_my/Filter2D_U0/t_V_reg_244_reg[25]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y12     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y12     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y61      LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y64      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y63      LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y61      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y63      LED_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y65      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      udm/udm_controller/r_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      udm/udm_controller/r_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/udm_controller/timeout_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/udm_controller/timeout_counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/udm_controller/timeout_counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y61      LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y64      LED_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y64      LED_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y63      LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y61      LED_reg[10]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y58      Sobel_my/Array2Mat_U0/row_V_reg_389_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y58      Sobel_my/Array2Mat_U0/row_V_reg_389_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y58      Sobel_my/Array2Mat_U0/row_V_reg_389_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y58      Sobel_my/Array2Mat_U0/row_V_reg_389_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y59      Sobel_my/Array2Mat_U0/row_V_reg_389_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y59      Sobel_my/Array2Mat_U0/row_V_reg_389_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y59      Sobel_my/Array2Mat_U0/row_V_reg_389_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y59      Sobel_my/Array2Mat_U0/row_V_reg_389_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y57      Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y57      Sobel_my/Array2Mat_U0/t_V_reg_134_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        5.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.875ns (18.758%)  route 3.790ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.312    -0.305    udm/udm_controller/clk_out1
    SLICE_X7Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.341     0.036 r  udm/udm_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=150, routed)         1.448     1.484    udm/udm_controller/state__0[0]
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.101     1.585 r  udm/udm_controller/bus_req_o_i_4/O
                         net (fo=2, routed)           0.748     2.332    udm/udm_controller/bus_req_o_i_4_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.239     2.571 r  udm/udm_controller/bus_req_o_i_3/O
                         net (fo=3, routed)           0.434     3.005    udm/udm_controller/bus_req_o_i_3_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I4_O)        0.097     3.102 r  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.562     3.665    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.097     3.762 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.598     4.359    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    udm/udm_controller/clk_out1
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[2]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.587    
    SLICE_X1Y62          FDRE (Setup_fdre_C_CE)      -0.150     9.437    udm/udm_controller/timeout_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.437    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.875ns (18.758%)  route 3.790ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.312    -0.305    udm/udm_controller/clk_out1
    SLICE_X7Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.341     0.036 r  udm/udm_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=150, routed)         1.448     1.484    udm/udm_controller/state__0[0]
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.101     1.585 r  udm/udm_controller/bus_req_o_i_4/O
                         net (fo=2, routed)           0.748     2.332    udm/udm_controller/bus_req_o_i_4_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.239     2.571 r  udm/udm_controller/bus_req_o_i_3/O
                         net (fo=3, routed)           0.434     3.005    udm/udm_controller/bus_req_o_i_3_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I4_O)        0.097     3.102 r  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.562     3.665    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.097     3.762 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.598     4.359    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    udm/udm_controller/clk_out1
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[4]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.587    
    SLICE_X1Y62          FDRE (Setup_fdre_C_CE)      -0.150     9.437    udm/udm_controller/timeout_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.437    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.875ns (18.758%)  route 3.790ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.312    -0.305    udm/udm_controller/clk_out1
    SLICE_X7Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.341     0.036 r  udm/udm_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=150, routed)         1.448     1.484    udm/udm_controller/state__0[0]
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.101     1.585 r  udm/udm_controller/bus_req_o_i_4/O
                         net (fo=2, routed)           0.748     2.332    udm/udm_controller/bus_req_o_i_4_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.239     2.571 r  udm/udm_controller/bus_req_o_i_3/O
                         net (fo=3, routed)           0.434     3.005    udm/udm_controller/bus_req_o_i_3_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I4_O)        0.097     3.102 r  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.562     3.665    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.097     3.762 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.598     4.359    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    udm/udm_controller/clk_out1
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.587    
    SLICE_X1Y62          FDRE (Setup_fdre_C_CE)      -0.150     9.437    udm/udm_controller/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.437    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.429ns (33.197%)  route 2.876ns (66.803%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.521     4.009    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[10]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.605    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.451     9.154    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[10]
  -------------------------------------------------------------------
                         required time                          9.154    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.429ns (33.197%)  route 2.876ns (66.803%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.521     4.009    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[11]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.605    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.451     9.154    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[11]
  -------------------------------------------------------------------
                         required time                          9.154    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.429ns (33.197%)  route 2.876ns (66.803%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.521     4.009    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[8]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.605    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.451     9.154    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[8]
  -------------------------------------------------------------------
                         required time                          9.154    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.429ns (33.197%)  route 2.876ns (66.803%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.521     4.009    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[9]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.605    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.451     9.154    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[9]
  -------------------------------------------------------------------
                         required time                          9.154    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 udm/udm_controller/rx_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.729ns (15.462%)  route 3.986ns (84.538%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.309    -0.307    udm/udm_controller/clk_out1
    SLICE_X5Y69          FDRE                                         r  udm/udm_controller/rx_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.341     0.034 f  udm/udm_controller/rx_sync_reg/Q
                         net (fo=86, routed)          2.754     2.787    udm/udm_controller/rx_sync_reg_0
    SLICE_X12Y66         LUT3 (Prop_lut3_I0_O)        0.097     2.884 r  udm/udm_controller/RD_DATA_reg[23]_i_3/O
                         net (fo=2, routed)           0.518     3.402    udm/udm_controller/RD_DATA_reg[23]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.097     3.499 r  udm/udm_controller/counter[1]_i_3/O
                         net (fo=1, routed)           0.188     3.687    udm/udm_controller/counter[1]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.097     3.784 r  udm/udm_controller/counter[1]_i_2/O
                         net (fo=2, routed)           0.526     4.310    udm/udm_controller/counter[1]_i_2_n_0
    SLICE_X11Y65         LUT5 (Prop_lut5_I3_O)        0.097     4.407 r  udm/udm_controller/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.407    udm/udm_controller/counter[0]_i_1_n_0
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/counter_reg[0]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.522    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)        0.032     9.554    udm/udm_controller/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.554    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.429ns (33.352%)  route 2.856ns (66.648%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.501     3.989    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y54          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y54          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[12]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.605    
    SLICE_X7Y54          FDRE (Setup_fdre_C_R)       -0.451     9.154    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[12]
  -------------------------------------------------------------------
                         required time                          9.154    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.429ns (33.352%)  route 2.856ns (66.648%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.501     3.989    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y54          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y54          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[13]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.605    
    SLICE_X7Y54          FDRE (Setup_fdre_C_R)       -0.451     9.154    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[13]
  -------------------------------------------------------------------
                         required time                          9.154    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  5.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.576    -0.588    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y51         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[4]/Q
                         net (fo=1, routed)           0.079    -0.368    Sobel_my/Filter2D_U0/i_V_reg_1238[4]
    SLICE_X12Y51         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.847    -0.826    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y51         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[4]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.083    -0.492    Sobel_my/Filter2D_U0/t_V_reg_244_reg[4]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.576    -0.588    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y52         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[8]/Q
                         net (fo=1, routed)           0.079    -0.368    Sobel_my/Filter2D_U0/i_V_reg_1238[8]
    SLICE_X12Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.847    -0.826    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[8]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.083    -0.492    Sobel_my/Filter2D_U0/t_V_reg_244_reg[8]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.575    -0.589    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y54         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[16]/Q
                         net (fo=1, routed)           0.079    -0.369    Sobel_my/Filter2D_U0/i_V_reg_1238[16]
    SLICE_X12Y54         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.846    -0.827    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y54         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[16]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.083    -0.493    Sobel_my/Filter2D_U0/t_V_reg_244_reg[16]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.576    -0.588    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X15Y52         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.361    Sobel_my/Filter2D_U0/i_V_reg_1238[0]
    SLICE_X14Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.847    -0.826    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X14Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[0]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.085    -0.490    Sobel_my/Filter2D_U0/t_V_reg_244_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.576    -0.588    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y52         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.361    Sobel_my/Filter2D_U0/i_V_reg_1238[5]
    SLICE_X12Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.847    -0.826    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[5]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.085    -0.490    Sobel_my/Filter2D_U0/t_V_reg_244_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.575    -0.589    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y54         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[13]/Q
                         net (fo=1, routed)           0.086    -0.362    Sobel_my/Filter2D_U0/i_V_reg_1238[13]
    SLICE_X12Y54         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.846    -0.827    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y54         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[13]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.085    -0.491    Sobel_my/Filter2D_U0/t_V_reg_244_reg[13]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 csr_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.264%)  route 0.113ns (37.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.573    -0.591    clk_gen
    SLICE_X9Y61          FDRE                                         r  csr_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  csr_rdata_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.338    udm/udm_controller/RD_DATA_reg_reg[15]_1[0]
    SLICE_X10Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  udm/udm_controller/RD_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    udm/udm_controller/RD_DATA_reg[0]
    SLICE_X10Y61         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.844    -0.829    udm/udm_controller/clk_out1
    SLICE_X10Y61         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[0]/C
                         clock pessimism              0.275    -0.554    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.121    -0.433    udm/udm_controller/RD_DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.568    -0.596    udm/uart_tx/clk_out1
    SLICE_X13Y68         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.365    udm/uart_tx/in13[2]
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.045    -0.320 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    udm/uart_tx/databuf[2]
    SLICE_X12Y68         FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.837    -0.836    udm/uart_tx/clk_out1
    SLICE_X12Y68         FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.121    -0.462    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (65.969%)  route 0.098ns (34.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.569    -0.595    Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X31Y60         FDRE                                         r  Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[3]/Q
                         net (fo=3, routed)           0.098    -0.356    Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg_n_0_[3]
    SLICE_X30Y60         LUT4 (Prop_lut4_I0_O)        0.049    -0.307 r  Sobel_my/Mat2Array_U0/col_V_reg_385[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    Sobel_my/Mat2Array_U0/col_V_fu_169_p2[3]
    SLICE_X30Y60         FDRE                                         r  Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.840    -0.833    Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X30Y60         FDRE                                         r  Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.131    -0.451    Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.638%)  route 0.099ns (41.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.574    -0.590    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y57         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[25]/Q
                         net (fo=1, routed)           0.099    -0.350    Sobel_my/Filter2D_U0/i_V_reg_1238[25]
    SLICE_X14Y57         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.845    -0.828    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X14Y57         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[25]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X14Y57         FDRE (Hold_fdre_C_D)         0.075    -0.499    Sobel_my/Filter2D_U0/t_V_reg_244_reg[25]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y12     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y12     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y61      LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y64      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y63      LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y61      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y63      LED_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y65      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      udm/udm_controller/r_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y68      udm/udm_controller/r_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/udm_controller/timeout_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/udm_controller/timeout_counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/udm_controller/timeout_counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y61      LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y64      LED_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y64      LED_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y63      LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y61      LED_reg[10]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y58      Sobel_my/Array2Mat_U0/row_V_reg_389_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y58      Sobel_my/Array2Mat_U0/row_V_reg_389_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y58      Sobel_my/Array2Mat_U0/row_V_reg_389_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y58      Sobel_my/Array2Mat_U0/row_V_reg_389_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y59      Sobel_my/Array2Mat_U0/row_V_reg_389_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y59      Sobel_my/Array2Mat_U0/row_V_reg_389_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y59      Sobel_my/Array2Mat_U0/row_V_reg_389_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y59      Sobel_my/Array2Mat_U0/row_V_reg_389_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y57      Sobel_my/Array2Mat_U0/t_V_reg_134_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y57      Sobel_my/Array2Mat_U0/t_V_reg_134_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.875ns (18.758%)  route 3.790ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.312    -0.305    udm/udm_controller/clk_out1
    SLICE_X7Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.341     0.036 r  udm/udm_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=150, routed)         1.448     1.484    udm/udm_controller/state__0[0]
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.101     1.585 r  udm/udm_controller/bus_req_o_i_4/O
                         net (fo=2, routed)           0.748     2.332    udm/udm_controller/bus_req_o_i_4_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.239     2.571 r  udm/udm_controller/bus_req_o_i_3/O
                         net (fo=3, routed)           0.434     3.005    udm/udm_controller/bus_req_o_i_3_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I4_O)        0.097     3.102 r  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.562     3.665    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.097     3.762 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.598     4.359    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    udm/udm_controller/clk_out1
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[2]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X1Y62          FDRE (Setup_fdre_C_CE)      -0.150     9.436    udm/udm_controller/timeout_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.875ns (18.758%)  route 3.790ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.312    -0.305    udm/udm_controller/clk_out1
    SLICE_X7Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.341     0.036 r  udm/udm_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=150, routed)         1.448     1.484    udm/udm_controller/state__0[0]
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.101     1.585 r  udm/udm_controller/bus_req_o_i_4/O
                         net (fo=2, routed)           0.748     2.332    udm/udm_controller/bus_req_o_i_4_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.239     2.571 r  udm/udm_controller/bus_req_o_i_3/O
                         net (fo=3, routed)           0.434     3.005    udm/udm_controller/bus_req_o_i_3_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I4_O)        0.097     3.102 r  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.562     3.665    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.097     3.762 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.598     4.359    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    udm/udm_controller/clk_out1
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[4]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X1Y62          FDRE (Setup_fdre_C_CE)      -0.150     9.436    udm/udm_controller/timeout_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.875ns (18.758%)  route 3.790ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.312    -0.305    udm/udm_controller/clk_out1
    SLICE_X7Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.341     0.036 r  udm/udm_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=150, routed)         1.448     1.484    udm/udm_controller/state__0[0]
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.101     1.585 r  udm/udm_controller/bus_req_o_i_4/O
                         net (fo=2, routed)           0.748     2.332    udm/udm_controller/bus_req_o_i_4_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.239     2.571 r  udm/udm_controller/bus_req_o_i_3/O
                         net (fo=3, routed)           0.434     3.005    udm/udm_controller/bus_req_o_i_3_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I4_O)        0.097     3.102 r  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.562     3.665    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.097     3.762 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.598     4.359    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    udm/udm_controller/clk_out1
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X1Y62          FDRE (Setup_fdre_C_CE)      -0.150     9.436    udm/udm_controller/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.429ns (33.197%)  route 2.876ns (66.803%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.521     4.009    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[10]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[10]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.429ns (33.197%)  route 2.876ns (66.803%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.521     4.009    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[11]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[11]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.429ns (33.197%)  route 2.876ns (66.803%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.521     4.009    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[8]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[8]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.429ns (33.197%)  route 2.876ns (66.803%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.521     4.009    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[9]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[9]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 udm/udm_controller/rx_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.729ns (15.462%)  route 3.986ns (84.538%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.309    -0.307    udm/udm_controller/clk_out1
    SLICE_X5Y69          FDRE                                         r  udm/udm_controller/rx_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.341     0.034 f  udm/udm_controller/rx_sync_reg/Q
                         net (fo=86, routed)          2.754     2.787    udm/udm_controller/rx_sync_reg_0
    SLICE_X12Y66         LUT3 (Prop_lut3_I0_O)        0.097     2.884 r  udm/udm_controller/RD_DATA_reg[23]_i_3/O
                         net (fo=2, routed)           0.518     3.402    udm/udm_controller/RD_DATA_reg[23]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.097     3.499 r  udm/udm_controller/counter[1]_i_3/O
                         net (fo=1, routed)           0.188     3.687    udm/udm_controller/counter[1]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.097     3.784 r  udm/udm_controller/counter[1]_i_2/O
                         net (fo=2, routed)           0.526     4.310    udm/udm_controller/counter[1]_i_2_n_0
    SLICE_X11Y65         LUT5 (Prop_lut5_I3_O)        0.097     4.407 r  udm/udm_controller/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.407    udm/udm_controller/counter[0]_i_1_n_0
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/counter_reg[0]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)        0.032     9.553    udm/udm_controller/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.553    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.429ns (33.352%)  route 2.856ns (66.648%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.501     3.989    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y54          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y54          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[12]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y54          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[12]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.429ns (33.352%)  route 2.856ns (66.648%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.501     3.989    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y54          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y54          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[13]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y54          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[13]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  5.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.576    -0.588    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y51         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[4]/Q
                         net (fo=1, routed)           0.079    -0.368    Sobel_my/Filter2D_U0/i_V_reg_1238[4]
    SLICE_X12Y51         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.847    -0.826    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y51         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[4]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.083    -0.418    Sobel_my/Filter2D_U0/t_V_reg_244_reg[4]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.576    -0.588    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y52         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[8]/Q
                         net (fo=1, routed)           0.079    -0.368    Sobel_my/Filter2D_U0/i_V_reg_1238[8]
    SLICE_X12Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.847    -0.826    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[8]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.083    -0.418    Sobel_my/Filter2D_U0/t_V_reg_244_reg[8]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.575    -0.589    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y54         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[16]/Q
                         net (fo=1, routed)           0.079    -0.369    Sobel_my/Filter2D_U0/i_V_reg_1238[16]
    SLICE_X12Y54         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.846    -0.827    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y54         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[16]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.083    -0.419    Sobel_my/Filter2D_U0/t_V_reg_244_reg[16]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.576    -0.588    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X15Y52         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.361    Sobel_my/Filter2D_U0/i_V_reg_1238[0]
    SLICE_X14Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.847    -0.826    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X14Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[0]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.085    -0.416    Sobel_my/Filter2D_U0/t_V_reg_244_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.576    -0.588    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y52         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.361    Sobel_my/Filter2D_U0/i_V_reg_1238[5]
    SLICE_X12Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.847    -0.826    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[5]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.085    -0.416    Sobel_my/Filter2D_U0/t_V_reg_244_reg[5]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.575    -0.589    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y54         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[13]/Q
                         net (fo=1, routed)           0.086    -0.362    Sobel_my/Filter2D_U0/i_V_reg_1238[13]
    SLICE_X12Y54         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.846    -0.827    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y54         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[13]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.085    -0.417    Sobel_my/Filter2D_U0/t_V_reg_244_reg[13]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 csr_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.264%)  route 0.113ns (37.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.573    -0.591    clk_gen
    SLICE_X9Y61          FDRE                                         r  csr_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  csr_rdata_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.338    udm/udm_controller/RD_DATA_reg_reg[15]_1[0]
    SLICE_X10Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  udm/udm_controller/RD_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    udm/udm_controller/RD_DATA_reg[0]
    SLICE_X10Y61         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.844    -0.829    udm/udm_controller/clk_out1
    SLICE_X10Y61         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[0]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.121    -0.359    udm/udm_controller/RD_DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.568    -0.596    udm/uart_tx/clk_out1
    SLICE_X13Y68         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.365    udm/uart_tx/in13[2]
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.045    -0.320 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    udm/uart_tx/databuf[2]
    SLICE_X12Y68         FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.837    -0.836    udm/uart_tx/clk_out1
    SLICE_X12Y68         FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.121    -0.388    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (65.969%)  route 0.098ns (34.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.569    -0.595    Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X31Y60         FDRE                                         r  Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[3]/Q
                         net (fo=3, routed)           0.098    -0.356    Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg_n_0_[3]
    SLICE_X30Y60         LUT4 (Prop_lut4_I0_O)        0.049    -0.307 r  Sobel_my/Mat2Array_U0/col_V_reg_385[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    Sobel_my/Mat2Array_U0/col_V_fu_169_p2[3]
    SLICE_X30Y60         FDRE                                         r  Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.840    -0.833    Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X30Y60         FDRE                                         r  Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.131    -0.377    Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.638%)  route 0.099ns (41.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.574    -0.590    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y57         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[25]/Q
                         net (fo=1, routed)           0.099    -0.350    Sobel_my/Filter2D_U0/i_V_reg_1238[25]
    SLICE_X14Y57         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.845    -0.828    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X14Y57         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[25]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X14Y57         FDRE (Hold_fdre_C_D)         0.075    -0.425    Sobel_my/Filter2D_U0/t_V_reg_244_reg[25]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        5.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.875ns (18.758%)  route 3.790ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.312    -0.305    udm/udm_controller/clk_out1
    SLICE_X7Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.341     0.036 r  udm/udm_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=150, routed)         1.448     1.484    udm/udm_controller/state__0[0]
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.101     1.585 r  udm/udm_controller/bus_req_o_i_4/O
                         net (fo=2, routed)           0.748     2.332    udm/udm_controller/bus_req_o_i_4_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.239     2.571 r  udm/udm_controller/bus_req_o_i_3/O
                         net (fo=3, routed)           0.434     3.005    udm/udm_controller/bus_req_o_i_3_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I4_O)        0.097     3.102 r  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.562     3.665    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.097     3.762 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.598     4.359    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    udm/udm_controller/clk_out1
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[2]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X1Y62          FDRE (Setup_fdre_C_CE)      -0.150     9.436    udm/udm_controller/timeout_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.875ns (18.758%)  route 3.790ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.312    -0.305    udm/udm_controller/clk_out1
    SLICE_X7Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.341     0.036 r  udm/udm_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=150, routed)         1.448     1.484    udm/udm_controller/state__0[0]
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.101     1.585 r  udm/udm_controller/bus_req_o_i_4/O
                         net (fo=2, routed)           0.748     2.332    udm/udm_controller/bus_req_o_i_4_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.239     2.571 r  udm/udm_controller/bus_req_o_i_3/O
                         net (fo=3, routed)           0.434     3.005    udm/udm_controller/bus_req_o_i_3_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I4_O)        0.097     3.102 r  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.562     3.665    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.097     3.762 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.598     4.359    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    udm/udm_controller/clk_out1
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[4]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X1Y62          FDRE (Setup_fdre_C_CE)      -0.150     9.436    udm/udm_controller/timeout_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 udm/udm_controller/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.875ns (18.758%)  route 3.790ns (81.242%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.312    -0.305    udm/udm_controller/clk_out1
    SLICE_X7Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.341     0.036 r  udm/udm_controller/FSM_sequential_state_reg[0]/Q
                         net (fo=150, routed)         1.448     1.484    udm/udm_controller/state__0[0]
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.101     1.585 r  udm/udm_controller/bus_req_o_i_4/O
                         net (fo=2, routed)           0.748     2.332    udm/udm_controller/bus_req_o_i_4_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.239     2.571 r  udm/udm_controller/bus_req_o_i_3/O
                         net (fo=3, routed)           0.434     3.005    udm/udm_controller/bus_req_o_i_3_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I4_O)        0.097     3.102 r  udm/udm_controller/timeout_counter[31]_i_3/O
                         net (fo=1, routed)           0.562     3.665    udm/udm_controller/timeout_counter[31]_i_3_n_0
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.097     3.762 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.598     4.359    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    udm/udm_controller/clk_out1
    SLICE_X1Y62          FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X1Y62          FDRE (Setup_fdre_C_CE)      -0.150     9.436    udm/udm_controller/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.429ns (33.197%)  route 2.876ns (66.803%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.521     4.009    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[10]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[10]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.429ns (33.197%)  route 2.876ns (66.803%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.521     4.009    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[11]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[11]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.429ns (33.197%)  route 2.876ns (66.803%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.521     4.009    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[8]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[8]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.429ns (33.197%)  route 2.876ns (66.803%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.521     4.009    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y53          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[9]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y53          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[9]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 udm/udm_controller/rx_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.729ns (15.462%)  route 3.986ns (84.538%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.309    -0.307    udm/udm_controller/clk_out1
    SLICE_X5Y69          FDRE                                         r  udm/udm_controller/rx_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.341     0.034 f  udm/udm_controller/rx_sync_reg/Q
                         net (fo=86, routed)          2.754     2.787    udm/udm_controller/rx_sync_reg_0
    SLICE_X12Y66         LUT3 (Prop_lut3_I0_O)        0.097     2.884 r  udm/udm_controller/RD_DATA_reg[23]_i_3/O
                         net (fo=2, routed)           0.518     3.402    udm/udm_controller/RD_DATA_reg[23]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.097     3.499 r  udm/udm_controller/counter[1]_i_3/O
                         net (fo=1, routed)           0.188     3.687    udm/udm_controller/counter[1]_i_3_n_0
    SLICE_X12Y66         LUT6 (Prop_lut6_I0_O)        0.097     3.784 r  udm/udm_controller/counter[1]_i_2/O
                         net (fo=2, routed)           0.526     4.310    udm/udm_controller/counter[1]_i_2_n_0
    SLICE_X11Y65         LUT5 (Prop_lut5_I3_O)        0.097     4.407 r  udm/udm_controller/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.407    udm/udm_controller/counter[0]_i_1_n_0
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X11Y65         FDRE                                         r  udm/udm_controller/counter_reg[0]/C
                         clock pessimism              0.348     9.596    
                         clock uncertainty           -0.074     9.521    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)        0.032     9.553    udm/udm_controller/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.553    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.429ns (33.352%)  route 2.856ns (66.648%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.501     3.989    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y54          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y54          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[12]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y54          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[12]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.429ns (33.352%)  route 2.856ns (66.648%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.322    -0.295    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y51          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]/Q
                         net (fo=4, routed)           0.639     0.685    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[3]
    SLICE_X6Y54          LUT3 (Prop_lut3_I1_O)        0.097     0.782 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.782    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_i_3_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.184 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.184    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.276 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.276    Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     1.450 r  Sobel_my/Array2Mat_U0/icmp_ln175_fu_211_p2_carry__1/CO[2]
                         net (fo=6, routed)           0.661     2.111    Sobel_my/Array2Mat_U0/ap_condition_pp0_exit_iter0_state3
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.223     2.334 f  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_2/O
                         net (fo=33, routed)          1.054     3.388    Sobel_my/Array2Mat_U0/t_V_3_reg_1450
    SLICE_X6Y57          LUT3 (Prop_lut3_I2_O)        0.100     3.488 r  Sobel_my/Array2Mat_U0/t_V_3_reg_145[0]_i_1/O
                         net (fo=32, routed)          0.501     3.989    Sobel_my/Array2Mat_U0/t_V_3_reg_145
    SLICE_X7Y54          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.217     9.313    Sobel_my/Array2Mat_U0/clk_out1
    SLICE_X7Y54          FDRE                                         r  Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[13]/C
                         clock pessimism              0.366     9.679    
                         clock uncertainty           -0.074     9.604    
    SLICE_X7Y54          FDRE (Setup_fdre_C_R)       -0.451     9.153    Sobel_my/Array2Mat_U0/t_V_3_reg_145_reg[13]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  5.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.576    -0.588    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y51         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[4]/Q
                         net (fo=1, routed)           0.079    -0.368    Sobel_my/Filter2D_U0/i_V_reg_1238[4]
    SLICE_X12Y51         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.847    -0.826    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y51         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[4]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.083    -0.418    Sobel_my/Filter2D_U0/t_V_reg_244_reg[4]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.576    -0.588    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y52         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[8]/Q
                         net (fo=1, routed)           0.079    -0.368    Sobel_my/Filter2D_U0/i_V_reg_1238[8]
    SLICE_X12Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.847    -0.826    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[8]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.083    -0.418    Sobel_my/Filter2D_U0/t_V_reg_244_reg[8]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.089%)  route 0.079ns (35.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.575    -0.589    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y54         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[16]/Q
                         net (fo=1, routed)           0.079    -0.369    Sobel_my/Filter2D_U0/i_V_reg_1238[16]
    SLICE_X12Y54         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.846    -0.827    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y54         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[16]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.083    -0.419    Sobel_my/Filter2D_U0/t_V_reg_244_reg[16]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.576    -0.588    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X15Y52         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.361    Sobel_my/Filter2D_U0/i_V_reg_1238[0]
    SLICE_X14Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.847    -0.826    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X14Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[0]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.085    -0.416    Sobel_my/Filter2D_U0/t_V_reg_244_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.576    -0.588    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y52         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.361    Sobel_my/Filter2D_U0/i_V_reg_1238[5]
    SLICE_X12Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.847    -0.826    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y52         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[5]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.085    -0.416    Sobel_my/Filter2D_U0/t_V_reg_244_reg[5]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.113%)  route 0.086ns (37.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.575    -0.589    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y54         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[13]/Q
                         net (fo=1, routed)           0.086    -0.362    Sobel_my/Filter2D_U0/i_V_reg_1238[13]
    SLICE_X12Y54         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.846    -0.827    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X12Y54         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[13]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.085    -0.417    Sobel_my/Filter2D_U0/t_V_reg_244_reg[13]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 csr_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.264%)  route 0.113ns (37.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.573    -0.591    clk_gen
    SLICE_X9Y61          FDRE                                         r  csr_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  csr_rdata_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.338    udm/udm_controller/RD_DATA_reg_reg[15]_1[0]
    SLICE_X10Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.293 r  udm/udm_controller/RD_DATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    udm/udm_controller/RD_DATA_reg[0]
    SLICE_X10Y61         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.844    -0.829    udm/udm_controller/clk_out1
    SLICE_X10Y61         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[0]/C
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.121    -0.359    udm/udm_controller/RD_DATA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.568    -0.596    udm/uart_tx/clk_out1
    SLICE_X13Y68         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.365    udm/uart_tx/in13[2]
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.045    -0.320 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    udm/uart_tx/databuf[2]
    SLICE_X12Y68         FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.837    -0.836    udm/uart_tx/clk_out1
    SLICE_X12Y68         FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.121    -0.388    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (65.969%)  route 0.098ns (34.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.569    -0.595    Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X31Y60         FDRE                                         r  Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg[3]/Q
                         net (fo=3, routed)           0.098    -0.356    Sobel_my/Mat2Array_U0/t_V_1_reg_108_reg_n_0_[3]
    SLICE_X30Y60         LUT4 (Prop_lut4_I0_O)        0.049    -0.307 r  Sobel_my/Mat2Array_U0/col_V_reg_385[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    Sobel_my/Mat2Array_U0/col_V_fu_169_p2[3]
    SLICE_X30Y60         FDRE                                         r  Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.840    -0.833    Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X30Y60         FDRE                                         r  Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.131    -0.377    Sobel_my/Mat2Array_U0/col_V_reg_385_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Sobel_my/Filter2D_U0/i_V_reg_1238_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_my/Filter2D_U0/t_V_reg_244_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.638%)  route 0.099ns (41.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.574    -0.590    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X13Y57         FDRE                                         r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  Sobel_my/Filter2D_U0/i_V_reg_1238_reg[25]/Q
                         net (fo=1, routed)           0.099    -0.350    Sobel_my/Filter2D_U0/i_V_reg_1238[25]
    SLICE_X14Y57         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.845    -0.828    Sobel_my/Filter2D_U0/clk_out1
    SLICE_X14Y57         FDRE                                         r  Sobel_my/Filter2D_U0/t_V_reg_244_reg[25]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X14Y57         FDRE (Hold_fdre_C_D)         0.075    -0.425    Sobel_my/Filter2D_U0/t_V_reg_244_reg[25]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[27]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.257     9.263    udm/udm_controller/bus_wdata_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[29]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.257     9.263    udm/udm_controller/bus_wdata_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.257     9.263    udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[8]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.257     9.263    udm/udm_controller/bus_wdata_bo_reg[8]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[11]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.227     9.293    udm/udm_controller/bus_wdata_bo_reg[11]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[13]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.227     9.293    udm/udm_controller/bus_wdata_bo_reg[13]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[16]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.227     9.293    udm/udm_controller/bus_wdata_bo_reg[16]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[19]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.227     9.293    udm/udm_controller/bus_wdata_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.341ns (13.163%)  route 2.250ns (86.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 9.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.250     2.276    udm/udm_controller/srst
    SLICE_X7Y61          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.214     9.310    udm/udm_controller/clk_out1
    SLICE_X7Y61          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[10]/C
                         clock pessimism              0.348     9.658    
                         clock uncertainty           -0.074     9.583    
    SLICE_X7Y61          FDCE (Recov_fdce_C_CLR)     -0.293     9.290    udm/udm_controller/bus_addr_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -2.276    
  -------------------------------------------------------------------
                         slack                                  7.014    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.341ns (13.163%)  route 2.250ns (86.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 9.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.250     2.276    udm/udm_controller/srst
    SLICE_X7Y61          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.214     9.310    udm/udm_controller/clk_out1
    SLICE_X7Y61          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[14]/C
                         clock pessimism              0.348     9.658    
                         clock uncertainty           -0.074     9.583    
    SLICE_X7Y61          FDCE (Recov_fdce_C_CLR)     -0.293     9.290    udm/udm_controller/bus_addr_bo_reg[14]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -2.276    
  -------------------------------------------------------------------
                         slack                                  7.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.130%)  route 0.933ns (86.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.933     0.500    udm/udm_controller/srst
    SLICE_X6Y67          FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.866    -0.807    udm/udm_controller/clk_out1
    SLICE_X6Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.067    -0.599    udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.130%)  route 0.933ns (86.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.933     0.500    udm/udm_controller/srst
    SLICE_X6Y67          FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.866    -0.807    udm/udm_controller/clk_out1
    SLICE_X6Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.067    -0.599    udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.130%)  route 0.933ns (86.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.933     0.500    udm/udm_controller/srst
    SLICE_X7Y67          FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.866    -0.807    udm/udm_controller/clk_out1
    SLICE_X7Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X7Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.624    udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_err_ack_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.141ns (13.172%)  route 0.929ns (86.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.929     0.496    udm/udm_controller/srst
    SLICE_X13Y69         FDCE                                         f  udm/udm_controller/tx_err_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X13Y69         FDCE                                         r  udm/udm_controller/tx_err_ack_reg/C
                         clock pessimism              0.275    -0.562    
    SLICE_X13Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.654    udm/udm_controller/tx_err_ack_reg
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_err_resp_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.141ns (13.172%)  route 0.929ns (86.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.929     0.496    udm/udm_controller/srst
    SLICE_X13Y69         FDCE                                         f  udm/udm_controller/tx_err_resp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X13Y69         FDCE                                         r  udm/udm_controller/tx_err_resp_reg/C
                         clock pessimism              0.275    -0.562    
    SLICE_X13Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.654    udm/udm_controller/tx_err_resp_reg
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.140%)  route 1.020ns (87.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.020     0.587    udm/udm_controller/srst
    SLICE_X14Y67         FDCE                                         f  udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.838    -0.835    udm/udm_controller/clk_out1
    SLICE_X14Y67         FDCE                                         r  udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.275    -0.560    
    SLICE_X14Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.627    udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.141ns (11.545%)  route 1.080ns (88.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.080     0.647    udm/udm_controller/srst
    SLICE_X7Y65          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.868    -0.805    udm/udm_controller/clk_out1
    SLICE_X7Y65          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[29]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X7Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    udm/udm_controller/bus_addr_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.141ns (11.545%)  route 1.080ns (88.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.080     0.647    udm/udm_controller/srst
    SLICE_X7Y65          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.868    -0.805    udm/udm_controller/clk_out1
    SLICE_X7Y65          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[30]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X7Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    udm/udm_controller/bus_addr_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.141ns (11.545%)  route 1.080ns (88.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.080     0.647    udm/udm_controller/srst
    SLICE_X7Y65          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.868    -0.805    udm/udm_controller/clk_out1
    SLICE_X7Y65          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X7Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.141ns (11.116%)  route 1.127ns (88.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.127     0.694    udm/udm_controller/srst
    SLICE_X5Y64          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.869    -0.804    udm/udm_controller/clk_out1
    SLICE_X5Y64          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[28]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X5Y64          FDCE (Remov_fdce_C_CLR)     -0.092    -0.621    udm/udm_controller/bus_addr_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  1.315    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[27]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.257     9.263    udm/udm_controller/bus_wdata_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[29]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.257     9.263    udm/udm_controller/bus_wdata_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.257     9.263    udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[8]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.257     9.263    udm/udm_controller/bus_wdata_bo_reg[8]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[11]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.227     9.293    udm/udm_controller/bus_wdata_bo_reg[11]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[13]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.227     9.293    udm/udm_controller/bus_wdata_bo_reg[13]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[16]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.227     9.293    udm/udm_controller/bus_wdata_bo_reg[16]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[19]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.227     9.293    udm/udm_controller/bus_wdata_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.341ns (13.163%)  route 2.250ns (86.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 9.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.250     2.276    udm/udm_controller/srst
    SLICE_X7Y61          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.214     9.310    udm/udm_controller/clk_out1
    SLICE_X7Y61          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[10]/C
                         clock pessimism              0.348     9.658    
                         clock uncertainty           -0.074     9.583    
    SLICE_X7Y61          FDCE (Recov_fdce_C_CLR)     -0.293     9.290    udm/udm_controller/bus_addr_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -2.276    
  -------------------------------------------------------------------
                         slack                                  7.014    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.341ns (13.163%)  route 2.250ns (86.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 9.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.250     2.276    udm/udm_controller/srst
    SLICE_X7Y61          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.214     9.310    udm/udm_controller/clk_out1
    SLICE_X7Y61          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[14]/C
                         clock pessimism              0.348     9.658    
                         clock uncertainty           -0.074     9.583    
    SLICE_X7Y61          FDCE (Recov_fdce_C_CLR)     -0.293     9.290    udm/udm_controller/bus_addr_bo_reg[14]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -2.276    
  -------------------------------------------------------------------
                         slack                                  7.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.130%)  route 0.933ns (86.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.933     0.500    udm/udm_controller/srst
    SLICE_X6Y67          FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.866    -0.807    udm/udm_controller/clk_out1
    SLICE_X6Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.067    -0.525    udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.130%)  route 0.933ns (86.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.933     0.500    udm/udm_controller/srst
    SLICE_X6Y67          FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.866    -0.807    udm/udm_controller/clk_out1
    SLICE_X6Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.067    -0.525    udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.130%)  route 0.933ns (86.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.933     0.500    udm/udm_controller/srst
    SLICE_X7Y67          FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.866    -0.807    udm/udm_controller/clk_out1
    SLICE_X7Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X7Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_err_ack_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.141ns (13.172%)  route 0.929ns (86.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.929     0.496    udm/udm_controller/srst
    SLICE_X13Y69         FDCE                                         f  udm/udm_controller/tx_err_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X13Y69         FDCE                                         r  udm/udm_controller/tx_err_ack_reg/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X13Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    udm/udm_controller/tx_err_ack_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_err_resp_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.141ns (13.172%)  route 0.929ns (86.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.929     0.496    udm/udm_controller/srst
    SLICE_X13Y69         FDCE                                         f  udm/udm_controller/tx_err_resp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X13Y69         FDCE                                         r  udm/udm_controller/tx_err_resp_reg/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X13Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    udm/udm_controller/tx_err_resp_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.140%)  route 1.020ns (87.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.020     0.587    udm/udm_controller/srst
    SLICE_X14Y67         FDCE                                         f  udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.838    -0.835    udm/udm_controller/clk_out1
    SLICE_X14Y67         FDCE                                         r  udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X14Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.553    udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.195ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.141ns (11.545%)  route 1.080ns (88.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.080     0.647    udm/udm_controller/srst
    SLICE_X7Y65          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.868    -0.805    udm/udm_controller/clk_out1
    SLICE_X7Y65          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[29]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.074    -0.456    
    SLICE_X7Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.548    udm/udm_controller/bus_addr_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.195ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.141ns (11.545%)  route 1.080ns (88.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.080     0.647    udm/udm_controller/srst
    SLICE_X7Y65          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.868    -0.805    udm/udm_controller/clk_out1
    SLICE_X7Y65          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[30]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.074    -0.456    
    SLICE_X7Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.548    udm/udm_controller/bus_addr_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.195ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.141ns (11.545%)  route 1.080ns (88.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.080     0.647    udm/udm_controller/srst
    SLICE_X7Y65          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.868    -0.805    udm/udm_controller/clk_out1
    SLICE_X7Y65          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.074    -0.456    
    SLICE_X7Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.548    udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.141ns (11.116%)  route 1.127ns (88.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.127     0.694    udm/udm_controller/srst
    SLICE_X5Y64          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.869    -0.804    udm/udm_controller/clk_out1
    SLICE_X5Y64          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[28]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.074    -0.455    
    SLICE_X5Y64          FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    udm/udm_controller/bus_addr_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  1.241    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        6.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[27]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.257     9.263    udm/udm_controller/bus_wdata_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[29]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.257     9.263    udm/udm_controller/bus_wdata_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.257     9.263    udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[8]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.257     9.263    udm/udm_controller/bus_wdata_bo_reg[8]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[11]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.227     9.293    udm/udm_controller/bus_wdata_bo_reg[11]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[13]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.227     9.293    udm/udm_controller/bus_wdata_bo_reg[13]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[16]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.227     9.293    udm/udm_controller/bus_wdata_bo_reg[16]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[19]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.520    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.227     9.293    udm/udm_controller/bus_wdata_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.341ns (13.163%)  route 2.250ns (86.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 9.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.250     2.276    udm/udm_controller/srst
    SLICE_X7Y61          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.214     9.310    udm/udm_controller/clk_out1
    SLICE_X7Y61          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[10]/C
                         clock pessimism              0.348     9.658    
                         clock uncertainty           -0.074     9.583    
    SLICE_X7Y61          FDCE (Recov_fdce_C_CLR)     -0.293     9.290    udm/udm_controller/bus_addr_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -2.276    
  -------------------------------------------------------------------
                         slack                                  7.014    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.341ns (13.163%)  route 2.250ns (86.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 9.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.250     2.276    udm/udm_controller/srst
    SLICE_X7Y61          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.214     9.310    udm/udm_controller/clk_out1
    SLICE_X7Y61          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[14]/C
                         clock pessimism              0.348     9.658    
                         clock uncertainty           -0.074     9.583    
    SLICE_X7Y61          FDCE (Recov_fdce_C_CLR)     -0.293     9.290    udm/udm_controller/bus_addr_bo_reg[14]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -2.276    
  -------------------------------------------------------------------
                         slack                                  7.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.130%)  route 0.933ns (86.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.933     0.500    udm/udm_controller/srst
    SLICE_X6Y67          FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.866    -0.807    udm/udm_controller/clk_out1
    SLICE_X6Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.067    -0.525    udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.130%)  route 0.933ns (86.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.933     0.500    udm/udm_controller/srst
    SLICE_X6Y67          FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.866    -0.807    udm/udm_controller/clk_out1
    SLICE_X6Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.067    -0.525    udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.130%)  route 0.933ns (86.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.933     0.500    udm/udm_controller/srst
    SLICE_X7Y67          FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.866    -0.807    udm/udm_controller/clk_out1
    SLICE_X7Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X7Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.550    udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_err_ack_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.141ns (13.172%)  route 0.929ns (86.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.929     0.496    udm/udm_controller/srst
    SLICE_X13Y69         FDCE                                         f  udm/udm_controller/tx_err_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X13Y69         FDCE                                         r  udm/udm_controller/tx_err_ack_reg/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X13Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    udm/udm_controller/tx_err_ack_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_err_resp_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.141ns (13.172%)  route 0.929ns (86.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.929     0.496    udm/udm_controller/srst
    SLICE_X13Y69         FDCE                                         f  udm/udm_controller/tx_err_resp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X13Y69         FDCE                                         r  udm/udm_controller/tx_err_resp_reg/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X13Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    udm/udm_controller/tx_err_resp_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.140%)  route 1.020ns (87.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.020     0.587    udm/udm_controller/srst
    SLICE_X14Y67         FDCE                                         f  udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.838    -0.835    udm/udm_controller/clk_out1
    SLICE_X14Y67         FDCE                                         r  udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X14Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.553    udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.195ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.141ns (11.545%)  route 1.080ns (88.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.080     0.647    udm/udm_controller/srst
    SLICE_X7Y65          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.868    -0.805    udm/udm_controller/clk_out1
    SLICE_X7Y65          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[29]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.074    -0.456    
    SLICE_X7Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.548    udm/udm_controller/bus_addr_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.195ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.141ns (11.545%)  route 1.080ns (88.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.080     0.647    udm/udm_controller/srst
    SLICE_X7Y65          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.868    -0.805    udm/udm_controller/clk_out1
    SLICE_X7Y65          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[30]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.074    -0.456    
    SLICE_X7Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.548    udm/udm_controller/bus_addr_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.195ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.141ns (11.545%)  route 1.080ns (88.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.080     0.647    udm/udm_controller/srst
    SLICE_X7Y65          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.868    -0.805    udm/udm_controller/clk_out1
    SLICE_X7Y65          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.074    -0.456    
    SLICE_X7Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.548    udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.141ns (11.116%)  route 1.127ns (88.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.127     0.694    udm/udm_controller/srst
    SLICE_X5Y64          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.869    -0.804    udm/udm_controller/clk_out1
    SLICE_X5Y64          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[28]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.074    -0.455    
    SLICE_X5Y64          FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    udm/udm_controller/bus_addr_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  1.241    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        6.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[27]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.521    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.257     9.264    udm/udm_controller/bus_wdata_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          9.264    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[29]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.521    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.257     9.264    udm/udm_controller/bus_wdata_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          9.264    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[5]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.521    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.257     9.264    udm/udm_controller/bus_wdata_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          9.264    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[8]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.521    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.257     9.264    udm/udm_controller/bus_wdata_bo_reg[8]
  -------------------------------------------------------------------
                         required time                          9.264    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[11]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.521    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.227     9.294    udm/udm_controller/bus_wdata_bo_reg[11]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[13]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.521    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.227     9.294    udm/udm_controller/bus_wdata_bo_reg[13]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[16]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.521    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.227     9.294    udm/udm_controller/bus_wdata_bo_reg[16]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.341ns (13.131%)  route 2.256ns (86.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 9.247 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.256     2.283    udm/udm_controller/srst
    SLICE_X8Y65          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.151     9.247    udm/udm_controller/clk_out1
    SLICE_X8Y65          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[19]/C
                         clock pessimism              0.348     9.595    
                         clock uncertainty           -0.074     9.521    
    SLICE_X8Y65          FDCE (Recov_fdce_C_CLR)     -0.227     9.294    udm/udm_controller/bus_wdata_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.015ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.341ns (13.163%)  route 2.250ns (86.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 9.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.250     2.276    udm/udm_controller/srst
    SLICE_X7Y61          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.214     9.310    udm/udm_controller/clk_out1
    SLICE_X7Y61          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[10]/C
                         clock pessimism              0.348     9.658    
                         clock uncertainty           -0.074     9.584    
    SLICE_X7Y61          FDCE (Recov_fdce_C_CLR)     -0.293     9.291    udm/udm_controller/bus_addr_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -2.276    
  -------------------------------------------------------------------
                         slack                                  7.015    

Slack (MET) :             7.015ns  (required time - arrival time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.341ns (13.163%)  route 2.250ns (86.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 9.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.303    -0.314    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.341     0.027 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         2.250     2.276    udm/udm_controller/srst
    SLICE_X7Y61          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         1.214     9.310    udm/udm_controller/clk_out1
    SLICE_X7Y61          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[14]/C
                         clock pessimism              0.348     9.658    
                         clock uncertainty           -0.074     9.584    
    SLICE_X7Y61          FDCE (Recov_fdce_C_CLR)     -0.293     9.291    udm/udm_controller/bus_addr_bo_reg[14]
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -2.276    
  -------------------------------------------------------------------
                         slack                                  7.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.130%)  route 0.933ns (86.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.933     0.500    udm/udm_controller/srst
    SLICE_X6Y67          FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.866    -0.807    udm/udm_controller/clk_out1
    SLICE_X6Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.067    -0.599    udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.130%)  route 0.933ns (86.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.933     0.500    udm/udm_controller/srst
    SLICE_X6Y67          FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.866    -0.807    udm/udm_controller/clk_out1
    SLICE_X6Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X6Y67          FDCE (Remov_fdce_C_CLR)     -0.067    -0.599    udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.130%)  route 0.933ns (86.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.933     0.500    udm/udm_controller/srst
    SLICE_X7Y67          FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.866    -0.807    udm/udm_controller/clk_out1
    SLICE_X7Y67          FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X7Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.624    udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_err_ack_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.141ns (13.172%)  route 0.929ns (86.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.929     0.496    udm/udm_controller/srst
    SLICE_X13Y69         FDCE                                         f  udm/udm_controller/tx_err_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X13Y69         FDCE                                         r  udm/udm_controller/tx_err_ack_reg/C
                         clock pessimism              0.275    -0.562    
    SLICE_X13Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.654    udm/udm_controller/tx_err_ack_reg
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_err_resp_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.141ns (13.172%)  route 0.929ns (86.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         0.929     0.496    udm/udm_controller/srst
    SLICE_X13Y69         FDCE                                         f  udm/udm_controller/tx_err_resp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X13Y69         FDCE                                         r  udm/udm_controller/tx_err_resp_reg/C
                         clock pessimism              0.275    -0.562    
    SLICE_X13Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.654    udm/udm_controller/tx_err_resp_reg
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.141ns (12.140%)  route 1.020ns (87.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.020     0.587    udm/udm_controller/srst
    SLICE_X14Y67         FDCE                                         f  udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.838    -0.835    udm/udm_controller/clk_out1
    SLICE_X14Y67         FDCE                                         r  udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.275    -0.560    
    SLICE_X14Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.627    udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.141ns (11.545%)  route 1.080ns (88.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.080     0.647    udm/udm_controller/srst
    SLICE_X7Y65          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.868    -0.805    udm/udm_controller/clk_out1
    SLICE_X7Y65          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[29]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X7Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    udm/udm_controller/bus_addr_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.141ns (11.545%)  route 1.080ns (88.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.080     0.647    udm/udm_controller/srst
    SLICE_X7Y65          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.868    -0.805    udm/udm_controller/clk_out1
    SLICE_X7Y65          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[30]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X7Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    udm/udm_controller/bus_addr_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.141ns (11.545%)  route 1.080ns (88.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.080     0.647    udm/udm_controller/srst
    SLICE_X7Y65          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.868    -0.805    udm/udm_controller/clk_out1
    SLICE_X7Y65          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X7Y65          FDCE (Remov_fdce_C_CLR)     -0.092    -0.622    udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 reset_cntrl/srst_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.141ns (11.116%)  route 1.127ns (88.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.590    -0.574    reset_cntrl/clk_out1
    SLICE_X5Y75          FDPE                                         r  reset_cntrl/srst_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDPE (Prop_fdpe_C_Q)         0.141    -0.433 f  reset_cntrl/srst_o_reg/Q
                         net (fo=272, routed)         1.127     0.694    udm/udm_controller/srst
    SLICE_X5Y64          FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=723, routed)         0.869    -0.804    udm/udm_controller/clk_out1
    SLICE_X5Y64          FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[28]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X5Y64          FDCE (Remov_fdce_C_CLR)     -0.092    -0.621    udm/udm_controller/bus_addr_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  1.315    





