module expression3(finput in1, in2, in3, foutput out);

    flow temp_out;

    assign temp_out = &(in1 + in2 + in3) ;

    assign out = temp_out;

endmodule
