# NOTE: Do not edit this file.
# Auto generated by Post-Route Verilog Simulation Models
#
vlog   -v C:/ispLEVER_Classic2_0/ispcpld/pld/verilog/pldlib.v {c:/users/picoj/desktop/github/icestudio/icestcik/curso verilog/export_to_verilog/icetojedec/ejemplotojedec00/myand.vt}
# End
