Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/ipcore_dir/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - A core named 'PLL_50_100_150_200_250' already exists in the
   project. Output products for this core may be overwritten.
Resolving generics for 'PLL_50_100_150_200_250'...
WARNING:sim - A core named 'PLL_50_100_150_200_250' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'PLL_50_100_150_200_250'...
Delivering associated files for 'PLL_50_100_150_200_250'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'PLL_50_100_150_200_250'...
Delivered 3 files into directory
/media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/ipcore_dir/tmp/_cg/PLL_50_10
0_150_200_250
Delivered 1 file into directory
/media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/ipcore_dir/tmp/_cg/PLL_50_10
0_150_200_250
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx45.nph' in environment
/media/storage/opt/xilinx/14.7/ISE_DS/ISE/.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project...
XCO file found: PLL_50_100_150_200_250.xco
XMDF file found: PLL_50_100_150_200_250_xmdf.tcl
Adding
/media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/ipcore_dir/tmp/_cg/PLL_50_10
0_150_200_250.asy -view all -origin_type imported
Adding
/media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/ipcore_dir/tmp/_cg/PLL_50_10
0_150_200_250.ucf -view all -origin_type created
Adding
/media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/ipcore_dir/tmp/_cg/PLL_50_10
0_150_200_250.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/ipcore_dir/tmp/_cg/PLL_5
   0_100_150_200_250.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/ipcore_dir/tmp/_cg/PLL_50_10
0_150_200_250.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/PLL_50_100_150_200_250"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
