gpasm-1.7.0_beta1 (Nov 23 2015)fsgt.asm           2015-11-26  01:02:18         PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : ANSI-C Compiler
                      00003 ; Version 0.0.4 (Nov 23 2015) (Linux)
                      00004 ; This file was generated Thu Nov 26 01:02:18 2015
                      00005 ;--------------------------------------------------------
                      00006 ; MC3X port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/fsgt.c"
                      00009         list    p=5222
                      00010         radix dec
                      00011         include "5222.inc"
                      00001 
                      00002 ;mc32p5212 header file
                      00003 ;define must write at first row
                      00004 
                      00005 GOTOMTP macro x
                      00006         org 0x4000+x
                      00007         endm
                      00008        
  000001B0            00009 INDF0   EQU     0X1B0
  000001B1            00010 INDF1   EQU     0X1B1
  000001B2            00011 INDF2   EQU     0X1B2
  000001B3            00012 HIBYTE  EQU     0X1B3
  000001B4            00013 FSR0    EQU     0X1B4
  000001B5            00014 FSR1    EQU     0X1B5
  000001B6            00015 PCL     EQU     0X1B6
  000001B7            00016 PFLAG   EQU     0X1B7
  000001B8            00017 MCR     EQU     0X1B8
  000001B9            00018 INDF3   EQU     0X1B9   
  000001BA            00019 INTE0   EQU     0X1BA
  000001BB            00020 INTF0   EQU     0X1BB
  000001BC            00021 OSCM    EQU     0X1BC
  000001BD            00022 LVDCR   EQU     0X1BD
                      00023 
  000001C0            00024 MTPADH  EQU     0X1C0
  000001C1            00025 MTPADL  EQU     0X1C1
  000001C2            00026 MTPDB   EQU     0X1C2
  000001C3            00027 MTPMD   EQU     0X1C3
  000001C4            00028 MTPCTR  EQU     0X1C4
  000001C8            00029 IOP1    EQU     0X1C8
  000001C9            00030 OEP1    EQU     0X1C9
  000001CA            00031 PUP1    EQU     0X1CA
  000001CE            00032 DKWP1   EQU     0X1CE
                      00033 
  000001D0            00034 IOP2    EQU     0X1D0
  000001D1            00035 OEP2    EQU     0X1D1
  000001D2            00036 PUP2    EQU     0X1D2
  000001D6            00037 DKWP2   EQU     0X1D6
  000001D8            00038 T0CR    EQU     0X1D8
  000001D9            00039 T0LOADH EQU     0X1D9
  000001DA            00040 T0LOADL EQU     0X1DA
  000001DB            00041 T0LATRH EQU     0X1DB
  000001DC            00042 T0LATRL EQU     0X1DC
  000001DD            00043 T0LATFH EQU     0X1DD
  000001DE            00044 T0LATFL EQU     0X1DE
                      00045 
  000001E0            00046 T1CR    EQU     0X1E0
  000001E1            00047 T1DATA  EQU     0X1E1
  000001E2            00048 T1LOAD  EQU     0X1E2
                      00049 
  000001E4            00050 OPCR0   EQU     0X1E4
  000001E5            00051 OPCR1   EQU     0X1E5
  000001E6            00052 DKW0    EQU     0X1E6
  000001E7            00053 DKW1    EQU     0X1E7
                      00054 
                      00055 #define         STATUS          PFLAG
                      00056 #define         INDF              INDF0
                      00057 #define         FSR                 FSR0
                      00058 #define         INTE        INTE0
                      00059 #define         INTF      INTF0
                      00060 #define         INTECON         INTE
                      00061 #define         INTFLAG   INTF
                      00062 
                      00063 ; ----- INDF0 Bits --------------------------------------------
                      00064 #define INDF00          INDF0,0          /* bit 0 */
                      00065 #define INDF01          INDF0,1         /* bit 1 */
                      00066 #define INDF02          INDF0,2          /* bit 2 */
                      00067 #define INDF03          INDF0,3         /* bit 3 */
                      00068 #define INDF04          INDF0,4         /* bit 4 */
                      00069 #define INDF05          INDF0,5         /* bit 5 */
                      00070 #define INDF06          INDF0,6         /* bit 6 */
                      00071 #define INDF07          INDF0,7         /* bit 7 */
                      00072 
                      00073 ; ----- INDF1 Bits --------------------------------------------
                      00074 #define INDF10          INDF1,0          /* bit 0 */
                      00075 #define INDF11          INDF1,1          /* bit 1 */
                      00076 #define INDF12          INDF1,2          /* bit 2 */
                      00077 #define INDF13          INDF1,3          /* bit 3 */
                      00078 #define INDF14          INDF1,4          /* bit 4 */
                      00079 #define INDF15          INDF1,5          /* bit 5 */
                      00080 #define INDF16          INDF1,6          /* bit 6 */
                      00081 #define INDF17          INDF1,7          /* bit 7 */
                      00082 
                      00083 ; ----- INDF2 Bits --------------------------------------------
                      00084 #define INDF20          INDF2,0          /* bit 0 */
                      00085 #define INDF21          INDF2,1          /* bit 1 */
                      00086 #define INDF22          INDF2,2          /* bit 2 */
                      00087 #define INDF23          INDF2,3          /* bit 3 */
                      00088 #define INDF24          INDF2,4          /* bit 4 */
                      00089 #define INDF25          INDF2,5          /* bit 5 */
                      00090 #define INDF26          INDF2,6          /* bit 6 */
                      00091 #define INDF27          INDF2,7          /* bit 7 */
                      00092 
                      00093 ; ----- HIBYTE Bits --------------------------------------------
                      00094 #define HIBYTE0         HIBYTE,0         /* bit 0 */
                      00095 #define HIBYTE1         HIBYTE,1         /* bit 1 */
                      00096 #define HIBYTE2         HIBYTE,2         /* bit 2 */
                      00097 #define HIBYTE3         HIBYTE,3         /* bit 3 */
                      00098 #define HIBYTE4         HIBYTE,4         /* bit 4 */
                      00099 #define HIBYTE5         HIBYTE,5         /* bit 5 */
                      00100 #define HIBYTE6         HIBYTE,6         /* bit 6 */
                      00101 #define HIBYTE7         HIBYTE,7         /* bit 7 */
                      00102 
                      00103 ; ----- FSR0 Bits ---------------------------------------------
                      00104 #define FSR00           FSR0,0          /* bit 0 */
                      00105 #define FSR01           FSR0,1          /* bit 1 */
                      00106 #define FSR02           FSR0,2          /* bit 2 */
                      00107 #define FSR03           FSR0,3          /* bit 3 */
                      00108 #define FSR04           FSR0,4          /* bit 4 */
                      00109 #define FSR05           FSR0,5          /* bit 5 */
                      00110 #define FSR06           FSR0,6          /* bit 6 */
                      00111 #define FSR07           FSR0,7          /* bit 7 */
                      00112 
                      00113 ; ----- FSR1 Bits ---------------------------------------------
                      00114 #define FSR10           FSR1,0          /* bit 0 */
                      00115 #define FSR11           FSR1,1          /* bit 1 */
                      00116 #define FSR12           FSR1,2          /* bit 2 */
                      00117 #define FSR13           FSR1,3          /* bit 3 */
                      00118 #define FSR14           FSR1,4          /* bit 4 */
                      00119 #define FSR15           FSR1,5          /* bit 5 */
                      00120 #define FSR16           FSR1,6          /* bit 6 */
                      00121 #define FSR17           FSR1,7          /* bit 7 */
                      00122 
                      00123 ; ----- PCL Bits ---------------------------------------------
                      00124 #define PC0             PCL,0          /* bit 0 */
                      00125 #define PC1             PCL,1          /* bit 1 */
                      00126 #define PC2             PCL,2          /* bit 2 */
                      00127 #define PC3             PCL,3          /* bit 3 */
                      00128 #define PC4             PCL,4          /* bit 4 */
                      00129 #define PC5             PCL,5          /* bit 5 */
                      00130 #define PC6             PCL,6          /* bit 6 */
                      00131 #define PC7             PCL,7          /* bit 7 */
                      00132 
                      00133 ;PFLAG bit 
                      00134 #define         Z               PFLAG,2
                      00135 #define         DC              PFLAG,1
                      00136 #define         C               PFLAG,0 
                      00137                                 
                      00138 ;MCR                            
                      00139 #define         GIE             MCR,7
                      00140 #define         TO              MCR,5
                      00141 #define         PD              MCR,4
                      00142 #define         MINT11          MCR,3
                      00143 #define         MINT10          MCR,2
                      00144 #define         MINT01          MCR,1
                      00145 #define         MINT00          MCR,0 
                      00146 
                      00147 ;INDF3 
                      00148 #define         INDF37          INDF3,7
                      00149 #define         INDF36          INDF3,6
                      00150 #define         INDF35          INDF3,5
                      00151 #define         INDF34          INDF3,4
                      00152 #define         INDF33          INDF3,3
                      00153 #define         INDF32          INDF3,2
                      00154 #define         INDF31          INDF3,1
                      00155 #define         INDF30          INDF3,0 
                      00156 
                      00157 ;INTE     
                      00158 #DEFINE         MTPIE           INTE,7                              
                      00159 #DEFINE         LVDIE           INTE,5
                      00160 #DEFINE         INT1IE          INTE,3
                      00161 #DEFINE         INT0IE          INTE,2
                      00162 #DEFINE         T1IE            INTE,1
                      00163 #define         T0IE            INTE,0
                      00164                                 
                      00165 ;INTF      
                      00166 #DEFINE         MTPIF           INTF,7                     
                      00167 #DEFINE         T0RF            INTF,6
                      00168 #DEFINE         LVDIF           INTF,5
                      00169 #DEFINE         INT1IF          INTF,3
                      00170 #DEFINE         INT0IF          INTF,2
                      00171 #DEFINE         T1IF            INTF,1
                      00172 #DEFINE         T0IF            INTF,0
                      00173                                 
                      00174 ;OSCM                           
                      00175 #define         STBL            OSCM,5
                      00176 #define         STBH            OSCM,4
                      00177 #define         CLKS            OSCM,2
                      00178 #define         LFEN            OSCM,1
                      00179 #define         HFEN            OSCM,0
                      00180 
                      00181 ;LVDCR
                      00182 #define         LVDEN           LVDCR,7
                      00183 #define         LVDS            LVDCR,3
                      00184 #define         LVDF            LVDCR,0 
                      00185 
                      00186 ;MTPADH                                  
                      00187 #define         MTPAD9          MTPADH,5 
                      00188 #define         MTPAD8          MTPADH,4 
                      00189 #define         MTPAD7          MTPADH,3 
                      00190 #define         MTPAD6          MTPADH,2 
                      00191 #define         MTPAD5          MTPADH,1 
                      00192 #define         MTPAD4          MTPADH,0 
                      00193 
                      00194 ;MTPADL                                  
                      00195 #define         MTPAD3          MTPADL,3 
                      00196 #define         MTPAD2          MTPADL,2 
                      00197 #define         MTPAD1          MTPADL,1 
                      00198 #define         MTPAD0          MTPADL,0 
                      00199 
                      00200 ;MTPDB
                      00201 #define         MTPDB7          MTPDB,7
                      00202 #define         MTPDB6          MTPDB,6
                      00203 #define         MTPDB5          MTPDB,5
                      00204 #define         MTPDB4          MTPDB,4
                      00205 #define         MTPDB3          MTPDB,3
                      00206 #define         MTPDB2          MTPDB,2
                      00207 #define         MTPDB1          MTPDB,1
                      00208 #define         MTPDB0          MTPDB,0
                      00209 
                      00210 ;MTPMD  
                      00211 #define         MTPEN           MTPMD,7
                      00212 #define         CHIPERS         MTPMD,4
                      00213 #define         PAGEERS         MTPMD,3
                      00214 #define         PAGEWR          MTPMD,2
                      00215 #define         BYTEWR          MTPMD,1
                      00216 #define         BYTERD          MTPMD,0
                      00217 
                      00218 ;MTPCTR
                      00219 #define         MTPBUSY         MTPCTR,7
                      00220 #define         MTPTOUT         MTPCTR,6
                      00221 #define         MTPLD           MTPCTR,2
                      00222 #define         MTPWR           MTPCTR,1
                      00223 #define         MTPRD           MTPCTR,0
                      00224 
                      00225 ;IOP1
                      00226 #define         P17D            IOP1,7
                      00227 #define         P16D            IOP1,6
                      00228 #define         P15D            IOP1,5
                      00229 #define         P14D            IOP1,4
                      00230 #define         P13D            IOP1,3
                      00231 #define         P12D            IOP1,2
                      00232 #define         P11D            IOP1,1
                      00233 #define         P10D              IOP1,0
                      00234 
                      00235 ;OEP1
                      00236 #define         P17OE           OEP1,7
                      00237 #define         P16OE           OEP1,6
                      00238 #define         P15OE           OEP1,5
                      00239 #define         P14OE           OEP1,4
                      00240 #define         P13OE           OEP1,3
                      00241 #define         P12OE           OEP1,2
                      00242 #define         P11OE           OEP1,1
                      00243 #define         P10OE           OEP1,0
                      00244 
                      00245 ;PUP1
                      00246 #define         P16PU           PUP1,6
                      00247 #define         P15PU           PUP1,5
                      00248 #define         P14PU           PUP1,4
                      00249 #define         P13PU           PUP1,3
                      00250 #define         P12PU           PUP1,2
                      00251 #define         P11PU           PUP1,1
                      00252 #define         P10PU           PUP1,0
                      00253 
                      00254 ;DKWP1
                      00255 #define         P16DKW                DKWP1,6
                      00256 #define         P15DKW                DKWP1,5
                      00257 #define         P14DKW                DKWP1,4
                      00258 #define         P13DKW                DKWP1,3
                      00259 #define         P12DKW                DKWP1,2
                      00260 #define         P11DKW                DKWP1,1
                      00261 #define         P10DKW          DKWP1,0
                      00262 
                      00263 ;IOP2
                      00264 #define         P27D            IOP2,7
                      00265 #define         P26D            IOP2,6
                      00266 #define         P25D            IOP2,5
                      00267 #define         P24D            IOP2,4
                      00268 #define         P22D            IOP2,2
                      00269 #define         P21D            IOP2,1
                      00270 
                      00271 ;OEP2
                      00272 #define         P27OE           OEP2,7
                      00273 #define         P26OE           OEP2,6
                      00274 #define         P25OE           OEP2,5
                      00275 #define         P24OE           OEP2,4
                      00276 #define         P22OE           OEP2,2
                      00277 #define         P21OE           OEP2,1
                      00278 
                      00279 ;PUP2
                      00280 #define         P27PU           PUP2,7
                      00281 #define         P26PU           PUP2,6
                      00282 #define         P25PU           PUP2,5
                      00283 #define         P24PU           PUP2,4
                      00284 #define         P22PU           PUP2,2
                      00285 #define         P21PU           PUP2,1
                      00286 
                      00287 ;DKWP2
                      00288 #define         P27DKW                DKWP2,7
                      00289 #define         P26DKW                DKWP2,6
                      00290 #define         P25DKW                DKWP2,5
                      00291 #define         P24DKW                DKWP2,4
                      00292 #define         P22DKW                DKWP2,2
                      00293 #define         P21DKW                DKWP2,1
                      00294 
                      00295 ;T0CR
                      00296 #define         TC0EN           T0CR,7
                      00297 #define         T0MOD1          T0CR,6
                      00298 #define         T0MOD0          T0CR,5
                      00299 #define         T0PS1           T0CR,4
                      00300 #define         T0PS0           T0CR,3
                      00301 #define         T0PR2           T0CR,2
                      00302 #define         T0PR1           T0CR,1
                      00303 #define         T0PR0           T0CR,0
                      00304 
                      00305 ;T0LOADH
                      00306 #define         T0LOADH7        T0LOADH,7
                      00307 #define         T0LOADH6        T0LOADH,6
                      00308 #define         T0LOADH5        T0LOADH,5
                      00309 #define         T0LOADH4        T0LOADH,4
                      00310 #define         T0LOADH3        T0LOADH,3
                      00311 #define         T0LOADH2        T0LOADH,2
                      00312 #define         T0LOADH1        T0LOADH,1
                      00313 #define         T0LOADH0        T0LOADH,0
                      00314 
                      00315 ;T0LOADL
                      00316 #define         T0LOADL7        T0LOADL,7
                      00317 #define         T0LOADL6        T0LOADL,6
                      00318 #define         T0LOADL5        T0LOADL,5
                      00319 #define         T0LOADL4        T0LOADL,4
                      00320 #define         T0LOADL3        T0LOADL,3
                      00321 #define         T0LOADL2        T0LOADL,2
                      00322 #define         T0LOADL1        T0LOADL,1
                      00323 #define         T0LOADL0        T0LOADL,0
                      00324 
                      00325 ;T0LATFH
                      00326 #define         T0LATFH7        T0LATFH,7
                      00327 #define         T0LATFH6        T0LATFH,6
                      00328 #define         T0LATFH5        T0LATFH,5
                      00329 #define         T0LATFH4        T0LATFH,4
                      00330 #define         T0LATFH3        T0LATFH,3
                      00331 #define         T0LATFH2        T0LATFH,2
                      00332 #define         T0LATFH1        T0LATFH,1
                      00333 #define         T0LATFH0        T0LATFH,0
                      00334 
                      00335 ;T0LATFL
                      00336 #define         T0LATFL7        T0LATFL,7
                      00337 #define         T0LATFL6        T0LATFL,6
                      00338 #define         T0LATFL5        T0LATFL,5
                      00339 #define         T0LATFL4        T0LATFL,4
                      00340 #define         T0LATFL3        T0LATFL,3
                      00341 #define         T0LATFL2        T0LATFL,2
                      00342 #define         T0LATFL1        T0LATFL,1
                      00343 #define         T0LATFL0        T0LATFL,0
                      00344 
                      00345 ;T0LATRH
                      00346 #define         T0LATRH7        T0LOADH,7
                      00347 #define         T0LATRH6        T0LOADH,6
                      00348 #define         T0LATRH5        T0LOADH,5
                      00349 #define         T0LATRH4        T0LOADH,4
                      00350 #define         T0LATRH3        T0LOADH,3
                      00351 #define         T0LATRH2        T0LOADH,2
                      00352 #define         T0LATRH1        T0LOADH,1
                      00353 #define         T0LATRH0        T0LOADH,0
                      00354 
                      00355 ;T0LATRL
                      00356 #define         T0LATRL7        T0LATRL,7
                      00357 #define         T0LATRL6        T0LATRL,6
                      00358 #define         T0LATRL5        T0LATRL,5
                      00359 #define         T0LATRL4        T0LATRL,4
                      00360 #define         T0LATRL3        T0LATRL,3
                      00361 #define         T0LATRL2        T0LATRL,2
                      00362 #define         T0LATRL1        T0LATRL,1
                      00363 #define         T0LATRL0        T0LATRL,0
                      00364 
                      00365 ;T1CR
                      00366 #define         TC1EN           T1CR,7
                      00367 #define         T1MOD1          T1CR,6
                      00368 #define         T1MOD0          T1CR,5
                      00369 #define         T1PS1           T1CR,4
                      00370 #define         T1PS0           T1CR,3
                      00371 #define         T1PR2           T1CR,2
                      00372 #define         T1PR1           T1CR,1
                      00373 #define         T1PR0           T1CR,0
                      00374 
                      00375 ;T1LOAD
                      00376 #define         T1LOAD7         T1LOAD,7
                      00377 #define         T1LOAD6         T1LOAD,6
                      00378 #define         T1LOAD5         T1LOAD,5
                      00379 #define         T1LOAD4         T1LOAD,4
                      00380 #define         T1LOAD3         T1LOAD,3
                      00381 #define         T1LOAD2         T1LOAD,2
                      00382 #define         T1LOAD1         T1LOAD,1
                      00383 #define         T1LOAD0         T1LOAD,0
                      00384 
                      00385 ;T1DATA
                      00386 #define         T1DATA7         T1DATA,7
                      00387 #define         T1DATA6         T1DATA,6
                      00388 #define         T1DATA5         T1DATA,5
                      00389 #define         T1DATA4         T1DATA,4
                      00390 #define         T1DATA3         T1DATA,3
                      00391 #define         T1DATA2         T1DATA,2
                      00392 #define         T1DATA1         T1DATA,1
                      00393 #define         T1DATA0         T1DATA,0
                      00394 
                      00395 ;OPCR0
                      00396 #define         OPAE            OPCR0,7
                      00397 #define         OPAM            OPCR0,6
                      00398 #define         OPFC5           OPCR0,5
                      00399 #define         OPFC4           OPCR0,4
                      00400 #define         OPFC3           OPCR0,3
                      00401 #define         OPFC2           OPCR0,2
                      00402 #define         OPFC1           OPCR0,1
                      00403 #define         OPFC0           OPCR0,0
                      00404 
                      00405 ;OPCR1
                      00406 #define         IRIN            OPCR1,7
                      00407 #define         VSEL            OPCR1,6
                      00408 #define         FSEL1           OPCR1,3
                      00409 #define         FSEL0           OPCR1,2
                      00410 #define         CSEL1           OPCR1,1
                      00411 #define         CSEL0           OPCR1,0
                      00412 
                      00413 ;DKW0
                      00414 #define         DKWE            DKW0,7
                      00415 #define         IROS            DKW0,6
                      00416 #define         IROT            DKW0,5         
                      00417 #define         WSEL0           DKW0,4
                      00418 #define         WSEL1           DKW0,3
                      00419 #define         RSEL            DKW0,2     
                      00420 
                      00421 ;DKW1
                      00422 #define         IRES1           DKW1,5         
                      00423 #define         IRES0           DKW1,4
                      00424 #define         LSEL11          DKW1,3
                      00425 #define         LSEL10          DKW1,2
                      00426 #define         LSEL01          DKW1,1
                      00427 #define         LSEL00          DKW1,0
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015         extern  ___uchar2fs
                      00016         extern  ___schar2fs
                      00017         extern  ___uint2fs
                      00018         extern  ___sint2fs
                      00019         extern  ___ulong2fs
                      00020         extern  ___slong2fs
                      00021         extern  ___fs2uchar
                      00022         extern  ___fs2schar
                      00023         extern  ___fs2uint
                      00024         extern  ___fs2sint
                      00025         extern  ___fs2ulong
                      00026         extern  ___fs2slong
                      00027         extern  ___fsadd
                      00028         extern  ___fssub
                      00029         extern  ___fsmul
                      00030         extern  ___fsdiv
                      00031         extern  ___fslt
                      00032         extern  ___fseq
                      00033         extern  ___fsneq
                      00034 
                      00035         extern STK06
                      00036         extern STK05
                      00037         extern STK04
                      00038         extern STK03
                      00039         extern STK02
                      00040         extern STK01
                      00041         extern STK00
                      00042 ;--------------------------------------------------------
                      00043 ; global declarations
                      00044 ;--------------------------------------------------------
                      00045         global  ___fsgt
                      00046 
                      00047 ;--------------------------------------------------------
                      00048 ; global definitions
                      00049 ;--------------------------------------------------------
                      00050 ;--------------------------------------------------------
                      00051 ; absolute symbol definitions
                      00052 ;--------------------------------------------------------
                      00053 ;--------------------------------------------------------
                      00054 ; compiler-defined variables
                      00055 ;--------------------------------------------------------
                      00056 UDL_fsgt_0      udata
0000                  00057 r0x100B res     1
0000                  00058 r0x100A res     1
0001                  00059 r0x1009 res     1
0001                  00060 r0x1008 res     1
0002                  00061 r0x100F res     1
0002                  00062 r0x100E res     1
0003                  00063 r0x100D res     1
0003                  00064 r0x100C res     1
0004                  00065 r0x1010 res     1
0004                  00066 ___fsgt_fl1_1_22        res     4
0006                  00067 ___fsgt_fl2_1_22        res     4
                      00068 ;--------------------------------------------------------
                      00069 ; initialized data
                      00070 ;--------------------------------------------------------
                      00071 ;--------------------------------------------------------
                      00072 ; overlayable items in internal ram 
                      00073 ;--------------------------------------------------------
                      00074 ;       udata_ovr
                      00075 ;--------------------------------------------------------
                      00076 ; code
                      00077 ;--------------------------------------------------------
                      00078 code_fsgt       code
                      00079 ;***
                      00080 ;  pBlock Stats: dbName = C
                      00081 ;***
                      00082 ;entry:  ___fsgt        ;Function start
                      00083 ; 2 exit points
                      00084 ;has an exit
                      00085 ;16 compiler assigned registers:
                      00086 ;   r0x1008
                      00087 ;   STK00
                      00088 ;   r0x1009
                      00089 ;   STK01
                      00090 ;   r0x100A
                      00091 ;   STK02
                      00092 ;   r0x100B
                      00093 ;   STK03
                      00094 ;   r0x100C
                      00095 ;   STK04
                      00096 ;   r0x100D
                      00097 ;   STK05
                      00098 ;   r0x100E
                      00099 ;   STK06
                      00100 ;   r0x100F
                      00101 ;   r0x1010
                      00102 ;; Starting pCode block
                      00103 ;;[ICODE] ../libsdcc/fsgt.c:55:  _entry($9) :
                      00104 ;;[ICODE] ../libsdcc/fsgt.c:55:         proc ___fsgt [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char function ( float fixed, float fixed) fixed}
0000                  00105 ___fsgt ;Function start
                      00106 ; 2 exit points
                      00107 ;;[ICODE] ../libsdcc/fsgt.c:55: iTemp0 [k2 lr3:6 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{float fixed}{ sir@ ___fsgt_a1_1_21}[r0x1000 r0x1001 r0x1002 r0x1003 ] = recv ___fsgt [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char function ( float fixed, float fixed) fixed}
                      00108 ;       .line   55; "../libsdcc/fsgt.c" char __fsgt (float a1, float a2) _FS_REENTRANT
0000   5600           00109         MOVRA   r0x1008
0001   5800           00110         MOVAR   STK00
0002   5600           00111         MOVRA   r0x1009
0003   5800           00112         MOVAR   STK01
0004   5600           00113         MOVRA   r0x100A
0005   5800           00114         MOVAR   STK02
0006   5600           00115         MOVRA   (___fsgt_fl1_1_22 + 0)
0007   5600           00116         MOVRA   r0x100B
                      00117 ;;[ICODE] ../libsdcc/fsgt.c:55: iTemp1 [k4 lr4:8 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{float fixed}{ sir@ ___fsgt_a2_1_21}[r0x1004 r0x1005 r0x1006 r0x1007 ] = recv ___fsgt [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char function ( float fixed, float fixed) fixed}
0008   5800           00118         MOVAR   STK03
0009   5600           00119         MOVRA   r0x100C
000A   5800           00120         MOVAR   STK04
000B   5600           00121         MOVRA   r0x100D
000C   5800           00122         MOVAR   STK05
000D   5600           00123         MOVRA   r0x100E
000E   5800           00124         MOVAR   STK06
000F   5600           00125         MOVRA   r0x100F
                      00126 ;;[ICODE] ../libsdcc/fsgt.c:59:         iTemp2 [k7 lr5:6 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fsgt_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00127 ;;[ICODE] ../libsdcc/fsgt.c:59:         *(iTemp2 [k7 lr5:6 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat]) := iTemp0 [k2 lr3:6 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{float fixed}{ sir@ ___fsgt_a1_1_21}[r0x1000 r0x1001 r0x1002 r0x1003 ]
                      00128 ;;gen.c:6444: size=3/4, offset=0, AOP_TYPE(res)=8
                      00129 ;;99    MOVAR   r0x100B
                      00130 ;;gen.c:6444: size=2/4, offset=1, AOP_TYPE(res)=8
                      00131 ;       .line   59; "../libsdcc/fsgt.c" fl1.f = a1;
0010   5800           00132         MOVAR   r0x100A
0011   5600           00133         MOVRA   (___fsgt_fl1_1_22 + 1)
                      00134 ;;gen.c:6444: size=1/4, offset=2, AOP_TYPE(res)=8
0012   5800           00135         MOVAR   r0x1009
0013   5600           00136         MOVRA   (___fsgt_fl1_1_22 + 2)
                      00137 ;;gen.c:6444: size=0/4, offset=3, AOP_TYPE(res)=8
0014   5800           00138         MOVAR   r0x1008
0015   5600           00139         MOVRA   (___fsgt_fl1_1_22 + 3)
                      00140 ;;[ICODE] ../libsdcc/fsgt.c:60:         iTemp4 [k11 lr7:8 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fsgt_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00141 ;;[ICODE] ../libsdcc/fsgt.c:60:         *(iTemp4 [k11 lr7:8 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat]) := iTemp1 [k4 lr4:8 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{float fixed}{ sir@ ___fsgt_a2_1_21}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00142 ;;gen.c:6444: size=3/4, offset=0, AOP_TYPE(res)=8
                      00143 ;       .line   60; "../libsdcc/fsgt.c" fl2.f = a2;
0016   5800           00144         MOVAR   r0x100F
0017   5600           00145         MOVRA   (___fsgt_fl2_1_22 + 0)
                      00146 ;;gen.c:6444: size=2/4, offset=1, AOP_TYPE(res)=8
0018   5800           00147         MOVAR   r0x100E
0019   5600           00148         MOVRA   (___fsgt_fl2_1_22 + 1)
                      00149 ;;gen.c:6444: size=1/4, offset=2, AOP_TYPE(res)=8
001A   5800           00150         MOVAR   r0x100D
001B   5600           00151         MOVRA   (___fsgt_fl2_1_22 + 2)
                      00152 ;;gen.c:6444: size=0/4, offset=3, AOP_TYPE(res)=8
001C   5800           00153         MOVAR   r0x100C
001D   5600           00154         MOVRA   (___fsgt_fl2_1_22 + 3)
                      00155 ;;[ICODE] ../libsdcc/fsgt.c:62:         iTemp6 [k14 lr9:10 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] = &[___fsgt_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00156 ;;[ICODE] ../libsdcc/fsgt.c:62:         iTemp8 [k17 lr10:11 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp6 [k14 lr9:10 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00157 ;       .line   62; "../libsdcc/fsgt.c" if (fl1.l<0 && fl2.l<0) {
001E   5800           00158         MOVAR   (___fsgt_fl1_1_22 + 0)
001F   5600           00159         MOVRA   r0x100B
0020   5800           00160         MOVAR   (___fsgt_fl1_1_22 + 1)
0021   5600           00161         MOVRA   r0x100A
0022   5800           00162         MOVAR   (___fsgt_fl1_1_22 + 2)
0023   5600           00163         MOVRA   r0x1009
0024   5800           00164         MOVAR   (___fsgt_fl1_1_22 + 3)
0025   5600           00165         MOVRA   r0x1008
                      00166 ;;[ICODE] ../libsdcc/fsgt.c:62:         iTemp9 [k18 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp8 [k17 lr10:11 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] < 0x0 {volatile-long-int literal}
                      00167 ;;signed compare: left < lit(0x0=0), size=4, mask=ffffffff
0026   C1B7           00168         BSET    STATUS,0
0027   EE00           00169         JBSET   r0x1008,7
0028   D1B7           00170         BCLR    STATUS,0
0029   E1B7           00171         JBSET   STATUS,0
002A   A000           00172         GOTO    _00108_DS_
                      00173 ;;genSkipc:3246: created from rifx:0xbfe66ac0
                      00174 ;;[ICODE] ../libsdcc/fsgt.c:62:         if iTemp9 [k18 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_1($4)
                      00175 ;;[ICODE] ../libsdcc/fsgt.c:62:         iTemp10 [k19 lr13:14 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] = &[___fsgt_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00176 ;;[ICODE] ../libsdcc/fsgt.c:62:         iTemp12 [k22 lr14:15 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp10 [k19 lr13:14 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
002B   5800           00177         MOVAR   (___fsgt_fl2_1_22 + 0)
002C   5600           00178         MOVRA   r0x100B
002D   5800           00179         MOVAR   (___fsgt_fl2_1_22 + 1)
002E   5600           00180         MOVRA   r0x100A
002F   5800           00181         MOVAR   (___fsgt_fl2_1_22 + 2)
0030   5600           00182         MOVRA   r0x1009
0031   5800           00183         MOVAR   (___fsgt_fl2_1_22 + 3)
0032   5600           00184         MOVRA   r0x1008
                      00185 ;;[ICODE] ../libsdcc/fsgt.c:62:         iTemp13 [k23 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp12 [k22 lr14:15 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] < 0x0 {volatile-long-int literal}
                      00186 ;;signed compare: left < lit(0x0=0), size=4, mask=ffffffff
0033   C1B7           00187         BSET    STATUS,0
0034   EE00           00188         JBSET   r0x1008,7
0035   D1B7           00189         BCLR    STATUS,0
0036   E1B7           00190         JBSET   STATUS,0
0037   A000           00191         GOTO    _00108_DS_
                      00192 ;;genSkipc:3246: created from rifx:0xbfe66ac0
                      00193 ;;[ICODE] ../libsdcc/fsgt.c:62:         if iTemp13 [k23 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_1($4)
                      00194 ;;[ICODE] ../libsdcc/fsgt.c:63:         iTemp14 [k24 lr17:18 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] = &[___fsgt_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00195 ;;[ICODE] ../libsdcc/fsgt.c:63:         iTemp16 [k27 lr18:21 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp14 [k24 lr17:18 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00196 ;       .line   63; "../libsdcc/fsgt.c" if (fl2.l > fl1.l)
0038   5800           00197         MOVAR   (___fsgt_fl2_1_22 + 0)
0039   5600           00198         MOVRA   r0x100B
003A   5800           00199         MOVAR   (___fsgt_fl2_1_22 + 1)
003B   5600           00200         MOVRA   r0x100A
003C   5800           00201         MOVAR   (___fsgt_fl2_1_22 + 2)
003D   5600           00202         MOVRA   r0x1009
003E   5800           00203         MOVAR   (___fsgt_fl2_1_22 + 3)
003F   5600           00204         MOVRA   r0x1008
                      00205 ;;[ICODE] ../libsdcc/fsgt.c:63:         iTemp17 [k28 lr19:20 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] = &[___fsgt_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00206 ;;[ICODE] ../libsdcc/fsgt.c:63:         iTemp19 [k31 lr20:21 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1004 r0x1005 r0x1006 r0x1007 ] = @[iTemp17 [k28 lr19:20 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
0040   5800           00207         MOVAR   (___fsgt_fl1_1_22 + 0)
0041   5600           00208         MOVRA   r0x100F
0042   5800           00209         MOVAR   (___fsgt_fl1_1_22 + 1)
0043   5600           00210         MOVRA   r0x100E
0044   5800           00211         MOVAR   (___fsgt_fl1_1_22 + 2)
0045   5600           00212         MOVRA   r0x100D
0046   5800           00213         MOVAR   (___fsgt_fl1_1_22 + 3)
0047   5600           00214         MOVRA   r0x100C
                      00215 ;;[ICODE] ../libsdcc/fsgt.c:63:         iTemp20 [k32 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp16 [k27 lr18:21 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] > iTemp19 [k31 lr20:21 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1004 r0x1005 r0x1006 r0x1007 ]
0048   5800           00216         MOVAR   r0x100C
0049   3F80           00217         ADDAI   0x80
004A   5600           00218         MOVRA   r0x1010
004B   5800           00219         MOVAR   r0x1008
004C   3F80           00220         ADDAI   0x80
004D   4800           00221         RSUBAR  r0x1010
004E   E5B7           00222         JBSET   STATUS,2
004F   A000           00223         GOTO    _00122_DS_
0050   5800           00224         MOVAR   r0x1009
0051   4800           00225         RSUBAR  r0x100D
0052   E5B7           00226         JBSET   STATUS,2
0053   A000           00227         GOTO    _00122_DS_
0054   5800           00228         MOVAR   r0x100A
0055   4800           00229         RSUBAR  r0x100E
0056   E5B7           00230         JBSET   STATUS,2
0057   A000           00231         GOTO    _00122_DS_
0058   5800           00232         MOVAR   r0x100B
0059   4800           00233         RSUBAR  r0x100F
005A                  00234 _00122_DS_
005A   F1B7           00235         JBCLR   STATUS,0
005B   A000           00236         GOTO    _00106_DS_
                      00237 ;;genSkipc:3246: created from rifx:0xbfe66ac0
                      00238 ;;[ICODE] ../libsdcc/fsgt.c:63:         if iTemp20 [k32 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_0($2)
                      00239 ;;[ICODE] ../libsdcc/fsgt.c:64:         ret 0x1 {const-unsigned-char literal}
                      00240 ;       .line   64; "../libsdcc/fsgt.c" return (1);
005C   3C01           00241         MOVAI   0x01
005D   A000           00242         GOTO    _00112_DS_
                      00243 ;;[ICODE] ../libsdcc/fsgt.c:64:  _iffalse_0($2) :
                      00244 ;;[ICODE] ../libsdcc/fsgt.c:65:         ret 0x0 {const-unsigned-char literal}
005E                  00245 _00106_DS_
                      00246 ;       .line   65; "../libsdcc/fsgt.c" return (0);
005E   3C00           00247         MOVAI   0x00
005F   A000           00248         GOTO    _00112_DS_
                      00249 ;;[ICODE] ../libsdcc/fsgt.c:65:  _iffalse_1($4) :
                      00250 ;;[ICODE] ../libsdcc/fsgt.c:68:         iTemp21 [k33 lr27:28 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] = &[___fsgt_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00251 ;;[ICODE] ../libsdcc/fsgt.c:68:         iTemp23 [k36 lr28:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp21 [k33 lr27:28 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
0060                  00252 _00108_DS_
                      00253 ;       .line   68; "../libsdcc/fsgt.c" if (fl1.l > fl2.l)
0060   5800           00254         MOVAR   (___fsgt_fl1_1_22 + 0)
0061   5600           00255         MOVRA   r0x100B
0062   5800           00256         MOVAR   (___fsgt_fl1_1_22 + 1)
0063   5600           00257         MOVRA   r0x100A
0064   5800           00258         MOVAR   (___fsgt_fl1_1_22 + 2)
0065   5600           00259         MOVRA   r0x1009
0066   5800           00260         MOVAR   (___fsgt_fl1_1_22 + 3)
0067   5600           00261         MOVRA   r0x1008
                      00262 ;;[ICODE] ../libsdcc/fsgt.c:68:         iTemp24 [k37 lr29:30 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] = &[___fsgt_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00263 ;;[ICODE] ../libsdcc/fsgt.c:68:         iTemp26 [k40 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1004 r0x1005 r0x1006 r0x1007 ] = @[iTemp24 [k37 lr29:30 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
0068   5800           00264         MOVAR   (___fsgt_fl2_1_22 + 0)
0069   5600           00265         MOVRA   r0x100F
006A   5800           00266         MOVAR   (___fsgt_fl2_1_22 + 1)
006B   5600           00267         MOVRA   r0x100E
006C   5800           00268         MOVAR   (___fsgt_fl2_1_22 + 2)
006D   5600           00269         MOVRA   r0x100D
006E   5800           00270         MOVAR   (___fsgt_fl2_1_22 + 3)
006F   5600           00271         MOVRA   r0x100C
                      00272 ;;[ICODE] ../libsdcc/fsgt.c:68:         iTemp27 [k41 lr31:32 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp23 [k36 lr28:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] > iTemp26 [k40 lr30:31 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1004 r0x1005 r0x1006 r0x1007 ]
0070   5800           00273         MOVAR   r0x100C
0071   3F80           00274         ADDAI   0x80
0072   5600           00275         MOVRA   r0x1010
0073   5800           00276         MOVAR   r0x1008
0074   3F80           00277         ADDAI   0x80
0075   4800           00278         RSUBAR  r0x1010
0076   E5B7           00279         JBSET   STATUS,2
0077   A000           00280         GOTO    _00123_DS_
0078   5800           00281         MOVAR   r0x1009
0079   4800           00282         RSUBAR  r0x100D
007A   E5B7           00283         JBSET   STATUS,2
007B   A000           00284         GOTO    _00123_DS_
007C   5800           00285         MOVAR   r0x100A
007D   4800           00286         RSUBAR  r0x100E
007E   E5B7           00287         JBSET   STATUS,2
007F   A000           00288         GOTO    _00123_DS_
0080   5800           00289         MOVAR   r0x100B
0081   4800           00290         RSUBAR  r0x100F
0082                  00291 _00123_DS_
0082   F1B7           00292         JBCLR   STATUS,0
0083   A000           00293         GOTO    _00111_DS_
                      00294 ;;genSkipc:3246: created from rifx:0xbfe66ac0
                      00295 ;;[ICODE] ../libsdcc/fsgt.c:68:         if iTemp27 [k41 lr31:32 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} == 0 goto _iffalse_2($7)
                      00296 ;;[ICODE] ../libsdcc/fsgt.c:69:         ret 0x1 {const-unsigned-char literal}
                      00297 ;       .line   69; "../libsdcc/fsgt.c" return (1);
0084   3C01           00298         MOVAI   0x01
0085   A000           00299         GOTO    _00112_DS_
                      00300 ;;[ICODE] ../libsdcc/fsgt.c:69:  _iffalse_2($7) :
                      00301 ;;[ICODE] ../libsdcc/fsgt.c:70:         ret 0x0 {const-unsigned-char literal}
0086                  00302 _00111_DS_
                      00303 ;       .line   70; "../libsdcc/fsgt.c" return (0);
0086   3C00           00304         MOVAI   0x00
                      00305 ;;[ICODE] ../libsdcc/fsgt.c:70:  _return($8) :
                      00306 ;;[ICODE] ../libsdcc/fsgt.c:70:         eproc ___fsgt [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char function ( float fixed, float fixed) fixed}
0087                  00307 _00112_DS_
0087   000C           00308         RETURN  
                      00309 ; exit point of ___fsgt
                      00310 
                      00311 
                      00312 ;       code size estimation:
                      00313 ;         136+    0 =   136 instructions (  272 byte)
                      00314 
                      00315         end
gpasm-1.7.0_beta1 (Nov 23 2015)fsgt.asm           2015-11-26  01:02:18         PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

DKW0                              000001E6
DKW1                              000001E7
DKWP1                             000001CE
DKWP2                             000001D6
FSR0                              000001B4
FSR1                              000001B5
HIBYTE                            000001B3
INDF0                             000001B0
INDF1                             000001B1
INDF2                             000001B2
INDF3                             000001B9
INTE0                             000001BA
INTF0                             000001BB
IOP1                              000001C8
IOP2                              000001D0
LVDCR                             000001BD
MCR                               000001B8
MTPADH                            000001C0
MTPADL                            000001C1
MTPCTR                            000001C4
MTPDB                             000001C2
MTPMD                             000001C3
OEP1                              000001C9
OEP2                              000001D1
OPCR0                             000001E4
OPCR1                             000001E5
OSCM                              000001BC
PCL                               000001B6
PFLAG                             000001B7
PUP1                              000001CA
PUP2                              000001D2
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CR                              000001D8
T0LATFH                           000001DD
T0LATFL                           000001DE
T0LATRH                           000001DB
T0LATRL                           000001DC
T0LOADH                           000001D9
T0LOADL                           000001DA
T1CR                              000001E0
T1DATA                            000001E1
T1LOAD                            000001E2
_00106_DS_                        0000005E
_00108_DS_                        00000060
_00111_DS_                        00000086
_00112_DS_                        00000087
_00122_DS_                        0000005A
_00123_DS_                        00000082
__32P5222                         00000001
___fs2schar                       00000000
___fs2sint                        00000000
___fs2slong                       00000000
___fs2uchar                       00000000
___fs2uint                        00000000
___fs2ulong                       00000000
___fsadd                          00000000
___fsdiv                          00000000
___fseq                           00000000
___fsgt                           00000000
___fsgt_fl1_1_22                  00000009
___fsgt_fl2_1_22                  0000000D
___fslt                           00000000
___fsmul                          00000000
___fsneq                          00000000
___fssub                          00000000
___schar2fs                       00000000
___sint2fs                        00000000
___slong2fs                       00000000
___uchar2fs                       00000000
___uint2fs                        00000000
___ulong2fs                       00000000
r0x1008                           00000003
r0x1009                           00000002
r0x100A                           00000001
r0x100B                           00000000
r0x100C                           00000007
r0x100D                           00000006
r0x100E                           00000005
r0x100F                           00000004
r0x1010                           00000008
BYTERD                            MTPMD,0
BYTEWR                            MTPMD,1
C                                 PFLAG,0
CHIPERS                           MTPMD,4
CLKS                              OSCM,2
CSEL0                             OPCR1,0
CSEL1                             OPCR1,1
DC                                PFLAG,1
DKWE                              DKW0,7
FSEL0                             OPCR1,2
FSEL1                             OPCR1,3
FSR                               FSR0
FSR00                             FSR0,0          /* bit 0 */
FSR01                             FSR0,1          /* bit 1 */
FSR02                             FSR0,2          /* bit 2 */
FSR03                             FSR0,3          /* bit 3 */
FSR04                             FSR0,4          /* bit 4 */
FSR05                             FSR0,5          /* bit 5 */
FSR06                             FSR0,6          /* bit 6 */
FSR07                             FSR0,7          /* bit 7 */
FSR10                             FSR1,0          /* bit 0 */
FSR11                             FSR1,1          /* bit 1 */
FSR12                             FSR1,2          /* bit 2 */
FSR13                             FSR1,3          /* bit 3 */
FSR14                             FSR1,4          /* bit 4 */
FSR15                             FSR1,5          /* bit 5 */
FSR16                             FSR1,6          /* bit 6 */
FSR17                             FSR1,7          /* bit 7 */
GIE                               MCR,7
HFEN                              OSCM,0
HIBYTE0                           HIBYTE,0         /* bit 0 */
HIBYTE1                           HIBYTE,1         /* bit 1 */
HIBYTE2                           HIBYTE,2         /* bit 2 */
HIBYTE3                           HIBYTE,3         /* bit 3 */
HIBYTE4                           HIBYTE,4         /* bit 4 */
HIBYTE5                           HIBYTE,5         /* bit 5 */
HIBYTE6                           HIBYTE,6         /* bit 6 */
HIBYTE7                           HIBYTE,7         /* bit 7 */
INDF                              INDF0
INDF00                            INDF0,0          /* bit 0 */
INDF01                            INDF0,1        	/* bit 1 */
INDF02                            INDF0,2          /* bit 2 */
INDF03                            INDF0,3        	/* bit 3 */
INDF04                            INDF0,4        	/* bit 4 */
INDF05                            INDF0,5        	/* bit 5 */
INDF06                            INDF0,6        	/* bit 6 */
INDF07                            INDF0,7        	/* bit 7 */
INDF10                            INDF1,0          /* bit 0 */
INDF11                            INDF1,1          /* bit 1 */
INDF12                            INDF1,2          /* bit 2 */
INDF13                            INDF1,3          /* bit 3 */
INDF14                            INDF1,4          /* bit 4 */
INDF15                            INDF1,5          /* bit 5 */
INDF16                            INDF1,6          /* bit 6 */
INDF17                            INDF1,7          /* bit 7 */
INDF20                            INDF2,0          /* bit 0 */
INDF21                            INDF2,1          /* bit 1 */
INDF22                            INDF2,2          /* bit 2 */
INDF23                            INDF2,3          /* bit 3 */
INDF24                            INDF2,4          /* bit 4 */
INDF25                            INDF2,5          /* bit 5 */
INDF26                            INDF2,6          /* bit 6 */
INDF27                            INDF2,7          /* bit 7 */
INDF30                            INDF3,0
INDF31                            INDF3,1
INDF32                            INDF3,2
INDF33                            INDF3,3
INDF34                            INDF3,4
INDF35                            INDF3,5
INDF36                            INDF3,6
INDF37                            INDF3,7
INT0IE                            INTE,2
INT0IF                            INTF,2
INT1IE                            INTE,3
INT1IF                            INTF,3
INTE                              INTE0
INTECON                           INTE
INTF                              INTF0
INTFLAG                           INTF
IRES0                             DKW1,4
IRES1                             DKW1,5
IRIN                              OPCR1,7
IROS                              DKW0,6
IROT                              DKW0,5
LFEN                              OSCM,1
LSEL00                            DKW1,0
LSEL01                            DKW1,1
LSEL10                            DKW1,2
LSEL11                            DKW1,3
LVDEN                             LVDCR,7
LVDF                              LVDCR,0
LVDIE                             INTE,5
LVDIF                             INTF,5
LVDS                              LVDCR,3
MINT00                            MCR,0
MINT01                            MCR,1
MINT10                            MCR,2
MINT11                            MCR,3
MTPAD0                            MTPADL,0
MTPAD1                            MTPADL,1
MTPAD2                            MTPADL,2
MTPAD3                            MTPADL,3
MTPAD4                            MTPADH,0
MTPAD5                            MTPADH,1
MTPAD6                            MTPADH,2
MTPAD7                            MTPADH,3
MTPAD8                            MTPADH,4
MTPAD9                            MTPADH,5
MTPBUSY                           MTPCTR,7
MTPDB0                            MTPDB,0
MTPDB1                            MTPDB,1
MTPDB2                            MTPDB,2
MTPDB3                            MTPDB,3
MTPDB4                            MTPDB,4
MTPDB5                            MTPDB,5
MTPDB6                            MTPDB,6
MTPDB7                            MTPDB,7
MTPEN                             MTPMD,7
MTPIE                             INTE,7
MTPIF                             INTF,7
MTPLD                             MTPCTR,2
MTPRD                             MTPCTR,0
MTPTOUT                           MTPCTR,6
MTPWR                             MTPCTR,1
OPAE                              OPCR0,7
OPAM                              OPCR0,6
OPFC0                             OPCR0,0
OPFC1                             OPCR0,1
OPFC2                             OPCR0,2
OPFC3                             OPCR0,3
OPFC4                             OPCR0,4
OPFC5                             OPCR0,5
P10D                              IOP1,0
P10DKW                            DKWP1,0
P10OE                             OEP1,0
P10PU                             PUP1,0
P11D                              IOP1,1
P11DKW                            DKWP1,1
P11OE                             OEP1,1
P11PU                             PUP1,1
P12D                              IOP1,2
P12DKW                            DKWP1,2
P12OE                             OEP1,2
P12PU                             PUP1,2
P13D                              IOP1,3
P13DKW                            DKWP1,3
P13OE                             OEP1,3
P13PU                             PUP1,3
P14D                              IOP1,4
P14DKW                            DKWP1,4
P14OE                             OEP1,4
P14PU                             PUP1,4
P15D                              IOP1,5
P15DKW                            DKWP1,5
P15OE                             OEP1,5
P15PU                             PUP1,5
P16D                              IOP1,6
P16DKW                            DKWP1,6
P16OE                             OEP1,6
P16PU                             PUP1,6
P17D                              IOP1,7
P17OE                             OEP1,7
P21D                              IOP2,1
P21DKW                            DKWP2,1
P21OE                             OEP2,1
P21PU                             PUP2,1
P22D                              IOP2,2
P22DKW                            DKWP2,2
P22OE                             OEP2,2
P22PU                             PUP2,2
P24D                              IOP2,4
P24DKW                            DKWP2,4
P24OE                             OEP2,4
P24PU                             PUP2,4
P25D                              IOP2,5
P25DKW                            DKWP2,5
P25OE                             OEP2,5
P25PU                             PUP2,5
P26D                              IOP2,6
P26DKW                            DKWP2,6
P26OE                             OEP2,6
P26PU                             PUP2,6
P27D                              IOP2,7
P27DKW                            DKWP2,7
P27OE                             OEP2,7
P27PU                             PUP2,7
PAGEERS                           MTPMD,3
PAGEWR                            MTPMD,2
PC0                               PCL,0          /* bit 0 */
PC1                               PCL,1          /* bit 1 */
PC2                               PCL,2          /* bit 2 */
PC3                               PCL,3          /* bit 3 */
PC4                               PCL,4          /* bit 4 */
PC5                               PCL,5          /* bit 5 */
PC6                               PCL,6          /* bit 6 */
PC7                               PCL,7          /* bit 7 */
PD                                MCR,4
RSEL                              DKW0,2
STATUS                            PFLAG
STBH                              OSCM,4
STBL                              OSCM,5
T0IE                              INTE,0
T0IF                              INTF,0
T0LATFH0                          T0LATFH,0
T0LATFH1                          T0LATFH,1
T0LATFH2                          T0LATFH,2
T0LATFH3                          T0LATFH,3
T0LATFH4                          T0LATFH,4
T0LATFH5                          T0LATFH,5
T0LATFH6                          T0LATFH,6
T0LATFH7                          T0LATFH,7
T0LATFL0                          T0LATFL,0
T0LATFL1                          T0LATFL,1
T0LATFL2                          T0LATFL,2
T0LATFL3                          T0LATFL,3
T0LATFL4                          T0LATFL,4
T0LATFL5                          T0LATFL,5
T0LATFL6                          T0LATFL,6
T0LATFL7                          T0LATFL,7
T0LATRH0                          T0LOADH,0
T0LATRH1                          T0LOADH,1
T0LATRH2                          T0LOADH,2
T0LATRH3                          T0LOADH,3
T0LATRH4                          T0LOADH,4
T0LATRH5                          T0LOADH,5
T0LATRH6                          T0LOADH,6
T0LATRH7                          T0LOADH,7
T0LATRL0                          T0LATRL,0
T0LATRL1                          T0LATRL,1
T0LATRL2                          T0LATRL,2
T0LATRL3                          T0LATRL,3
T0LATRL4                          T0LATRL,4
T0LATRL5                          T0LATRL,5
T0LATRL6                          T0LATRL,6
T0LATRL7                          T0LATRL,7
T0LOADH0                          T0LOADH,0
T0LOADH1                          T0LOADH,1
T0LOADH2                          T0LOADH,2
T0LOADH3                          T0LOADH,3
T0LOADH4                          T0LOADH,4
T0LOADH5                          T0LOADH,5
T0LOADH6                          T0LOADH,6
T0LOADH7                          T0LOADH,7
T0LOADL0                          T0LOADL,0
T0LOADL1                          T0LOADL,1
T0LOADL2                          T0LOADL,2
T0LOADL3                          T0LOADL,3
T0LOADL4                          T0LOADL,4
T0LOADL5                          T0LOADL,5
T0LOADL6                          T0LOADL,6
T0LOADL7                          T0LOADL,7
T0MOD0                            T0CR,5
T0MOD1                            T0CR,6
T0PR0                             T0CR,0
T0PR1                             T0CR,1
T0PR2                             T0CR,2
T0PS0                             T0CR,3
T0PS1                             T0CR,4
T0RF                              INTF,6
T1DATA0                           T1DATA,0
T1DATA1                           T1DATA,1
T1DATA2                           T1DATA,2
T1DATA3                           T1DATA,3
T1DATA4                           T1DATA,4
T1DATA5                           T1DATA,5
T1DATA6                           T1DATA,6
T1DATA7                           T1DATA,7
T1IE                              INTE,1
T1IF                              INTF,1
T1LOAD0                           T1LOAD,0
T1LOAD1                           T1LOAD,1
T1LOAD2                           T1LOAD,2
T1LOAD3                           T1LOAD,3
T1LOAD4                           T1LOAD,4
T1LOAD5                           T1LOAD,5
T1LOAD6                           T1LOAD,6
T1LOAD7                           T1LOAD,7
T1MOD0                            T1CR,5
T1MOD1                            T1CR,6
T1PR0                             T1CR,0
T1PR1                             T1CR,1
T1PR2                             T1CR,2
T1PS0                             T1CR,3
T1PS1                             T1CR,4
TC0EN                             T0CR,7
TC1EN                             T1CR,7
TO                                MCR,5
VSEL                              OPCR1,6
WSEL0                             DKW0,4
WSEL1                             DKW0,3
Z                                 PFLAG,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

