<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/same70/instance/instance_mcan0.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_7b7565db77d65bc83fa3e860a0e5625c.xhtml">same70</a></li><li class="navelem"><a class="el" href="dir_9c4d88647ea30a902854cd0f3947a11e.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_mcan0.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="same70_2instance_2instance__mcan0_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="same70_2instance_2instance__mcan0_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:abd188b6c96eb54f8b029762586ab30cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#abd188b6c96eb54f8b029762586ab30cc">REG_MCAN0_CUST</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030008U)</td></tr>
<tr class="memdesc:abd188b6c96eb54f8b029762586ab30cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Customer Register  <a href="#abd188b6c96eb54f8b029762586ab30cc">More...</a><br /></td></tr>
<tr class="separator:abd188b6c96eb54f8b029762586ab30cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e9959f3aa0caa5b37375c6518c5f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a08e9959f3aa0caa5b37375c6518c5f94">REG_MCAN0_FBTP</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003000CU)</td></tr>
<tr class="memdesc:a08e9959f3aa0caa5b37375c6518c5f94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Fast Bit Timing and Prescaler Register  <a href="#a08e9959f3aa0caa5b37375c6518c5f94">More...</a><br /></td></tr>
<tr class="separator:a08e9959f3aa0caa5b37375c6518c5f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88b8534f9c8e2ecc89f1146291e59fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a88b8534f9c8e2ecc89f1146291e59fb7">REG_MCAN0_TEST</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030010U)</td></tr>
<tr class="memdesc:a88b8534f9c8e2ecc89f1146291e59fb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Test Register  <a href="#a88b8534f9c8e2ecc89f1146291e59fb7">More...</a><br /></td></tr>
<tr class="separator:a88b8534f9c8e2ecc89f1146291e59fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf6d8eda19b06bf057fd41d11d4db1f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#abf6d8eda19b06bf057fd41d11d4db1f7">REG_MCAN0_RWD</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030014U)</td></tr>
<tr class="memdesc:abf6d8eda19b06bf057fd41d11d4db1f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) RAM Watchdog Register  <a href="#abf6d8eda19b06bf057fd41d11d4db1f7">More...</a><br /></td></tr>
<tr class="separator:abf6d8eda19b06bf057fd41d11d4db1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04568a2dc89aab2c52bd3088e2e16196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a04568a2dc89aab2c52bd3088e2e16196">REG_MCAN0_CCCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030018U)</td></tr>
<tr class="memdesc:a04568a2dc89aab2c52bd3088e2e16196"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) CC Control Register  <a href="#a04568a2dc89aab2c52bd3088e2e16196">More...</a><br /></td></tr>
<tr class="separator:a04568a2dc89aab2c52bd3088e2e16196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b4eff72dee70bac55014e74344aeb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a77b4eff72dee70bac55014e74344aeb7">REG_MCAN0_BTP</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003001CU)</td></tr>
<tr class="memdesc:a77b4eff72dee70bac55014e74344aeb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Bit Timing and Prescaler Register  <a href="#a77b4eff72dee70bac55014e74344aeb7">More...</a><br /></td></tr>
<tr class="separator:a77b4eff72dee70bac55014e74344aeb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abffa8177e00c95224b21cafb0af0a6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#abffa8177e00c95224b21cafb0af0a6e6">REG_MCAN0_TSCC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030020U)</td></tr>
<tr class="memdesc:abffa8177e00c95224b21cafb0af0a6e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Timestamp Counter Configuration Register  <a href="#abffa8177e00c95224b21cafb0af0a6e6">More...</a><br /></td></tr>
<tr class="separator:abffa8177e00c95224b21cafb0af0a6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fcc03c6e023a08a8f6f3b3b25ded1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a0fcc03c6e023a08a8f6f3b3b25ded1ce">REG_MCAN0_TSCV</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030024U)</td></tr>
<tr class="memdesc:a0fcc03c6e023a08a8f6f3b3b25ded1ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Timestamp Counter Value Register  <a href="#a0fcc03c6e023a08a8f6f3b3b25ded1ce">More...</a><br /></td></tr>
<tr class="separator:a0fcc03c6e023a08a8f6f3b3b25ded1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a747bbca60189a6568b00c5dd1b307cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a747bbca60189a6568b00c5dd1b307cae">REG_MCAN0_TOCC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030028U)</td></tr>
<tr class="memdesc:a747bbca60189a6568b00c5dd1b307cae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Timeout Counter Configuration Register  <a href="#a747bbca60189a6568b00c5dd1b307cae">More...</a><br /></td></tr>
<tr class="separator:a747bbca60189a6568b00c5dd1b307cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a014be69525941072c0ac230c31cd76e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a014be69525941072c0ac230c31cd76e2">REG_MCAN0_TOCV</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003002CU)</td></tr>
<tr class="memdesc:a014be69525941072c0ac230c31cd76e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Timeout Counter Value Register  <a href="#a014be69525941072c0ac230c31cd76e2">More...</a><br /></td></tr>
<tr class="separator:a014be69525941072c0ac230c31cd76e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af311c74aac68b26c2c5cb22580e2e958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#af311c74aac68b26c2c5cb22580e2e958">REG_MCAN0_ECR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40030040U)</td></tr>
<tr class="memdesc:af311c74aac68b26c2c5cb22580e2e958"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Error Counter Register  <a href="#af311c74aac68b26c2c5cb22580e2e958">More...</a><br /></td></tr>
<tr class="separator:af311c74aac68b26c2c5cb22580e2e958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ed8e22c98d31705c1d560eda80e9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#ac3ed8e22c98d31705c1d560eda80e9ed">REG_MCAN0_PSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40030044U)</td></tr>
<tr class="memdesc:ac3ed8e22c98d31705c1d560eda80e9ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Protocol Status Register  <a href="#ac3ed8e22c98d31705c1d560eda80e9ed">More...</a><br /></td></tr>
<tr class="separator:ac3ed8e22c98d31705c1d560eda80e9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09042d98312f1b5fb7fa7e604609a718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a09042d98312f1b5fb7fa7e604609a718">REG_MCAN0_IR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030050U)</td></tr>
<tr class="memdesc:a09042d98312f1b5fb7fa7e604609a718"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Interrupt Register  <a href="#a09042d98312f1b5fb7fa7e604609a718">More...</a><br /></td></tr>
<tr class="separator:a09042d98312f1b5fb7fa7e604609a718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b3fff90f15db4b3b5d1712848bdd77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a85b3fff90f15db4b3b5d1712848bdd77">REG_MCAN0_IE</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030054U)</td></tr>
<tr class="memdesc:a85b3fff90f15db4b3b5d1712848bdd77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Interrupt Enable Register  <a href="#a85b3fff90f15db4b3b5d1712848bdd77">More...</a><br /></td></tr>
<tr class="separator:a85b3fff90f15db4b3b5d1712848bdd77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dae52a66e79b4b2a1f1a01e980370ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a3dae52a66e79b4b2a1f1a01e980370ae">REG_MCAN0_ILS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030058U)</td></tr>
<tr class="memdesc:a3dae52a66e79b4b2a1f1a01e980370ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Interrupt Line Select Register  <a href="#a3dae52a66e79b4b2a1f1a01e980370ae">More...</a><br /></td></tr>
<tr class="separator:a3dae52a66e79b4b2a1f1a01e980370ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaf842e2bf3b613a7a1e92c4772223ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#adaf842e2bf3b613a7a1e92c4772223ea">REG_MCAN0_ILE</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003005CU)</td></tr>
<tr class="memdesc:adaf842e2bf3b613a7a1e92c4772223ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Interrupt Line Enable Register  <a href="#adaf842e2bf3b613a7a1e92c4772223ea">More...</a><br /></td></tr>
<tr class="separator:adaf842e2bf3b613a7a1e92c4772223ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa530d504d0b102e409bcaa3c49ea198a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#aa530d504d0b102e409bcaa3c49ea198a">REG_MCAN0_GFC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030080U)</td></tr>
<tr class="memdesc:aa530d504d0b102e409bcaa3c49ea198a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Global Filter Configuration Register  <a href="#aa530d504d0b102e409bcaa3c49ea198a">More...</a><br /></td></tr>
<tr class="separator:aa530d504d0b102e409bcaa3c49ea198a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4304e9e5714c4f34e95998cb23c5c176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a4304e9e5714c4f34e95998cb23c5c176">REG_MCAN0_SIDFC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030084U)</td></tr>
<tr class="memdesc:a4304e9e5714c4f34e95998cb23c5c176"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Standard ID Filter Configuration Register  <a href="#a4304e9e5714c4f34e95998cb23c5c176">More...</a><br /></td></tr>
<tr class="separator:a4304e9e5714c4f34e95998cb23c5c176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686c687ca2993b6af0f915cd9a5bef04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a686c687ca2993b6af0f915cd9a5bef04">REG_MCAN0_XIDFC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030088U)</td></tr>
<tr class="memdesc:a686c687ca2993b6af0f915cd9a5bef04"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Extended ID Filter Configuration Register  <a href="#a686c687ca2993b6af0f915cd9a5bef04">More...</a><br /></td></tr>
<tr class="separator:a686c687ca2993b6af0f915cd9a5bef04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a0d188dc72e789f1e5ff7c0fd5c58b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a4a0d188dc72e789f1e5ff7c0fd5c58b4">REG_MCAN0_XIDAM</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030090U)</td></tr>
<tr class="memdesc:a4a0d188dc72e789f1e5ff7c0fd5c58b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Extended ID AND Mask Register  <a href="#a4a0d188dc72e789f1e5ff7c0fd5c58b4">More...</a><br /></td></tr>
<tr class="separator:a4a0d188dc72e789f1e5ff7c0fd5c58b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06ce970476483e96e6d050f973bf084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#ad06ce970476483e96e6d050f973bf084">REG_MCAN0_HPMS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40030094U)</td></tr>
<tr class="memdesc:ad06ce970476483e96e6d050f973bf084"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) High Priority Message Status Register  <a href="#ad06ce970476483e96e6d050f973bf084">More...</a><br /></td></tr>
<tr class="separator:ad06ce970476483e96e6d050f973bf084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963fb13f6aa5a102c0fd99dc26a65d19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a963fb13f6aa5a102c0fd99dc26a65d19">REG_MCAN0_NDAT1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030098U)</td></tr>
<tr class="memdesc:a963fb13f6aa5a102c0fd99dc26a65d19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) New Data 1 Register  <a href="#a963fb13f6aa5a102c0fd99dc26a65d19">More...</a><br /></td></tr>
<tr class="separator:a963fb13f6aa5a102c0fd99dc26a65d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d1cb253491844442491d884172190d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a78d1cb253491844442491d884172190d">REG_MCAN0_NDAT2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003009CU)</td></tr>
<tr class="memdesc:a78d1cb253491844442491d884172190d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) New Data 2 Register  <a href="#a78d1cb253491844442491d884172190d">More...</a><br /></td></tr>
<tr class="separator:a78d1cb253491844442491d884172190d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a7f33ae8b88b1be01fcddac42ab2ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a25a7f33ae8b88b1be01fcddac42ab2ae">REG_MCAN0_RXF0C</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300A0U)</td></tr>
<tr class="memdesc:a25a7f33ae8b88b1be01fcddac42ab2ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Receive FIFO 0 Configuration Register  <a href="#a25a7f33ae8b88b1be01fcddac42ab2ae">More...</a><br /></td></tr>
<tr class="separator:a25a7f33ae8b88b1be01fcddac42ab2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea79a44b10ee884f528627a1a25506f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#aea79a44b10ee884f528627a1a25506f6">REG_MCAN0_RXF0S</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400300A4U)</td></tr>
<tr class="memdesc:aea79a44b10ee884f528627a1a25506f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Receive FIFO 0 Status Register  <a href="#aea79a44b10ee884f528627a1a25506f6">More...</a><br /></td></tr>
<tr class="separator:aea79a44b10ee884f528627a1a25506f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf29a217ea1ce3b9d5d829af5a59ecfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#aaf29a217ea1ce3b9d5d829af5a59ecfe">REG_MCAN0_RXF0A</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300A8U)</td></tr>
<tr class="memdesc:aaf29a217ea1ce3b9d5d829af5a59ecfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Receive FIFO 0 Acknowledge Register  <a href="#aaf29a217ea1ce3b9d5d829af5a59ecfe">More...</a><br /></td></tr>
<tr class="separator:aaf29a217ea1ce3b9d5d829af5a59ecfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b6dba539bedf56ebd9ee002185a67bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a1b6dba539bedf56ebd9ee002185a67bf">REG_MCAN0_RXBC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300ACU)</td></tr>
<tr class="memdesc:a1b6dba539bedf56ebd9ee002185a67bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Receive Rx Buffer Configuration Register  <a href="#a1b6dba539bedf56ebd9ee002185a67bf">More...</a><br /></td></tr>
<tr class="separator:a1b6dba539bedf56ebd9ee002185a67bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bdc54331b3df85a7c29f20e189fd567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a1bdc54331b3df85a7c29f20e189fd567">REG_MCAN0_RXF1C</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300B0U)</td></tr>
<tr class="memdesc:a1bdc54331b3df85a7c29f20e189fd567"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Receive FIFO 1 Configuration Register  <a href="#a1bdc54331b3df85a7c29f20e189fd567">More...</a><br /></td></tr>
<tr class="separator:a1bdc54331b3df85a7c29f20e189fd567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a5e5a0a17b349923587b898dec4d0f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a0a5e5a0a17b349923587b898dec4d0f6">REG_MCAN0_RXF1S</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400300B4U)</td></tr>
<tr class="memdesc:a0a5e5a0a17b349923587b898dec4d0f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Receive FIFO 1 Status Register  <a href="#a0a5e5a0a17b349923587b898dec4d0f6">More...</a><br /></td></tr>
<tr class="separator:a0a5e5a0a17b349923587b898dec4d0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6183a8bbb165df05eb02334b6227f686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a6183a8bbb165df05eb02334b6227f686">REG_MCAN0_RXF1A</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300B8U)</td></tr>
<tr class="memdesc:a6183a8bbb165df05eb02334b6227f686"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Receive FIFO 1 Acknowledge Register  <a href="#a6183a8bbb165df05eb02334b6227f686">More...</a><br /></td></tr>
<tr class="separator:a6183a8bbb165df05eb02334b6227f686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ae31d889a33223d9a36e2a9f948741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a86ae31d889a33223d9a36e2a9f948741">REG_MCAN0_RXESC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300BCU)</td></tr>
<tr class="memdesc:a86ae31d889a33223d9a36e2a9f948741"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Receive Buffer / FIFO Element Size Configuration Register  <a href="#a86ae31d889a33223d9a36e2a9f948741">More...</a><br /></td></tr>
<tr class="separator:a86ae31d889a33223d9a36e2a9f948741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23403f7785fb59dd1058f18992985b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a23403f7785fb59dd1058f18992985b32">REG_MCAN0_TXBC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300C0U)</td></tr>
<tr class="memdesc:a23403f7785fb59dd1058f18992985b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Transmit Buffer Configuration Register  <a href="#a23403f7785fb59dd1058f18992985b32">More...</a><br /></td></tr>
<tr class="separator:a23403f7785fb59dd1058f18992985b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25053a108c073a979fc9fdd743636fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a25053a108c073a979fc9fdd743636fbb">REG_MCAN0_TXFQS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400300C4U)</td></tr>
<tr class="memdesc:a25053a108c073a979fc9fdd743636fbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Transmit FIFO/Queue Status Register  <a href="#a25053a108c073a979fc9fdd743636fbb">More...</a><br /></td></tr>
<tr class="separator:a25053a108c073a979fc9fdd743636fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab994170c0fbbf4bd088867d22907b2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#ab994170c0fbbf4bd088867d22907b2e5">REG_MCAN0_TXESC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300C8U)</td></tr>
<tr class="memdesc:ab994170c0fbbf4bd088867d22907b2e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Transmit Buffer Element Size Configuration Register  <a href="#ab994170c0fbbf4bd088867d22907b2e5">More...</a><br /></td></tr>
<tr class="separator:ab994170c0fbbf4bd088867d22907b2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5efc272f4c50655c7b1ba471a8f29161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a5efc272f4c50655c7b1ba471a8f29161">REG_MCAN0_TXBRP</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400300CCU)</td></tr>
<tr class="memdesc:a5efc272f4c50655c7b1ba471a8f29161"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Transmit Buffer Request Pending Register  <a href="#a5efc272f4c50655c7b1ba471a8f29161">More...</a><br /></td></tr>
<tr class="separator:a5efc272f4c50655c7b1ba471a8f29161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeec4b12386a155519f0164c2394e6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#abeec4b12386a155519f0164c2394e6f2">REG_MCAN0_TXBAR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300D0U)</td></tr>
<tr class="memdesc:abeec4b12386a155519f0164c2394e6f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Transmit Buffer Add Request Register  <a href="#abeec4b12386a155519f0164c2394e6f2">More...</a><br /></td></tr>
<tr class="separator:abeec4b12386a155519f0164c2394e6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1a5f11bd4b09cc152e9ec53f5ccfa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a6d1a5f11bd4b09cc152e9ec53f5ccfa7">REG_MCAN0_TXBCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300D4U)</td></tr>
<tr class="memdesc:a6d1a5f11bd4b09cc152e9ec53f5ccfa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Transmit Buffer Cancellation Request Register  <a href="#a6d1a5f11bd4b09cc152e9ec53f5ccfa7">More...</a><br /></td></tr>
<tr class="separator:a6d1a5f11bd4b09cc152e9ec53f5ccfa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd767619f964320b74f5f6a4bbaac77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a2fd767619f964320b74f5f6a4bbaac77">REG_MCAN0_TXBTO</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400300D8U)</td></tr>
<tr class="memdesc:a2fd767619f964320b74f5f6a4bbaac77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Transmit Buffer Transmission Occurred Register  <a href="#a2fd767619f964320b74f5f6a4bbaac77">More...</a><br /></td></tr>
<tr class="separator:a2fd767619f964320b74f5f6a4bbaac77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76226d85025b8f2ce505662bcd459ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#ae76226d85025b8f2ce505662bcd459ca">REG_MCAN0_TXBCF</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400300DCU)</td></tr>
<tr class="memdesc:ae76226d85025b8f2ce505662bcd459ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Transmit Buffer Cancellation Finished Register  <a href="#ae76226d85025b8f2ce505662bcd459ca">More...</a><br /></td></tr>
<tr class="separator:ae76226d85025b8f2ce505662bcd459ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac952c69afa2c18c63a98e57c6f1a89dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#ac952c69afa2c18c63a98e57c6f1a89dd">REG_MCAN0_TXBTIE</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300E0U)</td></tr>
<tr class="memdesc:ac952c69afa2c18c63a98e57c6f1a89dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Transmit Buffer Transmission Interrupt Enable Register  <a href="#ac952c69afa2c18c63a98e57c6f1a89dd">More...</a><br /></td></tr>
<tr class="separator:ac952c69afa2c18c63a98e57c6f1a89dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84550e354382a4cc2bbc070857ce9ce5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a84550e354382a4cc2bbc070857ce9ce5">REG_MCAN0_TXBCIE</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300E4U)</td></tr>
<tr class="memdesc:a84550e354382a4cc2bbc070857ce9ce5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Transmit Buffer Cancellation Finished Interrupt Enable Register  <a href="#a84550e354382a4cc2bbc070857ce9ce5">More...</a><br /></td></tr>
<tr class="separator:a84550e354382a4cc2bbc070857ce9ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a888a7e77e266b42687468c6cc7a00541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a888a7e77e266b42687468c6cc7a00541">REG_MCAN0_TXEFC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300F0U)</td></tr>
<tr class="memdesc:a888a7e77e266b42687468c6cc7a00541"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Transmit Event FIFO Configuration Register  <a href="#a888a7e77e266b42687468c6cc7a00541">More...</a><br /></td></tr>
<tr class="separator:a888a7e77e266b42687468c6cc7a00541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cf2499d92fffde7fb6e4d21d1253e86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a0cf2499d92fffde7fb6e4d21d1253e86">REG_MCAN0_TXEFS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400300F4U)</td></tr>
<tr class="memdesc:a0cf2499d92fffde7fb6e4d21d1253e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Transmit Event FIFO Status Register  <a href="#a0cf2499d92fffde7fb6e4d21d1253e86">More...</a><br /></td></tr>
<tr class="separator:a0cf2499d92fffde7fb6e4d21d1253e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a194bbeb71a7b03c6b61fd585bea4e190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__mcan0_8h.xhtml#a194bbeb71a7b03c6b61fd585bea4e190">REG_MCAN0_TXEFA</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300F8U)</td></tr>
<tr class="memdesc:a194bbeb71a7b03c6b61fd585bea4e190"><td class="mdescLeft">&#160;</td><td class="mdescRight">(MCAN0) Transmit Event FIFO Acknowledge Register  <a href="#a194bbeb71a7b03c6b61fd585bea4e190">More...</a><br /></td></tr>
<tr class="separator:a194bbeb71a7b03c6b61fd585bea4e190"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a77b4eff72dee70bac55014e74344aeb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77b4eff72dee70bac55014e74344aeb7">&sect;&nbsp;</a></span>REG_MCAN0_BTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_BTP&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003001CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Bit Timing and Prescaler Register </p>

</div>
</div>
<a id="a04568a2dc89aab2c52bd3088e2e16196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04568a2dc89aab2c52bd3088e2e16196">&sect;&nbsp;</a></span>REG_MCAN0_CCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_CCCR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) CC Control Register </p>

</div>
</div>
<a id="abd188b6c96eb54f8b029762586ab30cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd188b6c96eb54f8b029762586ab30cc">&sect;&nbsp;</a></span>REG_MCAN0_CUST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_CUST&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Customer Register </p>

</div>
</div>
<a id="af311c74aac68b26c2c5cb22580e2e958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af311c74aac68b26c2c5cb22580e2e958">&sect;&nbsp;</a></span>REG_MCAN0_ECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_ECR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40030040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Error Counter Register </p>

</div>
</div>
<a id="a08e9959f3aa0caa5b37375c6518c5f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e9959f3aa0caa5b37375c6518c5f94">&sect;&nbsp;</a></span>REG_MCAN0_FBTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_FBTP&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003000CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Fast Bit Timing and Prescaler Register </p>

</div>
</div>
<a id="aa530d504d0b102e409bcaa3c49ea198a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa530d504d0b102e409bcaa3c49ea198a">&sect;&nbsp;</a></span>REG_MCAN0_GFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_GFC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030080U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Global Filter Configuration Register </p>

</div>
</div>
<a id="ad06ce970476483e96e6d050f973bf084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad06ce970476483e96e6d050f973bf084">&sect;&nbsp;</a></span>REG_MCAN0_HPMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_HPMS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40030094U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) High Priority Message Status Register </p>

</div>
</div>
<a id="a85b3fff90f15db4b3b5d1712848bdd77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b3fff90f15db4b3b5d1712848bdd77">&sect;&nbsp;</a></span>REG_MCAN0_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_IE&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Interrupt Enable Register </p>

</div>
</div>
<a id="adaf842e2bf3b613a7a1e92c4772223ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaf842e2bf3b613a7a1e92c4772223ea">&sect;&nbsp;</a></span>REG_MCAN0_ILE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_ILE&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003005CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Interrupt Line Enable Register </p>

</div>
</div>
<a id="a3dae52a66e79b4b2a1f1a01e980370ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dae52a66e79b4b2a1f1a01e980370ae">&sect;&nbsp;</a></span>REG_MCAN0_ILS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_ILS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Interrupt Line Select Register </p>

</div>
</div>
<a id="a09042d98312f1b5fb7fa7e604609a718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09042d98312f1b5fb7fa7e604609a718">&sect;&nbsp;</a></span>REG_MCAN0_IR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_IR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Interrupt Register </p>

</div>
</div>
<a id="a963fb13f6aa5a102c0fd99dc26a65d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a963fb13f6aa5a102c0fd99dc26a65d19">&sect;&nbsp;</a></span>REG_MCAN0_NDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_NDAT1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030098U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) New Data 1 Register </p>

</div>
</div>
<a id="a78d1cb253491844442491d884172190d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78d1cb253491844442491d884172190d">&sect;&nbsp;</a></span>REG_MCAN0_NDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_NDAT2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003009CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) New Data 2 Register </p>

</div>
</div>
<a id="ac3ed8e22c98d31705c1d560eda80e9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3ed8e22c98d31705c1d560eda80e9ed">&sect;&nbsp;</a></span>REG_MCAN0_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_PSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40030044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Protocol Status Register </p>

</div>
</div>
<a id="abf6d8eda19b06bf057fd41d11d4db1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf6d8eda19b06bf057fd41d11d4db1f7">&sect;&nbsp;</a></span>REG_MCAN0_RWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_RWD&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) RAM Watchdog Register </p>

</div>
</div>
<a id="a1b6dba539bedf56ebd9ee002185a67bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b6dba539bedf56ebd9ee002185a67bf">&sect;&nbsp;</a></span>REG_MCAN0_RXBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_RXBC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Receive Rx Buffer Configuration Register </p>

</div>
</div>
<a id="a86ae31d889a33223d9a36e2a9f948741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86ae31d889a33223d9a36e2a9f948741">&sect;&nbsp;</a></span>REG_MCAN0_RXESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_RXESC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300BCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Receive Buffer / FIFO Element Size Configuration Register </p>

</div>
</div>
<a id="aaf29a217ea1ce3b9d5d829af5a59ecfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf29a217ea1ce3b9d5d829af5a59ecfe">&sect;&nbsp;</a></span>REG_MCAN0_RXF0A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_RXF0A&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Receive FIFO 0 Acknowledge Register </p>

</div>
</div>
<a id="a25a7f33ae8b88b1be01fcddac42ab2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a7f33ae8b88b1be01fcddac42ab2ae">&sect;&nbsp;</a></span>REG_MCAN0_RXF0C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_RXF0C&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Receive FIFO 0 Configuration Register </p>

</div>
</div>
<a id="aea79a44b10ee884f528627a1a25506f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea79a44b10ee884f528627a1a25506f6">&sect;&nbsp;</a></span>REG_MCAN0_RXF0S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_RXF0S&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400300A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Receive FIFO 0 Status Register </p>

</div>
</div>
<a id="a6183a8bbb165df05eb02334b6227f686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6183a8bbb165df05eb02334b6227f686">&sect;&nbsp;</a></span>REG_MCAN0_RXF1A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_RXF1A&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300B8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Receive FIFO 1 Acknowledge Register </p>

</div>
</div>
<a id="a1bdc54331b3df85a7c29f20e189fd567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bdc54331b3df85a7c29f20e189fd567">&sect;&nbsp;</a></span>REG_MCAN0_RXF1C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_RXF1C&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Receive FIFO 1 Configuration Register </p>

</div>
</div>
<a id="a0a5e5a0a17b349923587b898dec4d0f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a5e5a0a17b349923587b898dec4d0f6">&sect;&nbsp;</a></span>REG_MCAN0_RXF1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_RXF1S&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400300B4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Receive FIFO 1 Status Register </p>

</div>
</div>
<a id="a4304e9e5714c4f34e95998cb23c5c176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4304e9e5714c4f34e95998cb23c5c176">&sect;&nbsp;</a></span>REG_MCAN0_SIDFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_SIDFC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030084U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Standard ID Filter Configuration Register </p>

</div>
</div>
<a id="a88b8534f9c8e2ecc89f1146291e59fb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88b8534f9c8e2ecc89f1146291e59fb7">&sect;&nbsp;</a></span>REG_MCAN0_TEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TEST&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Test Register </p>

</div>
</div>
<a id="a747bbca60189a6568b00c5dd1b307cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a747bbca60189a6568b00c5dd1b307cae">&sect;&nbsp;</a></span>REG_MCAN0_TOCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TOCC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Timeout Counter Configuration Register </p>

</div>
</div>
<a id="a014be69525941072c0ac230c31cd76e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a014be69525941072c0ac230c31cd76e2">&sect;&nbsp;</a></span>REG_MCAN0_TOCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TOCV&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003002CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Timeout Counter Value Register </p>

</div>
</div>
<a id="abffa8177e00c95224b21cafb0af0a6e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abffa8177e00c95224b21cafb0af0a6e6">&sect;&nbsp;</a></span>REG_MCAN0_TSCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TSCC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Timestamp Counter Configuration Register </p>

</div>
</div>
<a id="a0fcc03c6e023a08a8f6f3b3b25ded1ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fcc03c6e023a08a8f6f3b3b25ded1ce">&sect;&nbsp;</a></span>REG_MCAN0_TSCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TSCV&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Timestamp Counter Value Register </p>

</div>
</div>
<a id="abeec4b12386a155519f0164c2394e6f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeec4b12386a155519f0164c2394e6f2">&sect;&nbsp;</a></span>REG_MCAN0_TXBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TXBAR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Transmit Buffer Add Request Register </p>

</div>
</div>
<a id="a23403f7785fb59dd1058f18992985b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23403f7785fb59dd1058f18992985b32">&sect;&nbsp;</a></span>REG_MCAN0_TXBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TXBC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Transmit Buffer Configuration Register </p>

</div>
</div>
<a id="ae76226d85025b8f2ce505662bcd459ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae76226d85025b8f2ce505662bcd459ca">&sect;&nbsp;</a></span>REG_MCAN0_TXBCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TXBCF&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400300DCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Transmit Buffer Cancellation Finished Register </p>

</div>
</div>
<a id="a84550e354382a4cc2bbc070857ce9ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84550e354382a4cc2bbc070857ce9ce5">&sect;&nbsp;</a></span>REG_MCAN0_TXBCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TXBCIE&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Transmit Buffer Cancellation Finished Interrupt Enable Register </p>

</div>
</div>
<a id="a6d1a5f11bd4b09cc152e9ec53f5ccfa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d1a5f11bd4b09cc152e9ec53f5ccfa7">&sect;&nbsp;</a></span>REG_MCAN0_TXBCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TXBCR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Transmit Buffer Cancellation Request Register </p>

</div>
</div>
<a id="a5efc272f4c50655c7b1ba471a8f29161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5efc272f4c50655c7b1ba471a8f29161">&sect;&nbsp;</a></span>REG_MCAN0_TXBRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TXBRP&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400300CCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Transmit Buffer Request Pending Register </p>

</div>
</div>
<a id="ac952c69afa2c18c63a98e57c6f1a89dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac952c69afa2c18c63a98e57c6f1a89dd">&sect;&nbsp;</a></span>REG_MCAN0_TXBTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TXBTIE&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300E0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Transmit Buffer Transmission Interrupt Enable Register </p>

</div>
</div>
<a id="a2fd767619f964320b74f5f6a4bbaac77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fd767619f964320b74f5f6a4bbaac77">&sect;&nbsp;</a></span>REG_MCAN0_TXBTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TXBTO&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400300D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Transmit Buffer Transmission Occurred Register </p>

</div>
</div>
<a id="a194bbeb71a7b03c6b61fd585bea4e190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a194bbeb71a7b03c6b61fd585bea4e190">&sect;&nbsp;</a></span>REG_MCAN0_TXEFA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TXEFA&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300F8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Transmit Event FIFO Acknowledge Register </p>

</div>
</div>
<a id="a888a7e77e266b42687468c6cc7a00541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a888a7e77e266b42687468c6cc7a00541">&sect;&nbsp;</a></span>REG_MCAN0_TXEFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TXEFC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Transmit Event FIFO Configuration Register </p>

</div>
</div>
<a id="a0cf2499d92fffde7fb6e4d21d1253e86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cf2499d92fffde7fb6e4d21d1253e86">&sect;&nbsp;</a></span>REG_MCAN0_TXEFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TXEFS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400300F4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Transmit Event FIFO Status Register </p>

</div>
</div>
<a id="ab994170c0fbbf4bd088867d22907b2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab994170c0fbbf4bd088867d22907b2e5">&sect;&nbsp;</a></span>REG_MCAN0_TXESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TXESC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400300C8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Transmit Buffer Element Size Configuration Register </p>

</div>
</div>
<a id="a25053a108c073a979fc9fdd743636fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25053a108c073a979fc9fdd743636fbb">&sect;&nbsp;</a></span>REG_MCAN0_TXFQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_TXFQS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400300C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Transmit FIFO/Queue Status Register </p>

</div>
</div>
<a id="a4a0d188dc72e789f1e5ff7c0fd5c58b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a0d188dc72e789f1e5ff7c0fd5c58b4">&sect;&nbsp;</a></span>REG_MCAN0_XIDAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_XIDAM&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030090U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Extended ID AND Mask Register </p>

</div>
</div>
<a id="a686c687ca2993b6af0f915cd9a5bef04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686c687ca2993b6af0f915cd9a5bef04">&sect;&nbsp;</a></span>REG_MCAN0_XIDFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_MCAN0_XIDFC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40030088U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(MCAN0) Extended ID Filter Configuration Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
