/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  reg [4:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z ? celloutsig_0_0z[10] : celloutsig_0_3z;
  assign celloutsig_0_14z = celloutsig_0_5z[1] ? celloutsig_0_11z[0] : celloutsig_0_0z[8];
  assign celloutsig_0_24z = celloutsig_0_6z[2] ? celloutsig_0_6z[1] : celloutsig_0_11z[0];
  assign celloutsig_1_4z = celloutsig_1_1z ? in_data[118] : celloutsig_1_2z[1];
  assign celloutsig_0_12z = ~(celloutsig_0_3z | in_data[75]);
  assign celloutsig_0_20z = ~(celloutsig_0_7z[0] | celloutsig_0_4z);
  assign celloutsig_0_22z = ~(celloutsig_0_1z | in_data[76]);
  assign celloutsig_0_1z = in_data[50] ^ in_data[82];
  assign celloutsig_1_8z = in_data[112:101] / { 1'h1, in_data[131:121] };
  assign celloutsig_1_9z = in_data[175:171] / { 1'h1, celloutsig_1_8z[8], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_5z = celloutsig_0_0z[9:6] / { 1'h1, in_data[3], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_0z[8], celloutsig_0_4z, 1'h0, celloutsig_0_3z, celloutsig_0_4z } / { 1'h1, in_data[78:75] };
  assign celloutsig_0_8z = { celloutsig_0_6z[1:0], celloutsig_0_4z, 1'h0 } / { 1'h1, celloutsig_0_6z[2:0] };
  assign celloutsig_0_13z = { celloutsig_0_6z[3:0], celloutsig_0_3z, celloutsig_0_12z } / { 1'h1, celloutsig_0_5z[1], celloutsig_0_8z };
  assign celloutsig_1_6z = { in_data[174:173], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } / { 1'h1, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[15:8], 2'h0, celloutsig_0_1z, 1'h0 } == celloutsig_0_0z[12:1];
  assign celloutsig_1_12z = celloutsig_1_10z[4:0] == celloutsig_1_6z[7:3];
  assign celloutsig_0_18z = celloutsig_0_13z[3:1] == in_data[84:82];
  assign celloutsig_0_23z = { celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_14z } == { in_data[41:37], 1'h0, celloutsig_0_20z };
  assign celloutsig_1_7z = { celloutsig_1_2z[3:1], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z } == { in_data[149:146], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z[3:2], celloutsig_1_2z[0] };
  assign celloutsig_1_14z = { celloutsig_1_8z[9:7], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } >= { celloutsig_1_11z[4:1], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_18z = in_data[137:116] <= { celloutsig_1_9z[4:2], celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_1_0z = in_data[173:171] < in_data[145:143];
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[99]);
  assign celloutsig_1_15z = { celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_14z } != { celloutsig_1_6z[4:3], celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[72:58] | in_data[55:41];
  assign celloutsig_1_11z = { celloutsig_1_9z[4:3], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } | in_data[189:185];
  assign celloutsig_0_10z = | { celloutsig_0_1z, celloutsig_0_0z[11:8] };
  assign celloutsig_1_19z = ~^ { celloutsig_1_9z[4], celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_1_3z = ~^ in_data[136:121];
  assign celloutsig_1_5z = ~^ { in_data[131:107], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_13z = celloutsig_1_9z ~^ celloutsig_1_8z[11:7];
  assign celloutsig_1_2z = { in_data[176], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } ~^ { in_data[152:150], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_6z[8:3], celloutsig_1_5z, celloutsig_1_7z } ^ { celloutsig_1_9z[1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_6z = in_data[5:1];
  assign celloutsig_0_11z[0] = ~ celloutsig_0_6z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
