#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri May 24 23:38:25 2024
# Process ID: 1284
# Current directory: C:/VProject/Attempt_4_10-04-2024/LedCount
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4420 C:\VProject\Attempt_4_10-04-2024\LedCount\LedCount.xpr
# Log file: C:/VProject/Attempt_4_10-04-2024/LedCount/vivado.log
# Journal file: C:/VProject/Attempt_4_10-04-2024/LedCount\vivado.jou
# Running On: Jasmeet, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16990 MB
#-----------------------------------------------------------
start_gui
open_project C:/VProject/Attempt_4_10-04-2024/LedCount/LedCount.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/VProject/Attempt_4_10-04-2024/ip_repo/Led_AXI_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1530.656 ; gain = 405.000
update_compile_order -fileset sources_1
open_bd_design {C:/VProject/Attempt_4_10-04-2024/LedCount/LedCount.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/VProject/Attempt_4_10-04-2024/LedCount/LedCount.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:Led_AXI:1.0 - Led_AXI_0
Adding component instance block -- xilinx.com:ip:dfx_controller:1.0 - dfx_controller_0
Excluding slave segment /Led_AXI_0/S_AXI/S_AXI_reg from address space /dfx_controller_0/Data.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /dfx_controller_0/Data.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /dfx_controller_0/Data.
Excluding slave segment /dfx_controller_0/s_axi_reg/Reg from address space /dfx_controller_0/Data.
Excluding slave segment /microblaze_0_axi_intc/S_AXI/Reg from address space /dfx_controller_0/Data.
Successfully read diagram <design_1> from block design file <C:/VProject/Attempt_4_10-04-2024/LedCount/LedCount.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1667.219 ; gain = 82.164
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_labels property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_labels property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_labels property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_labels property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_labels property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_value property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting range_labels property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dfx_controller_0/Data' to master interface '/microblaze_0_axi_periph/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/microblaze_0_axi_periph/M05_AXI'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </dfx_controller_0/Data> are excluded.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /microblaze_0_axi_periph/xbar/M05_AXI'
Excluding slave segment /microblaze_0_axi_intc/S_AXI/Reg from address space /dfx_controller_0/Data.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /dfx_controller_0/Data.
Excluding slave segment /Led_AXI_0/S_AXI/S_AXI_reg from address space /dfx_controller_0/Data.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /dfx_controller_0/Data.
Excluding slave segment /dfx_controller_0/s_axi_reg/Reg from address space /dfx_controller_0/Data.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /microblaze_0_axi_periph/S01_AXI'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 2 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /microblaze_0_axi_periph/s01_couplers/auto_pc/S_AXI(0) and /dfx_controller_0/M_AXI_MEM(4)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /microblaze_0_axi_periph/xbar/S01_AXI(0) and /microblaze_0_axi_periph/s01_couplers/auto_pc/M_AXI(4)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/microblaze_0_xlconcat/In2
/dfx_controller_0/icap_reset
/dfx_controller_0/icap_i

delete_bd_objs [get_bd_nets Net]
startgroup
set_property CONFIG.NUM_PORTS {2} [get_bd_cells microblaze_0_xlconcat]
endgroup
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dfx_controller_0/Data' to master interface '/microblaze_0_axi_periph/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/microblaze_0_axi_periph/M05_AXI'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </dfx_controller_0/Data> are excluded.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /microblaze_0_axi_periph/xbar/M05_AXI'
Excluding slave segment /microblaze_0_axi_intc/S_AXI/Reg from address space /dfx_controller_0/Data.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /dfx_controller_0/Data.
Excluding slave segment /Led_AXI_0/S_AXI/S_AXI_reg from address space /dfx_controller_0/Data.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /dfx_controller_0/Data.
Excluding slave segment /dfx_controller_0/s_axi_reg/Reg from address space /dfx_controller_0/Data.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /microblaze_0_axi_periph/S01_AXI'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /microblaze_0_axi_periph/s01_couplers/auto_pc/S_AXI(0) and /dfx_controller_0/M_AXI_MEM(4)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /microblaze_0_axi_periph/xbar/S01_AXI(0) and /microblaze_0_axi_periph/s01_couplers/auto_pc/M_AXI(4)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dfx_controller_0/icap_i

connect_bd_net [get_bd_pins dfx_controller_0/icap_reset] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_hbicap:1.0 axi_hbicap_0
endgroup
delete_bd_objs [get_bd_cells axi_hbicap_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_hwicap:3.0 axi_hwicap_0
endgroup
delete_bd_objs [get_bd_cells axi_hwicap_0]
connect_bd_net [get_bd_pins dfx_controller_0/icap_o] [get_bd_pins dfx_controller_0/icap_i]
WARNING: [BD 41-1306] The connection to interface pin </dfx_controller_0/icap_o> is being overridden by the user with net <dfx_controller_0_icap_o>. This pin will not be connected as a part of interface connection <ICAP>.
WARNING: [BD 41-1306] The connection to interface pin </dfx_controller_0/icap_i> is being overridden by the user with net <dfx_controller_0_icap_o>. This pin will not be connected as a part of interface connection <ICAP>.
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dfx_controller_0/Data' to master interface '/microblaze_0_axi_periph/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/microblaze_0_axi_periph/M05_AXI'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </dfx_controller_0/Data> are excluded.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /microblaze_0_axi_periph/xbar/M05_AXI'
Excluding slave segment /microblaze_0_axi_intc/S_AXI/Reg from address space /dfx_controller_0/Data.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /dfx_controller_0/Data.
Excluding slave segment /Led_AXI_0/S_AXI/S_AXI_reg from address space /dfx_controller_0/Data.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /dfx_controller_0/Data.
Excluding slave segment /dfx_controller_0/s_axi_reg/Reg from address space /dfx_controller_0/Data.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /microblaze_0_axi_periph/S01_AXI'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /microblaze_0_axi_periph/s01_couplers/auto_pc/S_AXI(0) and /dfx_controller_0/M_AXI_MEM(4)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /microblaze_0_axi_periph/xbar/S01_AXI(0) and /microblaze_0_axi_periph/s01_couplers/auto_pc/M_AXI(4)
delete_bd_objs [get_bd_intf_nets dfx_controller_0_M_AXI_MEM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/dfx_controller_0/M_AXI_MEM} Slave {/microblaze_0_axi_intc/s_axi} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins dfx_controller_0/M_AXI_MEM]
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/dfx_controller_0/Data' to master interface '/microblaze_0_axi_periph/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/microblaze_0/Data' to master interface '/microblaze_0_axi_periph/M05_AXI'. Please either complete or remove this path to resolve.
CRITICAL WARNING: [BD 41-1630] All slave segments accessible to address space </dfx_controller_0/Data> are excluded.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /microblaze_0_axi_periph/xbar/M05_AXI'
Excluding slave segment /microblaze_0_axi_intc/S_AXI/Reg from address space /dfx_controller_0/Data.
Excluding slave segment /axi_gpio_0/S_AXI/Reg from address space /dfx_controller_0/Data.
Excluding slave segment /Led_AXI_0/S_AXI/S_AXI_reg from address space /dfx_controller_0/Data.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /dfx_controller_0/Data.
Excluding slave segment /dfx_controller_0/s_axi_reg/Reg from address space /dfx_controller_0/Data.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_object /microblaze_0_axi_periph/S01_AXI'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /microblaze_0_axi_periph/s01_couplers/auto_pc/S_AXI(0) and /dfx_controller_0/M_AXI_MEM(4)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /microblaze_0_axi_periph/xbar/S01_AXI(0) and /microblaze_0_axi_periph/s01_couplers/auto_pc/M_AXI(4)
delete_bd_objs [get_bd_intf_nets dfx_controller_0_M_AXI_MEM]
connect_bd_net [get_bd_pins dfx_controller_0/m_axi_mem_arburst] [get_bd_pins microblaze_0_axi_periph/S01_AXI_arburst]
WARNING: [BD 41-1306] The connection to interface pin </dfx_controller_0/m_axi_mem_arburst> is being overridden by the user with net <dfx_controller_0_m_axi_mem_arburst>. This pin will not be connected as a part of interface connection <M_AXI_MEM>.
WARNING: [BD 41-1306] The connection to interface pin </microblaze_0_axi_periph/S01_AXI_arburst> is being overridden by the user with net <dfx_controller_0_m_axi_mem_arburst>. This pin will not be connected as a part of interface connection <S01_AXI>.
connect_bd_net [get_bd_pins dfx_controller_0/m_axi_mem_arcache] [get_bd_pins microblaze_0_axi_periph/S01_AXI_arcache]
WARNING: [BD 41-1306] The connection to interface pin </dfx_controller_0/m_axi_mem_arcache> is being overridden by the user with net <dfx_controller_0_m_axi_mem_arcache>. This pin will not be connected as a part of interface connection <M_AXI_MEM>.
WARNING: [BD 41-1306] The connection to interface pin </microblaze_0_axi_periph/S01_AXI_arcache> is being overridden by the user with net <dfx_controller_0_m_axi_mem_arcache>. This pin will not be connected as a part of interface connection <S01_AXI>.
connect_bd_net [get_bd_pins dfx_controller_0/m_axi_mem_arprot] [get_bd_pins microblaze_0_axi_periph/S01_AXI_arprot]
WARNING: [BD 41-1306] The connection to interface pin </dfx_controller_0/m_axi_mem_arprot> is being overridden by the user with net <dfx_controller_0_m_axi_mem_arprot>. This pin will not be connected as a part of interface connection <M_AXI_MEM>.
WARNING: [BD 41-1306] The connection to interface pin </microblaze_0_axi_periph/S01_AXI_arprot> is being overridden by the user with net <dfx_controller_0_m_axi_mem_arprot>. This pin will not be connected as a part of interface connection <S01_AXI>.
connect_bd_net [get_bd_pins dfx_controller_0/m_axi_mem_arready] [get_bd_pins microblaze_0_axi_periph/S01_AXI_arready]
WARNING: [BD 41-1306] The connection to interface pin </dfx_controller_0/m_axi_mem_arready> is being overridden by the user with net <microblaze_0_axi_periph_S01_AXI_arready>. This pin will not be connected as a part of interface connection <M_AXI_MEM>.
WARNING: [BD 41-1306] The connection to interface pin </microblaze_0_axi_periph/S01_AXI_arready> is being overridden by the user with net <microblaze_0_axi_periph_S01_AXI_arready>. This pin will not be connected as a part of interface connection <S01_AXI>.
connect_bd_net [get_bd_pins dfx_controller_0/m_axi_mem_arsize] [get_bd_pins microblaze_0_axi_periph/S01_AXI_arsize]
WARNING: [BD 41-1306] The connection to interface pin </dfx_controller_0/m_axi_mem_arsize> is being overridden by the user with net <dfx_controller_0_m_axi_mem_arsize>. This pin will not be connected as a part of interface connection <M_AXI_MEM>.
WARNING: [BD 41-1306] The connection to interface pin </microblaze_0_axi_periph/S01_AXI_arsize> is being overridden by the user with net <dfx_controller_0_m_axi_mem_arsize>. This pin will not be connected as a part of interface connection <S01_AXI>.
connect_bd_net [get_bd_pins dfx_controller_0/m_axi_mem_arlen] [get_bd_pins microblaze_0_axi_periph/S01_AXI_arlen]
WARNING: [BD 41-1306] The connection to interface pin </dfx_controller_0/m_axi_mem_arlen> is being overridden by the user with net <dfx_controller_0_m_axi_mem_arlen>. This pin will not be connected as a part of interface connection <M_AXI_MEM>.
WARNING: [BD 41-1306] The connection to interface pin </microblaze_0_axi_periph/S01_AXI_arlen> is being overridden by the user with net <dfx_controller_0_m_axi_mem_arlen>. This pin will not be connected as a part of interface connection <S01_AXI>.
connect_bd_net [get_bd_pins dfx_controller_0/m_axi_mem_arvalid] [get_bd_pins microblaze_0_axi_periph/S01_AXI_arvalid]
WARNING: [BD 41-1306] The connection to interface pin </dfx_controller_0/m_axi_mem_arvalid> is being overridden by the user with net <dfx_controller_0_m_axi_mem_arvalid>. This pin will not be connected as a part of interface connection <M_AXI_MEM>.
WARNING: [BD 41-1306] The connection to interface pin </microblaze_0_axi_periph/S01_AXI_arvalid> is being overridden by the user with net <dfx_controller_0_m_axi_mem_arvalid>. This pin will not be connected as a part of interface connection <S01_AXI>.
connect_bd_net [get_bd_pins dfx_controller_0/m_axi_mem_rdata] [get_bd_pins microblaze_0_axi_periph/S01_AXI_rdata]
WARNING: [BD 41-1306] The connection to interface pin </dfx_controller_0/m_axi_mem_rdata> is being overridden by the user with net <microblaze_0_axi_periph_S01_AXI_rdata>. This pin will not be connected as a part of interface connection <M_AXI_MEM>.
WARNING: [BD 41-1306] The connection to interface pin </microblaze_0_axi_periph/S01_AXI_rdata> is being overridden by the user with net <microblaze_0_axi_periph_S01_AXI_rdata>. This pin will not be connected as a part of interface connection <S01_AXI>.
connect_bd_net [get_bd_pins dfx_controller_0/m_axi_mem_rresp] [get_bd_pins microblaze_0_axi_periph/S01_AXI_rresp]
WARNING: [BD 41-1306] The connection to interface pin </dfx_controller_0/m_axi_mem_rresp> is being overridden by the user with net <microblaze_0_axi_periph_S01_AXI_rresp>. This pin will not be connected as a part of interface connection <M_AXI_MEM>.
WARNING: [BD 41-1306] The connection to interface pin </microblaze_0_axi_periph/S01_AXI_rresp> is being overridden by the user with net <microblaze_0_axi_periph_S01_AXI_rresp>. This pin will not be connected as a part of interface connection <S01_AXI>.
connect_bd_net [get_bd_pins dfx_controller_0/m_axi_mem_rlast] [get_bd_pins microblaze_0_axi_periph/S01_AXI_rlast]
WARNING: [BD 41-1306] The connection to interface pin </dfx_controller_0/m_axi_mem_rlast> is being overridden by the user with net <microblaze_0_axi_periph_S01_AXI_rlast>. This pin will not be connected as a part of interface connection <M_AXI_MEM>.
WARNING: [BD 41-1306] The connection to interface pin </microblaze_0_axi_periph/S01_AXI_rlast> is being overridden by the user with net <microblaze_0_axi_periph_S01_AXI_rlast>. This pin will not be connected as a part of interface connection <S01_AXI>.
connect_bd_net [get_bd_pins dfx_controller_0/m_axi_mem_rvalid] [get_bd_pins microblaze_0_axi_periph/S01_AXI_rvalid]
WARNING: [BD 41-1306] The connection to interface pin </dfx_controller_0/m_axi_mem_rvalid> is being overridden by the user with net <microblaze_0_axi_periph_S01_AXI_rvalid>. This pin will not be connected as a part of interface connection <M_AXI_MEM>.
WARNING: [BD 41-1306] The connection to interface pin </microblaze_0_axi_periph/S01_AXI_rvalid> is being overridden by the user with net <microblaze_0_axi_periph_S01_AXI_rvalid>. This pin will not be connected as a part of interface connection <S01_AXI>.
connect_bd_net [get_bd_pins dfx_controller_0/m_axi_mem_rready] [get_bd_pins microblaze_0_axi_periph/S01_AXI_rready]
WARNING: [BD 41-1306] The connection to interface pin </dfx_controller_0/m_axi_mem_rready> is being overridden by the user with net <dfx_controller_0_m_axi_mem_rready>. This pin will not be connected as a part of interface connection <M_AXI_MEM>.
WARNING: [BD 41-1306] The connection to interface pin </microblaze_0_axi_periph/S01_AXI_rready> is being overridden by the user with net <dfx_controller_0_m_axi_mem_rready>. This pin will not be connected as a part of interface connection <S01_AXI>.
connect_bd_net [get_bd_pins dfx_controller_0/m_axi_mem_araddr] [get_bd_pins microblaze_0_axi_periph/S01_AXI_araddr]
WARNING: [BD 41-1306] The connection to interface pin </dfx_controller_0/m_axi_mem_araddr> is being overridden by the user with net <dfx_controller_0_m_axi_mem_araddr>. This pin will not be connected as a part of interface connection <M_AXI_MEM>.
WARNING: [BD 41-1306] The connection to interface pin </microblaze_0_axi_periph/S01_AXI_araddr> is being overridden by the user with net <dfx_controller_0_m_axi_mem_araddr>. This pin will not be connected as a part of interface connection <S01_AXI>.
connect_bd_intf_net [get_bd_intf_pins dfx_controller_0/M_AXI_MEM] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/S01_AXI]
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 24 23:57:07 2024...
