Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Aug 30 17:25:49 2023
| Host         : DESKTOP-IDDFDEU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_loop_control_sets_placed.rpt
| Design       : hdmi_loop
| Device       : xc7k325t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   539 |
| Unused register locations in slices containing registers |  2649 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1573 |          528 |
| No           | No                    | Yes                    |             309 |          133 |
| No           | Yes                   | No                     |             509 |          196 |
| Yes          | No                    | No                     |            1262 |          525 |
| Yes          | No                    | Yes                    |             802 |          360 |
| Yes          | Yes                   | No                     |             912 |          425 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                                                                                       Enable Signal                                                                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1017                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m1/I2C_SlaveController/rd_wrn_reg_CE_cooolgate_en_sig_934                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m0/sI2C_DataOut_reg[0]_CE_cooolgate_en_sig_845                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[3]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[2]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/bit_cnt_reg[0]_CE_cooolgate_en_sig_1079                                                                                                                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_tx_inst/cycle_cnt_reg[0]_CE_cooolgate_en_sig_1005                                                                                                                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[0]_CE_cooolgate_en_sig_1006                                                                                                                                                                                                                                                                           | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/stop_reg_CE_cooolgate_en_sig_1013                                                                                                                                                                                                                                                                                        | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/stop_reg_CE_cooolgate_en_sig_1015                                                                                                                                                                                                                                                                                        | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[4]_CE_cooolgate_en_sig_1014                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg_CE_cooolgate_en_sig_968                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[11]_CE_cooolgate_en_sig_1089                                                                                                                                                                                                                                                                        | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[2]_CE_cooolgate_en_sig_1085                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[15]_CE_cooolgate_en_sig_1084                                                                                                                                                                                                                                                                        | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[6]_CE_cooolgate_en_sig_1083                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]_CE_cooolgate_en_sig_1090                                                                                                                                                                                                                                                                        | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[11]_CE_cooolgate_en_sig_1091                                                                                                                                                                                                                                                                        | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[14]_CE_cooolgate_en_sig_1092                                                                                                                                                                                                                                                                        | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[6]_CE_cooolgate_en_sig_1086                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/read_reg_CE_cooolgate_en_sig_1004                                                                                                                                                                                                                                                                                        | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dout_reg_CE_cooolgate_en_sig_950                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_tx_inst/cycle_cnt_reg[12]_CE_cooolgate_en_sig_948                                                                                                                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/tx_data_valid_reg_CE_cooolgate_en_sig_953                                                                                                                                                                                                                                                                                                   | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/rx_data_valid_reg_CE_cooolgate_en_sig_956                                                                                                                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/dout_reg_CE_cooolgate_en_sig_951                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_tx_inst/tx_data_ready_reg_CE_cooolgate_en_sig_967                                                                                                                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1066                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_992                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg_CE_cooolgate_en_sig_977                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_986                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_reset_ctrl/halt_out_reg_CE_cooolgate_en_sig_982                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg_CE_cooolgate_en_sig_978                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_988                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_987                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg_CE_cooolgate_en_sig_979                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_993                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_989                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_994                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_990                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_CE_cooolgate_en_sig_999                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_995                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[0]_CE_cooolgate_en_sig_996                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[0]_CE_cooolgate_en_sig_991                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_CE_cooolgate_en_sig_1000                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[15]_CE_cooolgate_en_sig_1081                                                                                                                                                                                                                                                                        | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                     | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/cycle_cnt_reg[1]_CE_cooolgate_en_sig_1088                                                                                                                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                   | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                   | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][10]_P       |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][10]_C                                                                                                                                                                                                        |                1 |              1 |
|  reset_power_on_m0/x_reg[0][11]_P       |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][11]_C                                                                                                                                                                                                        |                1 |              1 |
|  reset_power_on_m0/x_reg[0][1]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][1]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][3]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][3]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][4]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][4]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][6]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][6]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][0]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][0]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][7]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][7]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][2]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][2]_C                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]_CE_cooolgate_en_sig_1082                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][8]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][8]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][5]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][5]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/x_reg[0][9]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/x_reg[0][9]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][3]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][3]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][8]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][8]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][7]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][7]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][4]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][4]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][6]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][6]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][2]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][2]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][0]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][0]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][5]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][5]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][10]_P       |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][10]_C                                                                                                                                                                                                        |                1 |              1 |
|  reset_power_on_m0/y_reg[0][9]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][9]_C                                                                                                                                                                                                         |                1 |              1 |
|  reset_power_on_m0/y_reg[0][11]_P       |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][11]_C                                                                                                                                                                                                        |                1 |              1 |
|  reset_power_on_m0/y_reg[0][1]_P        |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/y_reg[0][1]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][10]_P                                                                                                                                                                                                        |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][11]_P                                                                                                                                                                                                        |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][1]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][3]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][4]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][5]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][6]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][0]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][10]_C                                                                                                                                                                                                        |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][6]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][2]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][7]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][7]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][1]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][2]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][3]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][8]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][8]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][9]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][5]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][11]_C                                                                                                                                                                                                        |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][0]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][4]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/x_reg[0][9]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][3]_P                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg_CE_cooolgate_en_sig_938                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][8]_P                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[3]_CE_cooolgate_en_sig_1038                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][7]_P                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[2]_CE_cooolgate_en_sig_1037                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1064                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1059                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]_CE_cooolgate_en_sig_1039                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1026                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1025                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1027                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1028                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1029                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1065                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1078                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1030                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1041                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[3]_CE_cooolgate_en_sig_1042                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1063                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][4]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][7]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][1]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][9]_C                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1019                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1020                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][0]_C                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[0]_CE_cooolgate_en_sig_1016                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1021                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1018                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1022                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]_CE_cooolgate_en_sig_1087                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1072                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1024                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1023                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1073                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1074                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1076                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1075                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1077                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]_CE_cooolgate_en_sig_954                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg_CE_cooolgate_en_sig_955                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]_CE_cooolgate_en_sig_949                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/drdyCount_reg[1]_CE_cooolgate_en_sig_959                                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                      |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg_CE_cooolgate_en_sig_963                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg_CE_cooolgate_en_sig_965                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg_CE_cooolgate_en_sig_964                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg_CE_cooolgate_en_sig_962                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1033                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1032                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1062                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1035                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1034                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1067                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[3]_CE_cooolgate_en_sig_1036                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1060                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1068                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1061                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[2]_CE_cooolgate_en_sig_1031                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1071                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[1]_CE_cooolgate_en_sig_1069                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[2]_CE_cooolgate_en_sig_1070                                                                                                                                                                                                                                        | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][10]_C                                                                                                                                                                                                        |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][6]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][2]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][3]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][0]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][5]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][10]_P                                                                                                                                                                                                        |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][4]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][9]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][8]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][5]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][11]_P                                                                                                                                                                                                        |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][2]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][1]_P                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][6]_C                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/y_reg[0][11]_C                                                                                                                                                                                                        |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[5][0]_CE_cooolgate_en_sig_901                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[1][0]_CE_cooolgate_en_sig_893                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[6][0]_CE_cooolgate_en_sig_903                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/icon_x_reg[2][0]_CE_cooolgate_en_sig_913                                                                                                                                                                                                                                                                                                         | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_CE_cooolgate_en_sig_975                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_CE_cooolgate_en_sig_976                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]_CE_cooolgate_en_sig_969                                                                                                                                                                                                                                                                          | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[0]_CE_cooolgate_en_sig_970                                                                                                                                                                                                                                                                          | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg_CE_cooolgate_en_sig_981                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_tx_inst/cycle_cnt_reg[1]_CE_cooolgate_en_sig_998                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_tx_inst/cycle_cnt_reg[8]_CE_cooolgate_en_sig_974                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[1]_CE_cooolgate_en_sig_973                                                                                                                                                                                                                                                                            | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]_CE_cooolgate_en_sig_972                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]_CE_cooolgate_en_sig_971                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_reg_CE_cooolgate_en_sig_980                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state_reg[2]_CE_cooolgate_en_sig_984                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m1/I2C_SlaveController/FSM_gray_state_reg[2]_CE_cooolgate_en_sig_985                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_tx_inst/cycle_cnt_reg[9]_CE_cooolgate_en_sig_983                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_tx_inst/cycle_cnt_reg[4]_CE_cooolgate_en_sig_997                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/read_reg_CE_cooolgate_en_sig_1002                                                                                                                                                                                                                                                                                        | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[1]_CE_cooolgate_en_sig_1001                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[1]_CE_cooolgate_en_sig_1003                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[7][0]_CE_cooolgate_en_sig_905                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/icon_x_reg[4][0]_CE_cooolgate_en_sig_917                                                                                                                                                                                                                                                                                                         | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/icon_x_reg[3][0]_CE_cooolgate_en_sig_915                                                                                                                                                                                                                                                                                                         | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[10][0]_CE_cooolgate_en_sig_883                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[2][0]_CE_cooolgate_en_sig_895                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[8][0]_CE_cooolgate_en_sig_907                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[11][0]_CE_cooolgate_en_sig_885                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[3][0]_CE_cooolgate_en_sig_897                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[15][0]_CE_cooolgate_en_sig_857                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[12][0]_CE_cooolgate_en_sig_887                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[9][0]_CE_cooolgate_en_sig_909                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[4][0]_CE_cooolgate_en_sig_899                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[13][0]_CE_cooolgate_en_sig_889                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[16][0]_CE_cooolgate_en_sig_859                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg_CE_cooolgate_en_sig_939                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/mouse_dis_flag_reg_CE_cooolgate_en_sig_937                                                                                                                                                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[17][0]_CE_cooolgate_en_sig_861                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd_reg_CE_cooolgate_en_sig_935                                                                                                                                                                                                                                                                     | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state1                                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m0/I2C_SlaveController/rd_wrn_reg_CE_cooolgate_en_sig_933                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/byte_controller/core_txd_reg_CE_cooolgate_en_sig_936                                                                                                                                                                                                                                                                     | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/c_state1                                                                                                                                                                 |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg_CE_cooolgate_en_sig_940                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/cycle_cnt_reg[9]_CE_cooolgate_en_sig_1080                                                                                                                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m1/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg_CE_cooolgate_en_sig_941                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m1/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg_CE_cooolgate_en_sig_942                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/bit_cnt_reg[2]_CE_cooolgate_en_sig_1040                                                                                                                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/start_reg_CE_cooolgate_en_sig_1056                                                                                                                                                                                                                                                                                       | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[5]_CE_cooolgate_en_sig_1055                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[14][0]_CE_cooolgate_en_sig_891                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/icon_x_reg[1][0]_CE_cooolgate_en_sig_911                                                                                                                                                                                                                                                                                                         | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/longitude_we_reg_CE_cooolgate_en_sig_952                                                                                                                                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m1/sI2C_DataOut_reg[0]_CE_cooolgate_en_sig_846                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/i_vs_d1_reg_CE_cooolgate_en_sig_961                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/FSM_onehot_state_reg[5]_CE_cooolgate_en_sig_1057                                                                                                                                                                                                                                                                         | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/find_mouse_reg_CE_cooolgate_en_sig_957                                                                                                                                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  vout1_clk_OBUF                         | overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/overlay_m1/char_dis/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_696_cooolDelFlop_CE_cooolgate_en_sig_960 |                                                                                                                                                                                                                                         |                1 |              1 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/simu_p/vs_d0_reg_CE_cooolgate_en_sig_966                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/start_reg_CE_cooolgate_en_sig_1058                                                                                                                                                                                                                                                                                       | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/rx_bits_reg[0]_CE_cooolgate_en_sig_826                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/rx_bits_reg[2]_CE_cooolgate_en_sig_828                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/rx_bits_reg[3]_CE_cooolgate_en_sig_829                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/rx_bits_reg[4]_CE_cooolgate_en_sig_830                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/rx_bits_reg[1]_CE_cooolgate_en_sig_827                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/rx_bits_reg[6]_CE_cooolgate_en_sig_832                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/rx_bits_reg[7]_CE_cooolgate_en_sig_833                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/rx_bits_reg[5]_CE_cooolgate_en_sig_831                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                         |                1 |              2 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                         |                2 |              2 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                         |                1 |              2 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                         |                2 |              2 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                         |                1 |              2 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                         |                2 |              2 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                         |                1 |              2 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[6][1]_CE_cooolgate_en_sig_904                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              2 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[5][1]_CE_cooolgate_en_sig_902                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                         | plot_m1/icon_x_reg[1][1]_CE_cooolgate_en_sig_912                                                                                                                                                                                                                                                                                                         | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x[19][2]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                     |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/mouse_dis_x_reg[7]_17                                                                                                                                                                                                                                                                                                                         | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[1][1]_CE_cooolgate_en_sig_894                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              2 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_tx_inst/cycle_cnt_reg[5]_CE_cooolgate_en_sig_929                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x[18][2]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/mouse_dis_x_reg[6]_18                                                                                                                                                                                                                                                                                                                         | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/mouse_dis_x_reg[5]_19                                                                                                                                                                                                                                                                                                                         | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[14][1]_CE_cooolgate_en_sig_892                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/mouse_dis_x[1][2]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]_CE_cooolgate_en_sig_930                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[1]_CE_cooolgate_en_sig_932                                                                                                                                                                                                                                                  | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                     |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[17][1]_CE_cooolgate_en_sig_862                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[13][1]_CE_cooolgate_en_sig_890                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[4][1]_CE_cooolgate_en_sig_900                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[9][1]_CE_cooolgate_en_sig_910                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[16][1]_CE_cooolgate_en_sig_860                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[15][1]_CE_cooolgate_en_sig_858                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_811                                                                                                                                                                                                                                                 | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                2 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[12][1]_CE_cooolgate_en_sig_888                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              2 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg_CE_cooolgate_en_sig_924                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/mouse_dis_x_reg[4]_16                                                                                                                                                                                                                                                                                                                         | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/mouse_dis_x[3][2]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/mouse_dis_x[2][2]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                1 |              2 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_tx_inst/FSM_sequential_state_reg[0]_CE_cooolgate_en_sig_931                                                                                                                                                                                                                                                                            | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[3][1]_CE_cooolgate_en_sig_898                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[11][1]_CE_cooolgate_en_sig_886                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[8][1]_CE_cooolgate_en_sig_908                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[10][1]_CE_cooolgate_en_sig_884                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[2][1]_CE_cooolgate_en_sig_896                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                         | plot_m1/icon_x_reg[4][1]_CE_cooolgate_en_sig_918                                                                                                                                                                                                                                                                                                         | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |
|  vout1_clk_OBUF                         | plot_m1/icon_x_reg[3][1]_CE_cooolgate_en_sig_916                                                                                                                                                                                                                                                                                                         | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |
|  vout1_clk_OBUF                         | overlay_m1/osd_x_reg[7][1]_CE_cooolgate_en_sig_906                                                                                                                                                                                                                                                                                                       | overlay_m1/osd_x_reg[0]_4                                                                                                                                                                                                               |                1 |              2 |
|  vout1_clk_OBUF                         | plot_m1/icon_x_reg[2][1]_CE_cooolgate_en_sig_914                                                                                                                                                                                                                                                                                                         | plot_m1/icon_x[3][2]_i_1_n_0                                                                                                                                                                                                            |                1 |              2 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_tx_inst/bit_cnt_reg[0]_CE_cooolgate_en_sig_923                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_tx_inst/cycle_cnt_reg[10]_CE_cooolgate_en_sig_922                                                                                                                                                                                                                                                                                      | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]_CE_cooolgate_en_sig_921                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                2 |              3 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m0/I2C_SlaveController/bitCount_reg[0]_CE_cooolgate_en_sig_919                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/simu_p/direction_index_reg[0][0]_CE_cooolgate_en_sig_856                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              3 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m1/I2C_SlaveController/bitCount_reg[0]_CE_cooolgate_en_sig_920                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state                                                                                                                                                                                                                                                                                   | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[3]                                                                                                                                                          |                3 |              4 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/c_state                                                                                                                                                                                                                                                                                   | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/core_cmd_reg[3]                                                                                                                                                          |                2 |              4 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/simu_p/out1_value_reg                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]_CE_cooolgate_en_sig_854                                                                                                                                                                    | plot_m1/scale_p/scale_inst/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                   |                1 |              4 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/tx_cnt_reg[0]_CE_cooolgate_en_sig_853                                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                1 |              4 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]_CE_cooolgate_en_sig_855                                                                                                                                                                    | plot_m1/scale_p/scale_inst/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                   |                3 |              4 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_CE_cooolgate_en_sig_851                                                                                                                                                                                                                                       | plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                          |                2 |              4 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  sys_pll_m0/inst/clk_out1               |                                                                                                                                                                                                                                                                                                                                                          | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/c_state1                                                                                                                                                                 |                3 |              4 |
|  sys_pll_m0/inst/clk_out1               |                                                                                                                                                                                                                                                                                                                                                          | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state1                                                                                                                                                                 |                2 |              4 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_811                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              4 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                3 |              5 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              5 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/state_reg[0]_CE_cooolgate_en_sig_849                                                                                                                                                                                                                                                                                           | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |              5 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1__0_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              5 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m1/sI2C_DataOut_reg[0]_CE_cooolgate_en_sig_846                                                                                                                                                                                                                                                                                                 | EEPROM_8b_m1/sAddr[7]                                                                                                                                                                                                                   |                3 |              6 |
|  vout1_clk_OBUF                         | plot_m1/counter_reg[5][0]                                                                                                                                                                                                                                                                                                                                | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                2 |              6 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m0/sI2C_DataOut_reg[0]_CE_cooolgate_en_sig_845                                                                                                                                                                                                                                                                                                 | EEPROM_8b_m0/sAddr[7]                                                                                                                                                                                                                   |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  sys_pll_m0/inst/clk_out1               | reset_power_on_m1/fSCL_reg[2]_0                                                                                                                                                                                                                                                                                                                          | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                2 |              6 |
|  sys_pll_m0/inst/clk_out1               | reset_power_on_m1/fSCL_reg[2]                                                                                                                                                                                                                                                                                                                            | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |              6 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]_CE_cooolgate_en_sig_848                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              7 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                             | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                              |                2 |              7 |
|  vout1_clk_OBUF                         |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/d1_region_active_reg[1]                                                                                                                                                                                                         |                2 |              7 |
|  vout1_clk_OBUF                         |                                                                                                                                                                                                                                                                                                                                                          | overlay_m1/mouse_dis_x[7][2]_i_1_n_0                                                                                                                                                                                                    |                3 |              7 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                                | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                              |                1 |              7 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]_CE_cooolgate_en_sig_847                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              7 |
|  vout1_clk_OBUF                         | overlay_m1/longitude_value_reg[1]_CE_cooolgate_en_sig_844                                                                                                                                                                                                                                                                                                | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |              7 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[0]_CE_cooolgate_en_sig_839                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/instruct_reg[3][0]_CE_cooolgate_en_sig_822                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/instruct_cnt_reg[0]_CE_cooolgate_en_sig_837                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |
|  vout1_clk_OBUF                         | overlay_m1/color_r_temp                                                                                                                                                                                                                                                                                                                                  | overlay_m1/color_r_temp[7]_i_1_n_0                                                                                                                                                                                                      |                3 |              8 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/tx_data_reg[0][0]                                                                                                                                                                                                                                                                                                              | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                4 |              8 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/instruct_reg[1][0]_CE_cooolgate_en_sig_818                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |
|  vout1_clk_OBUF                         | uart_rs_inst/alpha_reg[0][0]                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/instruct_reg[2][0]_CE_cooolgate_en_sig_820                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |
|  vout1_clk_OBUF                         | uart_rs_inst/danger_level_threshold_reg[7][0]                                                                                                                                                                                                                                                                                                            | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                2 |              8 |
|  vout1_clk_OBUF                         | uart_rs_inst/alpha_d0_reg[7][0]                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_tx_inst/tx_data_latch[7]_i_1_n_0                                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                2 |              8 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/instruct_reg[0][0]_CE_cooolgate_en_sig_816                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |
|  vout1_clk_OBUF                         | uart_rs_inst/echo_intensity_threshold_reg[7][0]                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  vout1_clk_OBUF                         | plot_m1/temp_x_reg[10][0]                                                                                                                                                                                                                                                                                                                                | plot_m1/SR[0]                                                                                                                                                                                                                           |                3 |              8 |
|  vout1_clk_OBUF                         |                                                                                                                                                                                                                                                                                                                                                          | YCbCr2RGB_m1/r_g_sum_reg_n_0_[20]                                                                                                                                                                                                       |                2 |              8 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/rx_data_reg[0]_CE_cooolgate_en_sig_835                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                2 |              8 |
|  vout1_clk_OBUF                         |                                                                                                                                                                                                                                                                                                                                                          | YCbCr2RGB_m1/r_b_sum_reg_n_0_[20]                                                                                                                                                                                                       |                1 |              8 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/instruct_reg[4][0]_CE_cooolgate_en_sig_824                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              8 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m1/I2C_SlaveController/dataByte_reg[0]_CE_cooolgate_en_sig_841                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  vout1_clk_OBUF                         | timing_gen_xy_m1/x_cnt_reg[1]_CE_cooolgate_en_sig_842                                                                                                                                                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                2 |              8 |
|  vout1_clk_OBUF                         |                                                                                                                                                                                                                                                                                                                                                          | YCbCr2RGB_m1/r_r_sum_reg[20]                                                                                                                                                                                                            |                1 |              8 |
|  vout1_clk_OBUF                         | plot_m1/icon_ram_addr                                                                                                                                                                                                                                                                                                                                    | plot_m1/vs_edge                                                                                                                                                                                                                         |                6 |              9 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |                3 |             10 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/E[0]                                                                                                                                                                                                                                                                                                                     | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                6 |             10 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/E[0]                                                                                                                                                                                                                                                                                                                     | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                6 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                           |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                5 |             10 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             10 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/byte_controller/dcnt                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             11 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             11 |
|  vout1_clk_OBUF                         | uart_rs_inst/icon_values_reg[3][0]                                                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |             11 |
|  vout1_clk_OBUF                         | overlay_m1/osd_ram_addr[13]_i_2_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/osd_ram_addr0                                                                                                                                                                                                                |                8 |             11 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_811                                                                                                                                                                                                                                                 | reset_power_on_m1/fSCL_reg[2]                                                                                                                                                                                                           |                4 |             11 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]_CE_cooolgate_en_sig_811                                                                                                                                                                                                                                                 | reset_power_on_m1/fSCL_reg[2]_0                                                                                                                                                                                                         |                4 |             11 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                   |                4 |             11 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                   |                5 |             11 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                   |               11 |             11 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                4 |             12 |
|  vout1_clk_OBUF                         | plot_m1/theta_d0[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             12 |
|  vout1_clk_OBUF                         | plot_m1/vs_edge                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |             12 |
|  vout1_clk_OBUF                         | plot_m1/icon_addr[4][11]_i_2_n_0                                                                                                                                                                                                                                                                                                                         | plot_m1/icon_addr[4][11]_i_1_n_0                                                                                                                                                                                                        |                3 |             12 |
|  vout1_clk_OBUF                         | plot_m1/icon_addr[1][11]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | plot_m1/icon_addr[4][11]_i_1_n_0                                                                                                                                                                                                        |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  vout1_clk_OBUF                         | plot_m1/icon_addr[2][11]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | plot_m1/icon_addr[4][11]_i_1_n_0                                                                                                                                                                                                        |                4 |             12 |
|  vout1_clk_OBUF                         | plot_m1/icon_addr[3][11]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | plot_m1/icon_addr[4][11]_i_1_n_0                                                                                                                                                                                                        |                2 |             12 |
|  vout1_clk_OBUF                         | timing_gen_xy_m1/y_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                3 |             12 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]_CE_cooolgate_en_sig_813                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             12 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]_CE_cooolgate_en_sig_814                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             12 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             13 |
|  vout1_clk_OBUF                         | overlay_m1/mouse_dis_addr[2][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                6 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[11][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               10 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[6][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               12 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/mouse_dis_addr[6][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                7 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/mouse_dis_addr[3][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                7 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/mouse_dis_addr[4][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                5 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/mouse_dis_addr[5][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                5 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/mouse_dis_addr[1][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                5 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[1][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               12 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[9][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                9 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[3][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               11 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[12][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               11 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[13][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               11 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[16][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[4][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               11 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[2][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               11 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/mouse_dis_addr[7][13]_i_2_n_0                                                                                                                                                                                                                                                                                                                 | overlay_m1/mouse_dis_addr[7][13]_i_1_n_0                                                                                                                                                                                                |                4 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[18][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[15][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[14][13]_i_2_n_0                                                                                                                                                                                                                                                                                                                     | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               11 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[10][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                5 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[7][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               12 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[8][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |                9 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[17][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[19][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             14 |
|  vout1_clk_OBUF                         | overlay_m1/char_addr[5][13]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | overlay_m1/char_addr[14][13]_i_1_n_0                                                                                                                                                                                                    |               12 |             14 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                8 |             15 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             15 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/ms_cnt                                                                                                                                                                                                                                                                                                                                     | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2_n_0                                                                                                                                                                                                                                                                           | i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1_n_0                                                                                                                                                          |                4 |             16 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m0/I2C_SlaveController/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_pll_m0/inst/clk_out1               | EEPROM_8b_m1/I2C_SlaveController/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_2__0_n_0                                                                                                                                                                                                                                                                        | i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]_i_1__0_n_0                                                                                                                                                       |                4 |             16 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/ms_cnt                                                                                                                                                                                                                                                                                                                                     | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                5 |             16 |
|  vout1_clk_OBUF                         | reset_power_on_m0/rst                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                   |                7 |             16 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m1/timer_cnt                                                                                                                                                                                                                                                                                                                                  | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                5 |             18 |
|  sys_pll_m0/inst/clk_out1               | i2c_config_m0/timer_cnt                                                                                                                                                                                                                                                                                                                                  | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[10]_CE_cooolgate_en_sig_812                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             23 |
|  vout1_clk_OBUF                         | uart_rs_inst/mouse_y_d0_reg[11][0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             24 |
|  vout1_clk_OBUF                         | uart_rs_inst/icon_color_reg[23][0]                                                                                                                                                                                                                                                                                                                       | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               10 |             24 |
|  vout1_clk_OBUF                         | uart_rs_inst/icon_color_d0_reg[23][0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             24 |
|  vout1_clk_OBUF                         | uart_rs_inst/display_height_reg[0][0]                                                                                                                                                                                                                                                                                                                    | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                6 |             24 |
|  vout1_clk_OBUF                         | uart_rs_inst/mouse_y_reg[0][0]                                                                                                                                                                                                                                                                                                                           | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                8 |             24 |
|  vout1_clk_OBUF                         | uart_rs_inst/win_pos_x_reg[11][0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             24 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             24 |
|  vout1_clk_OBUF                         |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/out1_x_reg[11]_i_1_n_0                                                                                                                                                                                                  |                6 |             24 |
|  vout1_clk_OBUF                         |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/out2_x_reg[11]_i_1_n_0                                                                                                                                                                                                  |                6 |             24 |
|  vout1_clk_OBUF                         |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/out3_x_reg[11]_i_1_n_0                                                                                                                                                                                                  |                6 |             24 |
|  vout1_clk_OBUF                         |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/out4_x_reg[11]_i_1_n_0                                                                                                                                                                                                  |                6 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  sys_pll_m0/inst/clk_out1               |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               13 |             25 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             25 |
|  reset_power_on_m0/power_on_rst         |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                5 |             27 |
|  sys_pll_m0/inst/clk_out2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/simu_p/vs_edge                                                                                                                                                                                                                                                                                                                           | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |                9 |             30 |
|  vout1_clk_OBUF                         | overlay_m1/latitude_value[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               10 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               14 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |
|  vout1_clk_OBUF                         | uart_rs_inst/win_pos_y_reg[15][0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             32 |
|  vout1_clk_OBUF                         | uart_rs_inst/win_pos_x_reg[15][0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               15 |             32 |
|  sys_pll_m0/inst/clk_out1               | reset_power_on_m1/rst_reg_i_1__0_n_0                                                                                                                                                                                                                                                                                                                     | reset_power_on_m1/clear                                                                                                                                                                                                                 |                8 |             32 |
|  sys_pll_m0/inst/clk_out1               | reset_power_on_m0/sel                                                                                                                                                                                                                                                                                                                                    | reset_power_on_m1/clear                                                                                                                                                                                                                 |                8 |             32 |
|  vout1_clk_OBUF                         | uart_rs_inst/scale_d0_reg[7][0]                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             32 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             33 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             33 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             33 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             33 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             33 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             33 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             33 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |
|  vout1_clk_OBUF                         | overlay_m1/color_g_temp                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               16 |             40 |
|  sys_pll_m0/inst/clk_out1               | uart_rs_inst/uart_rx_inst/value_reg_reg[0]                                                                                                                                                                                                                                                                                                               | uart_rs_inst/uart_rx_inst/value_reg_reg[0]_0                                                                                                                                                                                            |                9 |             40 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                     |               11 |             44 |
|  sys_pll_m0/inst/clk_out1               |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m1/power_on_rst1                                                                                                                                                                                                         |               23 |             48 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             49 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               18 |             49 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             59 |
|  vout1_clk_OBUF                         | plot_m1/E[0]                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               17 |             61 |
|  sys_pll_m0/inst/clk_out1               |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               38 |             74 |
|  sys_pll_m0/inst/clk_out2               | plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               31 |            103 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          | plot_m1/scale_p/scale_inst/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                   |               40 |            120 |
|  vout1_clk_OBUF                         |                                                                                                                                                                                                                                                                                                                                                          | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |               60 |            131 |
|  vout1_clk_OBUF                         | plot_m1/scale_p/x[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | reset_power_on_m0/power_on_rst                                                                                                                                                                                                          |              109 |            220 |
|  vout1_clk_OBUF                         |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              193 |            420 |
|  sys_pll_m0/inst/clk_out2               |                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              292 |           1206 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                   258 |
| 2      |                    54 |
| 3      |                    17 |
| 4      |                    16 |
| 5      |                     4 |
| 6      |                     9 |
| 7      |                     7 |
| 8      |                    24 |
| 9      |                     1 |
| 10     |                     8 |
| 11     |                     9 |
| 12     |                    11 |
| 13     |                     1 |
| 14     |                    26 |
| 15     |                     2 |
| 16+    |                    92 |
+--------+-----------------------+


