\hypertarget{union__hw__ftm__fms}{}\section{\+\_\+hw\+\_\+ftm\+\_\+fms Union Reference}
\label{union__hw__ftm__fms}\index{\+\_\+hw\+\_\+ftm\+\_\+fms@{\+\_\+hw\+\_\+ftm\+\_\+fms}}


H\+W\+\_\+\+F\+T\+M\+\_\+\+F\+MS -\/ Fault Mode Status (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ftm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ftm__fms_1_1__hw__ftm__fms__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+fms\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__ftm__fms_a6e213878e2232b7793846b6a24efb403}{}\label{union__hw__ftm__fms_a6e213878e2232b7793846b6a24efb403}

\item 
struct \hyperlink{struct__hw__ftm__fms_1_1__hw__ftm__fms__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+fms\+::\+\_\+hw\+\_\+ftm\+\_\+fms\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ftm__fms_a897a6865ffbb585b41164431b50d0e97}{}\label{union__hw__ftm__fms_a897a6865ffbb585b41164431b50d0e97}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+T\+M\+\_\+\+F\+MS -\/ Fault Mode Status (RW) 

Reset value\+: 0x00000000U

This register contains the fault detection flags, write protection enable bit, and the logic OR of the enabled fault inputs. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ftm.\+h\end{DoxyCompactItemize}
