# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do practica5_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/13.0sp1/SistemasDigitalesII/practica5/UnidadControl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity UnidadControl
# -- Compiling architecture behavioral of UnidadControl
# vcom -93 -work work {C:/altera/13.0sp1/SistemasDigitalesII/practica5/ALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture behavioral of ALU
# vcom -93 -work work {C:/altera/13.0sp1/SistemasDigitalesII/practica5/ROM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ROM
# -- Compiling architecture Behavioural of ROM
# vcom -93 -work work {C:/altera/13.0sp1/SistemasDigitalesII/practica5/BancoRegistros.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity BancoRegistros
# -- Compiling architecture behavioral of BancoRegistros
# vcom -93 -work work {C:/altera/13.0sp1/SistemasDigitalesII/practica5/InmGen.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity InmGen
# -- Compiling architecture behavioral of InmGen
# vcom -93 -work work {C:/altera/13.0sp1/SistemasDigitalesII/practica5/ram_core.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ram_core
# -- Compiling architecture behavioral of ram_core
# vcom -93 -work work {C:/altera/13.0sp1/SistemasDigitalesII/practica5/sum_res.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sum_res
# -- Compiling architecture behavioral of Sum_res
# vcom -93 -work work {C:/altera/13.0sp1/SistemasDigitalesII/practica5/Ram.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Ram
# -- Compiling architecture arch_ram of Ram
# -- Loading entity ram_core
# vcom -93 -work work {C:/altera/13.0sp1/SistemasDigitalesII/practica5/Data_path.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Data_path
# -- Compiling architecture structural of Data_path
# -- Loading entity ROM
# -- Loading entity InmGen
# -- Loading entity BancoRegistros
# -- Loading entity ALU
# -- Loading entity Ram
# vcom -93 -work work {C:/altera/13.0sp1/SistemasDigitalesII/practica5/RISCV.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RISCV
# -- Compiling architecture structural of RISCV
# -- Loading entity UnidadControl
# -- Loading package NUMERIC_STD
# -- Loading entity Data_path
# 
# vcom -93 -work work {C:/altera/13.0sp1/SistemasDigitalesII/practica5/simulation/modelsim/RISCV.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RISCV_tst_bnch
# -- Compiling architecture tst of RISCV_tst_bnch
# -- Loading entity RISCV
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  RISCV_tst_bnch
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps RISCV_tst_bnch 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.riscv_tst_bnch(tst)
# Loading ieee.numeric_std(body)
# Loading work.riscv(structural)
# Loading work.unidadcontrol(behavioral)
# Loading work.data_path(structural)
# Loading work.rom(behavioural)
# Loading work.inmgen(behavioral)
# Loading work.bancoregistros(behavioral)
# Loading work.alu(behavioral)
# Loading work.sum_res(behavioral)
# Loading work.ram(arch_ram)
# Loading work.ram_core(behavioral)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: pablo  Hostname: LAPTOP-E50T53VR  ProcessID: 8652
# 
#           Attempting to use alternate WLF file "./wlft6hjffy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft6hjffy
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /riscv_tst_bnch/i1/i_Path/i_RAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /riscv_tst_bnch/i1/i_Path/i_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /riscv_tst_bnch/i1/i_Path/i_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /riscv_tst_bnch/i1/i_Path/i_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /riscv_tst_bnch/i1/i_Path/i_BancoReg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /riscv_tst_bnch/i1/i_Path/i_BancoReg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /riscv_tst_bnch/i1/i_Path/i_RAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /riscv_tst_bnch/i1/i_Path/i_RAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /riscv_tst_bnch/i1/i_Path/i_BancoReg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /riscv_tst_bnch/i1/i_Path/i_BancoReg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /riscv_tst_bnch/i1/i_Path/i_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /riscv_tst_bnch/i1/i_Path/i_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /riscv_tst_bnch/i1/i_Path/i_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2500 ps  Iteration: 1  Instance: /riscv_tst_bnch/i1/i_Path/i_RAM/i_byte0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2500 ps  Iteration: 1  Instance: /riscv_tst_bnch/i1/i_Path/i_RAM/i_byte1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2500 ps  Iteration: 1  Instance: /riscv_tst_bnch/i1/i_Path/i_RAM/i_byte2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2500 ps  Iteration: 1  Instance: /riscv_tst_bnch/i1/i_Path/i_RAM/i_byte3
# ** Failure: Se acabó mamahuevo
#    Time: 15 ns  Iteration: 0  Process: /riscv_tst_bnch/p_stim File: C:/altera/13.0sp1/SistemasDigitalesII/practica5/simulation/modelsim/RISCV.vht
# Break in Process p_stim at C:/altera/13.0sp1/SistemasDigitalesII/practica5/simulation/modelsim/RISCV.vht line 41
# Simulation Breakpoint: Break in Process p_stim at C:/altera/13.0sp1/SistemasDigitalesII/practica5/simulation/modelsim/RISCV.vht line 41
# MACRO ./practica5_run_msim_rtl_vhdl.do PAUSED at line 26
add wave  \
sim:/riscv_tst_bnch/i1/i_Path/i_RAM/i_byte0/ram_block
restart -f
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /riscv_tst_bnch/i1/i_Path/i_RAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /riscv_tst_bnch/i1/i_Path/i_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /riscv_tst_bnch/i1/i_Path/i_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /riscv_tst_bnch/i1/i_Path/i_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /riscv_tst_bnch/i1/i_Path/i_BancoReg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /riscv_tst_bnch/i1/i_Path/i_BancoReg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /riscv_tst_bnch/i1/i_Path/i_RAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /riscv_tst_bnch/i1/i_Path/i_RAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /riscv_tst_bnch/i1/i_Path/i_BancoReg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /riscv_tst_bnch/i1/i_Path/i_BancoReg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /riscv_tst_bnch/i1/i_Path/i_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /riscv_tst_bnch/i1/i_Path/i_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /riscv_tst_bnch/i1/i_Path/i_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2500 ps  Iteration: 1  Instance: /riscv_tst_bnch/i1/i_Path/i_RAM/i_byte0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2500 ps  Iteration: 1  Instance: /riscv_tst_bnch/i1/i_Path/i_RAM/i_byte1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2500 ps  Iteration: 1  Instance: /riscv_tst_bnch/i1/i_Path/i_RAM/i_byte2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2500 ps  Iteration: 1  Instance: /riscv_tst_bnch/i1/i_Path/i_RAM/i_byte3
# ** Failure: Se acabó mamahuevo
#    Time: 15 ns  Iteration: 0  Process: /riscv_tst_bnch/p_stim File: C:/altera/13.0sp1/SistemasDigitalesII/practica5/simulation/modelsim/RISCV.vht
# Break in Process p_stim at C:/altera/13.0sp1/SistemasDigitalesII/practica5/simulation/modelsim/RISCV.vht line 41
run -all
# ** Fatal: (vsim-3734) Index value 102 is out of range 0 to 101.
#    Time: 4137500 ps  Iteration: 1  Process: /riscv_tst_bnch/i1/i_Path/i_ROM/mem_rom File: C:/altera/13.0sp1/SistemasDigitalesII/practica5/ROM.vhd
# Fatal error in Process mem_rom at C:/altera/13.0sp1/SistemasDigitalesII/practica5/ROM.vhd line 132
# 
# HDL call sequence:
# Stopped at C:/altera/13.0sp1/SistemasDigitalesII/practica5/simulation/modelsim/RISCV.vht 37 Process p_stim
# 
