vhdl work "F:\VHDL_Projects\SSD_DEC_STRCTL\a_signal_out.vhd"
