

================================================================
== Vitis HLS Report for 'load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2'
================================================================
* Date:           Sun Feb 22 21:56:40 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.195 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   102402|   102402|  1.024 ms|  1.024 ms|  102401|  102401|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_51_2  |   102400|   102400|         2|          1|          1|  102400|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [gp.cpp:51]   --->   Operation 5 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [gp.cpp:49]   --->   Operation 6 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%store_ln49 = store i9 0, i9 %r" [gp.cpp:49]   --->   Operation 13 'store' 'store_ln49' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln51 = store i9 0, i9 %c" [gp.cpp:51]   --->   Operation 14 'store' 'store_ln51' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.19>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [gp.cpp:49]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.18ns)   --->   "%icmp_ln49 = icmp_eq  i17 %indvar_flatten_load, i17 102400" [gp.cpp:49]   --->   Operation 17 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.18ns)   --->   "%add_ln49_1 = add i17 %indvar_flatten_load, i17 1" [gp.cpp:49]   --->   Operation 18 'add' 'add_ln49_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc12, void %VITIS_LOOP_57_4.preheader.exitStub" [gp.cpp:49]   --->   Operation 19 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%c_load = load i9 %c" [gp.cpp:51]   --->   Operation 20 'load' 'c_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%r_load = load i9 %r" [gp.cpp:49]   --->   Operation 21 'load' 'r_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.11ns)   --->   "%add_ln49 = add i9 %r_load, i9 1" [gp.cpp:49]   --->   Operation 22 'add' 'add_ln49' <Predicate = (!icmp_ln49)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.11ns)   --->   "%icmp_ln51 = icmp_eq  i9 %c_load, i9 320" [gp.cpp:51]   --->   Operation 23 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln49)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.08ns)   --->   "%select_ln49 = select i1 %icmp_ln51, i9 0, i9 %c_load" [gp.cpp:49]   --->   Operation 24 'select' 'select_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.08ns)   --->   "%select_ln49_1 = select i1 %icmp_ln51, i9 %add_ln49, i9 %r_load" [gp.cpp:49]   --->   Operation 25 'select' 'select_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %select_ln49_1, i6 0" [gp.cpp:53]   --->   Operation 26 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %select_ln49_1, i4 0" [gp.cpp:53]   --->   Operation 27 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i13 %tmp_1" [gp.cpp:51]   --->   Operation 28 'zext' 'zext_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln51_1 = add i15 %tmp, i15 %zext_ln51" [gp.cpp:51]   --->   Operation 29 'add' 'add_ln51_1' <Predicate = (!icmp_ln49)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i9 %select_ln49" [gp.cpp:51]   --->   Operation 30 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %select_ln49, i32 2, i32 8" [gp.cpp:51]   --->   Operation 31 'partselect' 'lshr_ln' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i7 %lshr_ln" [gp.cpp:53]   --->   Operation 32 'zext' 'zext_ln53' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln53 = add i15 %add_ln51_1, i15 %zext_ln53" [gp.cpp:53]   --->   Operation 33 'add' 'add_ln53' <Predicate = (!icmp_ln49)> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%switch_ln53 = switch i2 %trunc_ln51, void %arrayidx114.case.3, i2 0, void %arrayidx114.case.0, i2 1, void %arrayidx114.case.1, i2 2, void %arrayidx114.case.2" [gp.cpp:53]   --->   Operation 34 'switch' 'switch_ln53' <Predicate = (!icmp_ln49)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (2.11ns)   --->   "%add_ln51 = add i9 %select_ln49, i9 1" [gp.cpp:51]   --->   Operation 35 'add' 'add_ln51' <Predicate = (!icmp_ln49)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.61ns)   --->   "%store_ln49 = store i17 %add_ln49_1, i17 %indvar_flatten" [gp.cpp:49]   --->   Operation 36 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.61>
ST_2 : Operation 37 [1/1] (1.61ns)   --->   "%store_ln49 = store i9 %select_ln49_1, i9 %r" [gp.cpp:49]   --->   Operation 37 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 1.61>
ST_2 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln51 = store i9 %add_ln51, i9 %c" [gp.cpp:51]   --->   Operation 38 'store' 'store_ln51' <Predicate = (!icmp_ln49)> <Delay = 1.61>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.inc" [gp.cpp:51]   --->   Operation 39 'br' 'br_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_49_1_VITIS_LOOP_51_2_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102400, i64 102400, i64 102400"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [gp.cpp:51]   --->   Operation 42 'specpipeline' 'specpipeline_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i15 %add_ln53" [gp.cpp:53]   --->   Operation 43 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln53_1" [gp.cpp:53]   --->   Operation 44 'getelementptr' 'M_e_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln53_1" [gp.cpp:53]   --->   Operation 45 'getelementptr' 'M_e_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln53_1" [gp.cpp:53]   --->   Operation 46 'getelementptr' 'M_e_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln53_1" [gp.cpp:53]   --->   Operation 47 'getelementptr' 'M_e_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln53 = store i32 0, i15 %M_e_2_addr" [gp.cpp:53]   --->   Operation 48 'store' 'store_ln53' <Predicate = (trunc_ln51 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx114.exit" [gp.cpp:53]   --->   Operation 49 'br' 'br_ln53' <Predicate = (trunc_ln51 == 2)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln53 = store i32 0, i15 %M_e_1_addr" [gp.cpp:53]   --->   Operation 50 'store' 'store_ln53' <Predicate = (trunc_ln51 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx114.exit" [gp.cpp:53]   --->   Operation 51 'br' 'br_ln53' <Predicate = (trunc_ln51 == 1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln53 = store i32 0, i15 %M_e_0_addr" [gp.cpp:53]   --->   Operation 52 'store' 'store_ln53' <Predicate = (trunc_ln51 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx114.exit" [gp.cpp:53]   --->   Operation 53 'br' 'br_ln53' <Predicate = (trunc_ln51 == 0)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln53 = store i32 0, i15 %M_e_3_addr" [gp.cpp:53]   --->   Operation 54 'store' 'store_ln53' <Predicate = (trunc_ln51 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx114.exit" [gp.cpp:53]   --->   Operation 55 'br' 'br_ln53' <Predicate = (trunc_ln51 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten') [7]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [12]  (1.610 ns)

 <State 2>: 7.195ns
The critical path consists of the following:
	'load' operation 9 bit ('c_load', gp.cpp:51) on local variable 'c', gp.cpp:51 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln51', gp.cpp:51) [27]  (2.119 ns)
	'select' operation 9 bit ('select_ln49', gp.cpp:49) [28]  (1.084 ns)
	'add' operation 15 bit ('add_ln53', gp.cpp:53) [38]  (3.992 ns)

 <State 3>: 2.152ns
The critical path consists of the following:
	'getelementptr' operation 15 bit ('M_e_1_addr', gp.cpp:53) [41]  (0.000 ns)
	'store' operation 0 bit ('store_ln53', gp.cpp:53) of constant 0 on array 'M_e_1' [49]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
