library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 7
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n4266_o : std_logic;
  signal n4267_o : std_logic;
  signal n4268_o : std_logic;
  signal n4269_o : std_logic;
  signal n4270_o : std_logic;
  signal n4271_o : std_logic;
  signal n4272_o : std_logic;
  signal n4273_o : std_logic;
  signal n4274_o : std_logic;
  signal n4275_o : std_logic_vector (2 downto 0);
begin
  o <= n4275_o;
  -- vhdl_source/peres.vhdl:13:17
  n4266_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n4267_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n4268_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n4269_o <= n4267_o xor n4268_o;
  -- vhdl_source/peres.vhdl:15:17
  n4270_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n4271_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n4272_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n4273_o <= n4271_o and n4272_o;
  -- vhdl_source/peres.vhdl:15:21
  n4274_o <= n4270_o xor n4273_o;
  n4275_o <= n4266_o & n4269_o & n4274_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n3330 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3333_o : std_logic;
  signal n3334_o : std_logic;
  signal n3335_o : std_logic;
  signal n3336_o : std_logic;
  signal n3337_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n3338 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3341_o : std_logic;
  signal n3342_o : std_logic;
  signal n3343_o : std_logic;
  signal n3344_o : std_logic;
  signal n3345_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n3346 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic;
  signal n3352_o : std_logic;
  signal n3353_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n3354 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n3362 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3365_o : std_logic;
  signal n3366_o : std_logic;
  signal n3367_o : std_logic;
  signal n3368_o : std_logic;
  signal n3369_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n3370 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3373_o : std_logic;
  signal n3374_o : std_logic;
  signal n3375_o : std_logic;
  signal n3376_o : std_logic;
  signal n3377_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n3378 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic;
  signal n3384_o : std_logic;
  signal n3385_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n3386 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3389_o : std_logic;
  signal n3390_o : std_logic;
  signal n3391_o : std_logic;
  signal n3392_o : std_logic;
  signal n3393_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n3394 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3397_o : std_logic;
  signal n3398_o : std_logic;
  signal n3399_o : std_logic;
  signal n3400_o : std_logic;
  signal n3401_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n3402 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3405_o : std_logic;
  signal n3406_o : std_logic;
  signal n3407_o : std_logic;
  signal n3408_o : std_logic;
  signal n3409_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n3410 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3413_o : std_logic;
  signal n3414_o : std_logic;
  signal n3415_o : std_logic;
  signal n3416_o : std_logic;
  signal n3417_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n3418 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3421_o : std_logic;
  signal n3422_o : std_logic;
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n3426 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3429_o : std_logic;
  signal n3430_o : std_logic;
  signal n3431_o : std_logic;
  signal n3432_o : std_logic;
  signal n3433_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n3434 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3437_o : std_logic;
  signal n3438_o : std_logic;
  signal n3439_o : std_logic;
  signal n3440_o : std_logic;
  signal n3441_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n3442 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3445_o : std_logic;
  signal n3446_o : std_logic;
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n3450 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3453_o : std_logic;
  signal n3454_o : std_logic;
  signal n3455_o : std_logic;
  signal n3456_o : std_logic;
  signal n3457_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n3458 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3461_o : std_logic;
  signal n3462_o : std_logic;
  signal n3463_o : std_logic;
  signal n3464_o : std_logic;
  signal n3465_o : std_logic;
  signal n3466_o : std_logic;
  signal n3467_o : std_logic;
  signal n3468_o : std_logic;
  signal n3469_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n3470 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3473_o : std_logic;
  signal n3474_o : std_logic;
  signal n3475_o : std_logic;
  signal n3476_o : std_logic;
  signal n3477_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n3478 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3481_o : std_logic;
  signal n3482_o : std_logic;
  signal n3483_o : std_logic;
  signal n3484_o : std_logic;
  signal n3485_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n3486 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3489_o : std_logic;
  signal n3490_o : std_logic;
  signal n3491_o : std_logic;
  signal n3492_o : std_logic;
  signal n3493_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n3494 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3497_o : std_logic;
  signal n3498_o : std_logic;
  signal n3499_o : std_logic;
  signal n3500_o : std_logic;
  signal n3501_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n3502 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3505_o : std_logic;
  signal n3506_o : std_logic;
  signal n3507_o : std_logic;
  signal n3508_o : std_logic;
  signal n3509_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n3510 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3513_o : std_logic;
  signal n3514_o : std_logic;
  signal n3515_o : std_logic;
  signal n3516_o : std_logic;
  signal n3517_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n3518 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3521_o : std_logic;
  signal n3522_o : std_logic;
  signal n3523_o : std_logic;
  signal n3524_o : std_logic;
  signal n3525_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n3526 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3529_o : std_logic;
  signal n3530_o : std_logic;
  signal n3531_o : std_logic;
  signal n3532_o : std_logic;
  signal n3533_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n3534 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3537_o : std_logic;
  signal n3538_o : std_logic;
  signal n3539_o : std_logic;
  signal n3540_o : std_logic;
  signal n3541_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n3542 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3545_o : std_logic;
  signal n3546_o : std_logic;
  signal n3547_o : std_logic;
  signal n3548_o : std_logic;
  signal n3549_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n3550 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n3558 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3561_o : std_logic;
  signal n3562_o : std_logic;
  signal n3563_o : std_logic;
  signal n3564_o : std_logic;
  signal n3565_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n3566 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3569_o : std_logic;
  signal n3570_o : std_logic;
  signal n3571_o : std_logic;
  signal n3572_o : std_logic;
  signal n3573_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n3574 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3577_o : std_logic;
  signal n3578_o : std_logic;
  signal n3579_o : std_logic;
  signal n3580_o : std_logic;
  signal n3581_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n3582 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3585_o : std_logic;
  signal n3586_o : std_logic;
  signal n3587_o : std_logic;
  signal n3588_o : std_logic;
  signal n3589_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n3590 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3593_o : std_logic;
  signal n3594_o : std_logic;
  signal n3595_o : std_logic_vector (1 downto 0);
  signal n3596_o : std_logic;
  signal n3597_o : std_logic;
  signal n3598_o : std_logic;
  signal n3599_o : std_logic_vector (1 downto 0);
  signal n3600_o : std_logic;
  signal n3601_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n3602 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3605_o : std_logic;
  signal n3606_o : std_logic;
  signal n3607_o : std_logic;
  signal n3608_o : std_logic;
  signal n3609_o : std_logic;
  signal n3610_o : std_logic_vector (1 downto 0);
  signal n3611_o : std_logic;
  signal n3612_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3613 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3616_o : std_logic;
  signal n3617_o : std_logic;
  signal n3618_o : std_logic;
  signal n3619_o : std_logic;
  signal n3620_o : std_logic;
  signal n3621_o : std_logic_vector (1 downto 0);
  signal n3622_o : std_logic;
  signal n3623_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3624 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3627_o : std_logic;
  signal n3628_o : std_logic;
  signal n3629_o : std_logic;
  signal n3630_o : std_logic;
  signal n3631_o : std_logic;
  signal n3632_o : std_logic_vector (1 downto 0);
  signal n3633_o : std_logic;
  signal n3634_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3635 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3638_o : std_logic;
  signal n3639_o : std_logic;
  signal n3640_o : std_logic;
  signal n3641_o : std_logic;
  signal n3642_o : std_logic;
  signal n3643_o : std_logic_vector (1 downto 0);
  signal n3644_o : std_logic;
  signal n3645_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3646 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3649_o : std_logic;
  signal n3650_o : std_logic;
  signal n3651_o : std_logic;
  signal n3652_o : std_logic;
  signal n3653_o : std_logic;
  signal n3654_o : std_logic_vector (1 downto 0);
  signal n3655_o : std_logic;
  signal n3656_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3657 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3660_o : std_logic;
  signal n3661_o : std_logic;
  signal n3662_o : std_logic;
  signal n3663_o : std_logic;
  signal n3664_o : std_logic;
  signal n3665_o : std_logic_vector (1 downto 0);
  signal n3666_o : std_logic;
  signal n3667_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3668 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3671_o : std_logic;
  signal n3672_o : std_logic;
  signal n3673_o : std_logic;
  signal n3674_o : std_logic;
  signal n3675_o : std_logic;
  signal n3676_o : std_logic_vector (1 downto 0);
  signal n3677_o : std_logic;
  signal n3678_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3679 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3682_o : std_logic;
  signal n3683_o : std_logic;
  signal n3684_o : std_logic;
  signal n3685_o : std_logic;
  signal n3686_o : std_logic;
  signal n3687_o : std_logic_vector (1 downto 0);
  signal n3688_o : std_logic;
  signal n3689_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3690 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3693_o : std_logic;
  signal n3694_o : std_logic;
  signal n3695_o : std_logic;
  signal n3696_o : std_logic;
  signal n3697_o : std_logic;
  signal n3698_o : std_logic_vector (1 downto 0);
  signal n3699_o : std_logic;
  signal n3700_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3701 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3704_o : std_logic;
  signal n3705_o : std_logic;
  signal n3706_o : std_logic;
  signal n3707_o : std_logic;
  signal n3708_o : std_logic;
  signal n3709_o : std_logic_vector (1 downto 0);
  signal n3710_o : std_logic;
  signal n3711_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3712 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3715_o : std_logic;
  signal n3716_o : std_logic;
  signal n3717_o : std_logic;
  signal n3718_o : std_logic;
  signal n3719_o : std_logic;
  signal n3720_o : std_logic_vector (1 downto 0);
  signal n3721_o : std_logic;
  signal n3722_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3723 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3726_o : std_logic;
  signal n3727_o : std_logic;
  signal n3728_o : std_logic;
  signal n3729_o : std_logic;
  signal n3730_o : std_logic;
  signal n3731_o : std_logic_vector (1 downto 0);
  signal n3732_o : std_logic;
  signal n3733_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3734 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3737_o : std_logic;
  signal n3738_o : std_logic;
  signal n3739_o : std_logic;
  signal n3740_o : std_logic;
  signal n3741_o : std_logic;
  signal n3742_o : std_logic_vector (1 downto 0);
  signal n3743_o : std_logic;
  signal n3744_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3745 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3748_o : std_logic;
  signal n3749_o : std_logic;
  signal n3750_o : std_logic;
  signal n3751_o : std_logic;
  signal n3752_o : std_logic;
  signal n3753_o : std_logic_vector (1 downto 0);
  signal n3754_o : std_logic;
  signal n3755_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3756 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3759_o : std_logic;
  signal n3760_o : std_logic;
  signal n3761_o : std_logic;
  signal n3762_o : std_logic;
  signal n3763_o : std_logic;
  signal n3764_o : std_logic_vector (1 downto 0);
  signal n3765_o : std_logic;
  signal n3766_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3767 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3770_o : std_logic;
  signal n3771_o : std_logic;
  signal n3772_o : std_logic;
  signal n3773_o : std_logic;
  signal n3774_o : std_logic;
  signal n3775_o : std_logic_vector (1 downto 0);
  signal n3776_o : std_logic;
  signal n3777_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n3778 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3781_o : std_logic;
  signal n3782_o : std_logic;
  signal n3783_o : std_logic;
  signal n3784_o : std_logic;
  signal n3785_o : std_logic;
  signal n3786_o : std_logic;
  signal n3787_o : std_logic;
  signal n3788_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3789 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3792_o : std_logic;
  signal n3793_o : std_logic;
  signal n3794_o : std_logic;
  signal n3795_o : std_logic;
  signal n3796_o : std_logic_vector (1 downto 0);
  signal n3797_o : std_logic;
  signal n3798_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n3799 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3802_o : std_logic;
  signal n3803_o : std_logic;
  signal n3804_o : std_logic;
  signal n3805_o : std_logic;
  signal n3806_o : std_logic;
  signal n3807_o : std_logic_vector (1 downto 0);
  signal n3808_o : std_logic;
  signal n3809_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3810 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3813_o : std_logic;
  signal n3814_o : std_logic;
  signal n3815_o : std_logic;
  signal n3816_o : std_logic;
  signal n3817_o : std_logic;
  signal n3818_o : std_logic_vector (1 downto 0);
  signal n3819_o : std_logic;
  signal n3820_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3821 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3824_o : std_logic;
  signal n3825_o : std_logic;
  signal n3826_o : std_logic;
  signal n3827_o : std_logic;
  signal n3828_o : std_logic;
  signal n3829_o : std_logic_vector (1 downto 0);
  signal n3830_o : std_logic;
  signal n3831_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3832 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3835_o : std_logic;
  signal n3836_o : std_logic;
  signal n3837_o : std_logic;
  signal n3838_o : std_logic;
  signal n3839_o : std_logic;
  signal n3840_o : std_logic_vector (1 downto 0);
  signal n3841_o : std_logic;
  signal n3842_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3843 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3846_o : std_logic;
  signal n3847_o : std_logic;
  signal n3848_o : std_logic;
  signal n3849_o : std_logic;
  signal n3850_o : std_logic;
  signal n3851_o : std_logic_vector (1 downto 0);
  signal n3852_o : std_logic;
  signal n3853_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3854 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3857_o : std_logic;
  signal n3858_o : std_logic;
  signal n3859_o : std_logic;
  signal n3860_o : std_logic;
  signal n3861_o : std_logic;
  signal n3862_o : std_logic_vector (1 downto 0);
  signal n3863_o : std_logic;
  signal n3864_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3865 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic;
  signal n3871_o : std_logic;
  signal n3872_o : std_logic;
  signal n3873_o : std_logic_vector (1 downto 0);
  signal n3874_o : std_logic;
  signal n3875_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3876 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3879_o : std_logic;
  signal n3880_o : std_logic;
  signal n3881_o : std_logic;
  signal n3882_o : std_logic;
  signal n3883_o : std_logic;
  signal n3884_o : std_logic_vector (1 downto 0);
  signal n3885_o : std_logic;
  signal n3886_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3887 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3890_o : std_logic;
  signal n3891_o : std_logic;
  signal n3892_o : std_logic;
  signal n3893_o : std_logic;
  signal n3894_o : std_logic;
  signal n3895_o : std_logic_vector (1 downto 0);
  signal n3896_o : std_logic;
  signal n3897_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3898 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3901_o : std_logic;
  signal n3902_o : std_logic;
  signal n3903_o : std_logic;
  signal n3904_o : std_logic;
  signal n3905_o : std_logic;
  signal n3906_o : std_logic_vector (1 downto 0);
  signal n3907_o : std_logic;
  signal n3908_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3909 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3912_o : std_logic;
  signal n3913_o : std_logic;
  signal n3914_o : std_logic;
  signal n3915_o : std_logic;
  signal n3916_o : std_logic;
  signal n3917_o : std_logic_vector (1 downto 0);
  signal n3918_o : std_logic;
  signal n3919_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3920 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3923_o : std_logic;
  signal n3924_o : std_logic;
  signal n3925_o : std_logic;
  signal n3926_o : std_logic;
  signal n3927_o : std_logic;
  signal n3928_o : std_logic_vector (1 downto 0);
  signal n3929_o : std_logic;
  signal n3930_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3931 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3934_o : std_logic;
  signal n3935_o : std_logic;
  signal n3936_o : std_logic;
  signal n3937_o : std_logic;
  signal n3938_o : std_logic;
  signal n3939_o : std_logic_vector (1 downto 0);
  signal n3940_o : std_logic;
  signal n3941_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3942 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3945_o : std_logic;
  signal n3946_o : std_logic;
  signal n3947_o : std_logic;
  signal n3948_o : std_logic;
  signal n3949_o : std_logic;
  signal n3950_o : std_logic_vector (1 downto 0);
  signal n3951_o : std_logic;
  signal n3952_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3953 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3956_o : std_logic;
  signal n3957_o : std_logic;
  signal n3958_o : std_logic;
  signal n3959_o : std_logic;
  signal n3960_o : std_logic;
  signal n3961_o : std_logic_vector (1 downto 0);
  signal n3962_o : std_logic;
  signal n3963_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3964 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3967_o : std_logic;
  signal n3968_o : std_logic;
  signal n3969_o : std_logic;
  signal n3970_o : std_logic;
  signal n3971_o : std_logic;
  signal n3972_o : std_logic_vector (1 downto 0);
  signal n3973_o : std_logic;
  signal n3974_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3975 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3978_o : std_logic;
  signal n3979_o : std_logic;
  signal n3980_o : std_logic;
  signal n3981_o : std_logic;
  signal n3982_o : std_logic_vector (1 downto 0);
  signal n3983_o : std_logic;
  signal n3984_o : std_logic;
  signal n3985_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3986 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3989_o : std_logic;
  signal n3990_o : std_logic;
  signal n3991_o : std_logic;
  signal n3992_o : std_logic;
  signal n3993_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3994 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3997_o : std_logic;
  signal n3998_o : std_logic;
  signal n3999_o : std_logic;
  signal n4000_o : std_logic;
  signal n4001_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n4002 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4005_o : std_logic;
  signal n4006_o : std_logic;
  signal n4007_o : std_logic;
  signal n4008_o : std_logic;
  signal n4009_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n4010 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4013_o : std_logic;
  signal n4014_o : std_logic;
  signal n4015_o : std_logic;
  signal n4016_o : std_logic;
  signal n4017_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n4018 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4021_o : std_logic;
  signal n4022_o : std_logic;
  signal n4023_o : std_logic;
  signal n4024_o : std_logic;
  signal n4025_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n4026 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4029_o : std_logic;
  signal n4030_o : std_logic;
  signal n4031_o : std_logic;
  signal n4032_o : std_logic;
  signal n4033_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n4034 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4037_o : std_logic;
  signal n4038_o : std_logic;
  signal n4039_o : std_logic;
  signal n4040_o : std_logic;
  signal n4041_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n4042 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4045_o : std_logic;
  signal n4046_o : std_logic;
  signal n4047_o : std_logic;
  signal n4048_o : std_logic;
  signal n4049_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n4050 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4053_o : std_logic;
  signal n4054_o : std_logic;
  signal n4055_o : std_logic;
  signal n4056_o : std_logic;
  signal n4057_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n4058 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4061_o : std_logic;
  signal n4062_o : std_logic;
  signal n4063_o : std_logic;
  signal n4064_o : std_logic;
  signal n4065_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n4066 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4069_o : std_logic;
  signal n4070_o : std_logic;
  signal n4071_o : std_logic;
  signal n4072_o : std_logic;
  signal n4073_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n4074 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4077_o : std_logic;
  signal n4078_o : std_logic;
  signal n4079_o : std_logic;
  signal n4080_o : std_logic;
  signal n4081_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n4082 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4085_o : std_logic;
  signal n4086_o : std_logic;
  signal n4087_o : std_logic;
  signal n4088_o : std_logic;
  signal n4089_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n4090 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4093_o : std_logic;
  signal n4094_o : std_logic;
  signal n4095_o : std_logic;
  signal n4096_o : std_logic;
  signal n4097_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n4098 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4101_o : std_logic;
  signal n4102_o : std_logic;
  signal n4103_o : std_logic;
  signal n4104_o : std_logic;
  signal n4105_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n4106 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4109_o : std_logic;
  signal n4110_o : std_logic;
  signal n4111_o : std_logic;
  signal n4112_o : std_logic;
  signal n4113_o : std_logic;
  signal n4114_o : std_logic;
  signal n4115_o : std_logic;
  signal n4116_o : std_logic;
  signal n4117_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n4118 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4121_o : std_logic;
  signal n4122_o : std_logic;
  signal n4123_o : std_logic;
  signal n4124_o : std_logic;
  signal n4125_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n4126 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4129_o : std_logic;
  signal n4130_o : std_logic;
  signal n4131_o : std_logic;
  signal n4132_o : std_logic;
  signal n4133_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n4134 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4137_o : std_logic;
  signal n4138_o : std_logic;
  signal n4139_o : std_logic;
  signal n4140_o : std_logic;
  signal n4141_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n4142 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4145_o : std_logic;
  signal n4146_o : std_logic;
  signal n4147_o : std_logic;
  signal n4148_o : std_logic;
  signal n4149_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n4150 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4153_o : std_logic;
  signal n4154_o : std_logic;
  signal n4155_o : std_logic;
  signal n4156_o : std_logic;
  signal n4157_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n4158 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4161_o : std_logic;
  signal n4162_o : std_logic;
  signal n4163_o : std_logic;
  signal n4164_o : std_logic;
  signal n4165_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n4166 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4169_o : std_logic;
  signal n4170_o : std_logic;
  signal n4171_o : std_logic;
  signal n4172_o : std_logic;
  signal n4173_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n4174 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4177_o : std_logic;
  signal n4178_o : std_logic;
  signal n4179_o : std_logic;
  signal n4180_o : std_logic;
  signal n4181_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n4182 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4185_o : std_logic;
  signal n4186_o : std_logic;
  signal n4187_o : std_logic;
  signal n4188_o : std_logic;
  signal n4189_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n4190 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4193_o : std_logic;
  signal n4194_o : std_logic;
  signal n4195_o : std_logic;
  signal n4196_o : std_logic;
  signal n4197_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n4198 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4201_o : std_logic;
  signal n4202_o : std_logic;
  signal n4203_o : std_logic;
  signal n4204_o : std_logic;
  signal n4205_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n4206 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4209_o : std_logic;
  signal n4210_o : std_logic;
  signal n4211_o : std_logic;
  signal n4212_o : std_logic;
  signal n4213_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n4214 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4217_o : std_logic;
  signal n4218_o : std_logic;
  signal n4219_o : std_logic;
  signal n4220_o : std_logic;
  signal n4221_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n4222 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4225_o : std_logic;
  signal n4226_o : std_logic;
  signal n4227_o : std_logic;
  signal n4228_o : std_logic;
  signal n4229_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n4230 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4233_o : std_logic;
  signal n4234_o : std_logic;
  signal n4235_o : std_logic;
  signal n4236_o : std_logic;
  signal n4237_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n4238 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4241_o : std_logic;
  signal n4242_o : std_logic;
  signal n4243_o : std_logic;
  signal n4244_o : std_logic;
  signal n4245_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n4246 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4249_o : std_logic;
  signal n4250_o : std_logic;
  signal n4251_o : std_logic_vector (17 downto 0);
  signal n4252_o : std_logic_vector (17 downto 0);
  signal n4253_o : std_logic_vector (17 downto 0);
  signal n4254_o : std_logic_vector (17 downto 0);
  signal n4255_o : std_logic_vector (17 downto 0);
  signal n4256_o : std_logic_vector (17 downto 0);
  signal n4257_o : std_logic_vector (17 downto 0);
  signal n4258_o : std_logic_vector (17 downto 0);
  signal n4259_o : std_logic_vector (17 downto 0);
  signal n4260_o : std_logic_vector (17 downto 0);
  signal n4261_o : std_logic_vector (17 downto 0);
  signal n4262_o : std_logic_vector (17 downto 0);
  signal n4263_o : std_logic_vector (17 downto 0);
  signal n4264_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n4251_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n4252_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n4253_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n4254_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n4255_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n4256_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n4257_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n4258_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n4259_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n4260_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n4261_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n4262_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n4263_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n4264_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n3327_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3328_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3329_o <= n3327_o & n3328_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n3330 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n3329_o,
    o => gen1_n1_cnot1_j_o);
  n3333_o <= gen1_n1_cnot1_j_n3330 (1);
  n3334_o <= gen1_n1_cnot1_j_n3330 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3335_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3336_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3337_o <= n3335_o & n3336_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n3338 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n3337_o,
    o => gen1_n2_cnot1_j_o);
  n3341_o <= gen1_n2_cnot1_j_n3338 (1);
  n3342_o <= gen1_n2_cnot1_j_n3338 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3343_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3344_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3345_o <= n3343_o & n3344_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n3346 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n3345_o,
    o => gen1_n3_cnot1_j_o);
  n3349_o <= gen1_n3_cnot1_j_n3346 (1);
  n3350_o <= gen1_n3_cnot1_j_n3346 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3351_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3352_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3353_o <= n3351_o & n3352_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n3354 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n3353_o,
    o => gen1_n4_cnot1_j_o);
  n3357_o <= gen1_n4_cnot1_j_n3354 (1);
  n3358_o <= gen1_n4_cnot1_j_n3354 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3359_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3360_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3361_o <= n3359_o & n3360_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n3362 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n3361_o,
    o => gen1_n5_cnot1_j_o);
  n3365_o <= gen1_n5_cnot1_j_n3362 (1);
  n3366_o <= gen1_n5_cnot1_j_n3362 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3367_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3368_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3369_o <= n3367_o & n3368_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n3370 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n3369_o,
    o => gen1_n6_cnot1_j_o);
  n3373_o <= gen1_n6_cnot1_j_n3370 (1);
  n3374_o <= gen1_n6_cnot1_j_n3370 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3375_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3376_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3377_o <= n3375_o & n3376_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n3378 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n3377_o,
    o => gen1_n7_cnot1_j_o);
  n3381_o <= gen1_n7_cnot1_j_n3378 (1);
  n3382_o <= gen1_n7_cnot1_j_n3378 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3383_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3384_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3385_o <= n3383_o & n3384_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n3386 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n3385_o,
    o => gen1_n8_cnot1_j_o);
  n3389_o <= gen1_n8_cnot1_j_n3386 (1);
  n3390_o <= gen1_n8_cnot1_j_n3386 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3391_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3392_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3393_o <= n3391_o & n3392_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n3394 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n3393_o,
    o => gen1_n9_cnot1_j_o);
  n3397_o <= gen1_n9_cnot1_j_n3394 (1);
  n3398_o <= gen1_n9_cnot1_j_n3394 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3399_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3400_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3401_o <= n3399_o & n3400_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n3402 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n3401_o,
    o => gen1_n10_cnot1_j_o);
  n3405_o <= gen1_n10_cnot1_j_n3402 (1);
  n3406_o <= gen1_n10_cnot1_j_n3402 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3407_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3408_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3409_o <= n3407_o & n3408_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n3410 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n3409_o,
    o => gen1_n11_cnot1_j_o);
  n3413_o <= gen1_n11_cnot1_j_n3410 (1);
  n3414_o <= gen1_n11_cnot1_j_n3410 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3415_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3416_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3417_o <= n3415_o & n3416_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n3418 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n3417_o,
    o => gen1_n12_cnot1_j_o);
  n3421_o <= gen1_n12_cnot1_j_n3418 (1);
  n3422_o <= gen1_n12_cnot1_j_n3418 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3423_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3424_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3425_o <= n3423_o & n3424_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n3426 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n3425_o,
    o => gen1_n13_cnot1_j_o);
  n3429_o <= gen1_n13_cnot1_j_n3426 (1);
  n3430_o <= gen1_n13_cnot1_j_n3426 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3431_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3432_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3433_o <= n3431_o & n3432_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n3434 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n3433_o,
    o => gen1_n14_cnot1_j_o);
  n3437_o <= gen1_n14_cnot1_j_n3434 (1);
  n3438_o <= gen1_n14_cnot1_j_n3434 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3439_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3440_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3441_o <= n3439_o & n3440_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n3442 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n3441_o,
    o => gen1_n15_cnot1_j_o);
  n3445_o <= gen1_n15_cnot1_j_n3442 (1);
  n3446_o <= gen1_n15_cnot1_j_n3442 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3447_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3448_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3449_o <= n3447_o & n3448_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n3450 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n3449_o,
    o => gen1_n16_cnot1_j_o);
  n3453_o <= gen1_n16_cnot1_j_n3450 (1);
  n3454_o <= gen1_n16_cnot1_j_n3450 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3455_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3456_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3457_o <= n3455_o & n3456_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n3458 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n3457_o,
    o => gen1_n17_cnot1_j_o);
  n3461_o <= gen1_n17_cnot1_j_n3458 (1);
  n3462_o <= gen1_n17_cnot1_j_n3458 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n3463_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n3464_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n3465_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n3466_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3467_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3468_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3469_o <= n3467_o & n3468_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n3470 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n3469_o,
    o => gen2_n17_cnot2_j_o);
  n3473_o <= gen2_n17_cnot2_j_n3470 (1);
  n3474_o <= gen2_n17_cnot2_j_n3470 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3475_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3476_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3477_o <= n3475_o & n3476_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n3478 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n3477_o,
    o => gen2_n16_cnot2_j_o);
  n3481_o <= gen2_n16_cnot2_j_n3478 (1);
  n3482_o <= gen2_n16_cnot2_j_n3478 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3483_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3484_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3485_o <= n3483_o & n3484_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n3486 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n3485_o,
    o => gen2_n15_cnot2_j_o);
  n3489_o <= gen2_n15_cnot2_j_n3486 (1);
  n3490_o <= gen2_n15_cnot2_j_n3486 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3491_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3492_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3493_o <= n3491_o & n3492_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n3494 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n3493_o,
    o => gen2_n14_cnot2_j_o);
  n3497_o <= gen2_n14_cnot2_j_n3494 (1);
  n3498_o <= gen2_n14_cnot2_j_n3494 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3499_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3500_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3501_o <= n3499_o & n3500_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n3502 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n3501_o,
    o => gen2_n13_cnot2_j_o);
  n3505_o <= gen2_n13_cnot2_j_n3502 (1);
  n3506_o <= gen2_n13_cnot2_j_n3502 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3507_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3508_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3509_o <= n3507_o & n3508_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n3510 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n3509_o,
    o => gen2_n12_cnot2_j_o);
  n3513_o <= gen2_n12_cnot2_j_n3510 (1);
  n3514_o <= gen2_n12_cnot2_j_n3510 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3515_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3516_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3517_o <= n3515_o & n3516_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n3518 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n3517_o,
    o => gen2_n11_cnot2_j_o);
  n3521_o <= gen2_n11_cnot2_j_n3518 (1);
  n3522_o <= gen2_n11_cnot2_j_n3518 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3523_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3524_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3525_o <= n3523_o & n3524_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n3526 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n3525_o,
    o => gen2_n10_cnot2_j_o);
  n3529_o <= gen2_n10_cnot2_j_n3526 (1);
  n3530_o <= gen2_n10_cnot2_j_n3526 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3531_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3532_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3533_o <= n3531_o & n3532_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n3534 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n3533_o,
    o => gen2_n9_cnot2_j_o);
  n3537_o <= gen2_n9_cnot2_j_n3534 (1);
  n3538_o <= gen2_n9_cnot2_j_n3534 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3539_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3540_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3541_o <= n3539_o & n3540_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n3542 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n3541_o,
    o => gen2_n8_cnot2_j_o);
  n3545_o <= gen2_n8_cnot2_j_n3542 (1);
  n3546_o <= gen2_n8_cnot2_j_n3542 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3547_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3548_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3549_o <= n3547_o & n3548_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n3550 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n3549_o,
    o => gen2_n7_cnot2_j_o);
  n3553_o <= gen2_n7_cnot2_j_n3550 (1);
  n3554_o <= gen2_n7_cnot2_j_n3550 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3555_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3556_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3557_o <= n3555_o & n3556_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n3558 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n3557_o,
    o => gen2_n6_cnot2_j_o);
  n3561_o <= gen2_n6_cnot2_j_n3558 (1);
  n3562_o <= gen2_n6_cnot2_j_n3558 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3563_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3564_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3565_o <= n3563_o & n3564_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n3566 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n3565_o,
    o => gen2_n5_cnot2_j_o);
  n3569_o <= gen2_n5_cnot2_j_n3566 (1);
  n3570_o <= gen2_n5_cnot2_j_n3566 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3571_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3572_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3573_o <= n3571_o & n3572_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n3574 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n3573_o,
    o => gen2_n4_cnot2_j_o);
  n3577_o <= gen2_n4_cnot2_j_n3574 (1);
  n3578_o <= gen2_n4_cnot2_j_n3574 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3579_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3580_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3581_o <= n3579_o & n3580_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n3582 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n3581_o,
    o => gen2_n3_cnot2_j_o);
  n3585_o <= gen2_n3_cnot2_j_n3582 (1);
  n3586_o <= gen2_n3_cnot2_j_n3582 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3587_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3588_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3589_o <= n3587_o & n3588_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n3590 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n3589_o,
    o => gen2_n2_cnot2_j_o);
  n3593_o <= gen2_n2_cnot2_j_n3590 (1);
  n3594_o <= gen2_n2_cnot2_j_n3590 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n3595_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n3596_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3597_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3598_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3599_o <= n3597_o & n3598_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3600_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3601_o <= n3599_o & n3600_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n3602 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n3601_o,
    o => gen3_n1_ccnot3_j_o);
  n3605_o <= gen3_n1_ccnot3_j_n3602 (2);
  n3606_o <= gen3_n1_ccnot3_j_n3602 (1);
  n3607_o <= gen3_n1_ccnot3_j_n3602 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3608_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3609_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3610_o <= n3608_o & n3609_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3611_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3612_o <= n3610_o & n3611_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3613 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3612_o,
    o => gen3_n2_ccnot3_j_o);
  n3616_o <= gen3_n2_ccnot3_j_n3613 (2);
  n3617_o <= gen3_n2_ccnot3_j_n3613 (1);
  n3618_o <= gen3_n2_ccnot3_j_n3613 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3619_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3620_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3621_o <= n3619_o & n3620_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3622_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3623_o <= n3621_o & n3622_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3624 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3623_o,
    o => gen3_n3_ccnot3_j_o);
  n3627_o <= gen3_n3_ccnot3_j_n3624 (2);
  n3628_o <= gen3_n3_ccnot3_j_n3624 (1);
  n3629_o <= gen3_n3_ccnot3_j_n3624 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3630_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3631_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3632_o <= n3630_o & n3631_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3633_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3634_o <= n3632_o & n3633_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3635 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3634_o,
    o => gen3_n4_ccnot3_j_o);
  n3638_o <= gen3_n4_ccnot3_j_n3635 (2);
  n3639_o <= gen3_n4_ccnot3_j_n3635 (1);
  n3640_o <= gen3_n4_ccnot3_j_n3635 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3641_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3642_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3643_o <= n3641_o & n3642_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3644_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3645_o <= n3643_o & n3644_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3646 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3645_o,
    o => gen3_n5_ccnot3_j_o);
  n3649_o <= gen3_n5_ccnot3_j_n3646 (2);
  n3650_o <= gen3_n5_ccnot3_j_n3646 (1);
  n3651_o <= gen3_n5_ccnot3_j_n3646 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3652_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3653_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3654_o <= n3652_o & n3653_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3655_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3656_o <= n3654_o & n3655_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3657 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3656_o,
    o => gen3_n6_ccnot3_j_o);
  n3660_o <= gen3_n6_ccnot3_j_n3657 (2);
  n3661_o <= gen3_n6_ccnot3_j_n3657 (1);
  n3662_o <= gen3_n6_ccnot3_j_n3657 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3663_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3664_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3665_o <= n3663_o & n3664_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3666_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3667_o <= n3665_o & n3666_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3668 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3667_o,
    o => gen3_n7_ccnot3_j_o);
  n3671_o <= gen3_n7_ccnot3_j_n3668 (2);
  n3672_o <= gen3_n7_ccnot3_j_n3668 (1);
  n3673_o <= gen3_n7_ccnot3_j_n3668 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3674_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3675_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3676_o <= n3674_o & n3675_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3677_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3678_o <= n3676_o & n3677_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3679 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3678_o,
    o => gen3_n8_ccnot3_j_o);
  n3682_o <= gen3_n8_ccnot3_j_n3679 (2);
  n3683_o <= gen3_n8_ccnot3_j_n3679 (1);
  n3684_o <= gen3_n8_ccnot3_j_n3679 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3685_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3686_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3687_o <= n3685_o & n3686_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3688_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3689_o <= n3687_o & n3688_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3690 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3689_o,
    o => gen3_n9_ccnot3_j_o);
  n3693_o <= gen3_n9_ccnot3_j_n3690 (2);
  n3694_o <= gen3_n9_ccnot3_j_n3690 (1);
  n3695_o <= gen3_n9_ccnot3_j_n3690 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3696_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3697_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3698_o <= n3696_o & n3697_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3699_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3700_o <= n3698_o & n3699_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3701 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3700_o,
    o => gen3_n10_ccnot3_j_o);
  n3704_o <= gen3_n10_ccnot3_j_n3701 (2);
  n3705_o <= gen3_n10_ccnot3_j_n3701 (1);
  n3706_o <= gen3_n10_ccnot3_j_n3701 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3707_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3708_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3709_o <= n3707_o & n3708_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3710_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3711_o <= n3709_o & n3710_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3712 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3711_o,
    o => gen3_n11_ccnot3_j_o);
  n3715_o <= gen3_n11_ccnot3_j_n3712 (2);
  n3716_o <= gen3_n11_ccnot3_j_n3712 (1);
  n3717_o <= gen3_n11_ccnot3_j_n3712 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3718_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3719_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3720_o <= n3718_o & n3719_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3721_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3722_o <= n3720_o & n3721_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3723 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3722_o,
    o => gen3_n12_ccnot3_j_o);
  n3726_o <= gen3_n12_ccnot3_j_n3723 (2);
  n3727_o <= gen3_n12_ccnot3_j_n3723 (1);
  n3728_o <= gen3_n12_ccnot3_j_n3723 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3729_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3730_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3731_o <= n3729_o & n3730_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3732_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3733_o <= n3731_o & n3732_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3734 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3733_o,
    o => gen3_n13_ccnot3_j_o);
  n3737_o <= gen3_n13_ccnot3_j_n3734 (2);
  n3738_o <= gen3_n13_ccnot3_j_n3734 (1);
  n3739_o <= gen3_n13_ccnot3_j_n3734 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3740_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3741_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3742_o <= n3740_o & n3741_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3743_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3744_o <= n3742_o & n3743_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3745 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3744_o,
    o => gen3_n14_ccnot3_j_o);
  n3748_o <= gen3_n14_ccnot3_j_n3745 (2);
  n3749_o <= gen3_n14_ccnot3_j_n3745 (1);
  n3750_o <= gen3_n14_ccnot3_j_n3745 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3751_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3752_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3753_o <= n3751_o & n3752_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3754_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3755_o <= n3753_o & n3754_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3756 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3755_o,
    o => gen3_n15_ccnot3_j_o);
  n3759_o <= gen3_n15_ccnot3_j_n3756 (2);
  n3760_o <= gen3_n15_ccnot3_j_n3756 (1);
  n3761_o <= gen3_n15_ccnot3_j_n3756 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3762_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3763_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3764_o <= n3762_o & n3763_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3765_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3766_o <= n3764_o & n3765_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3767 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3766_o,
    o => gen3_n16_ccnot3_j_o);
  n3770_o <= gen3_n16_ccnot3_j_n3767 (2);
  n3771_o <= gen3_n16_ccnot3_j_n3767 (1);
  n3772_o <= gen3_n16_ccnot3_j_n3767 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3773_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3774_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3775_o <= n3773_o & n3774_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3776_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3777_o <= n3775_o & n3776_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n3778 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n3777_o,
    o => gen3_n17_ccnot3_j_o);
  n3781_o <= gen3_n17_ccnot3_j_n3778 (2);
  n3782_o <= gen3_n17_ccnot3_j_n3778 (1);
  n3783_o <= gen3_n17_ccnot3_j_n3778 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3784_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3785_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3786_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3787_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3788_o <= n3786_o & n3787_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3789 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3788_o,
    o => cnot_4_o);
  n3792_o <= cnot_4_n3789 (1);
  n3793_o <= cnot_4_n3789 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3794_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3795_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3796_o <= n3794_o & n3795_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3797_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3798_o <= n3796_o & n3797_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n3799 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n3798_o,
    o => gen4_n16_peres4_j_o);
  n3802_o <= gen4_n16_peres4_j_n3799 (2);
  n3803_o <= gen4_n16_peres4_j_n3799 (1);
  n3804_o <= gen4_n16_peres4_j_n3799 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3805_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3806_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3807_o <= n3805_o & n3806_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3808_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3809_o <= n3807_o & n3808_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3810 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3809_o,
    o => gen4_n15_peres4_j_o);
  n3813_o <= gen4_n15_peres4_j_n3810 (2);
  n3814_o <= gen4_n15_peres4_j_n3810 (1);
  n3815_o <= gen4_n15_peres4_j_n3810 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3816_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3817_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3818_o <= n3816_o & n3817_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3819_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3820_o <= n3818_o & n3819_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3821 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3820_o,
    o => gen4_n14_peres4_j_o);
  n3824_o <= gen4_n14_peres4_j_n3821 (2);
  n3825_o <= gen4_n14_peres4_j_n3821 (1);
  n3826_o <= gen4_n14_peres4_j_n3821 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3827_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3828_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3829_o <= n3827_o & n3828_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3830_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3831_o <= n3829_o & n3830_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3832 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3831_o,
    o => gen4_n13_peres4_j_o);
  n3835_o <= gen4_n13_peres4_j_n3832 (2);
  n3836_o <= gen4_n13_peres4_j_n3832 (1);
  n3837_o <= gen4_n13_peres4_j_n3832 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3838_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3839_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3840_o <= n3838_o & n3839_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3841_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3842_o <= n3840_o & n3841_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3843 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3842_o,
    o => gen4_n12_peres4_j_o);
  n3846_o <= gen4_n12_peres4_j_n3843 (2);
  n3847_o <= gen4_n12_peres4_j_n3843 (1);
  n3848_o <= gen4_n12_peres4_j_n3843 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3849_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3850_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3851_o <= n3849_o & n3850_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3852_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3853_o <= n3851_o & n3852_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3854 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3853_o,
    o => gen4_n11_peres4_j_o);
  n3857_o <= gen4_n11_peres4_j_n3854 (2);
  n3858_o <= gen4_n11_peres4_j_n3854 (1);
  n3859_o <= gen4_n11_peres4_j_n3854 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3860_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3861_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3862_o <= n3860_o & n3861_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3863_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3864_o <= n3862_o & n3863_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3865 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3864_o,
    o => gen4_n10_peres4_j_o);
  n3868_o <= gen4_n10_peres4_j_n3865 (2);
  n3869_o <= gen4_n10_peres4_j_n3865 (1);
  n3870_o <= gen4_n10_peres4_j_n3865 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3871_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3872_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3873_o <= n3871_o & n3872_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3874_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3875_o <= n3873_o & n3874_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3876 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3875_o,
    o => gen4_n9_peres4_j_o);
  n3879_o <= gen4_n9_peres4_j_n3876 (2);
  n3880_o <= gen4_n9_peres4_j_n3876 (1);
  n3881_o <= gen4_n9_peres4_j_n3876 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3882_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3883_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3884_o <= n3882_o & n3883_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3885_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3886_o <= n3884_o & n3885_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3887 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3886_o,
    o => gen4_n8_peres4_j_o);
  n3890_o <= gen4_n8_peres4_j_n3887 (2);
  n3891_o <= gen4_n8_peres4_j_n3887 (1);
  n3892_o <= gen4_n8_peres4_j_n3887 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3893_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3894_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3895_o <= n3893_o & n3894_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3896_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3897_o <= n3895_o & n3896_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3898 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3897_o,
    o => gen4_n7_peres4_j_o);
  n3901_o <= gen4_n7_peres4_j_n3898 (2);
  n3902_o <= gen4_n7_peres4_j_n3898 (1);
  n3903_o <= gen4_n7_peres4_j_n3898 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3904_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3905_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3906_o <= n3904_o & n3905_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3907_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3908_o <= n3906_o & n3907_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3909 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3908_o,
    o => gen4_n6_peres4_j_o);
  n3912_o <= gen4_n6_peres4_j_n3909 (2);
  n3913_o <= gen4_n6_peres4_j_n3909 (1);
  n3914_o <= gen4_n6_peres4_j_n3909 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3915_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3916_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3917_o <= n3915_o & n3916_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3918_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3919_o <= n3917_o & n3918_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3920 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3919_o,
    o => gen4_n5_peres4_j_o);
  n3923_o <= gen4_n5_peres4_j_n3920 (2);
  n3924_o <= gen4_n5_peres4_j_n3920 (1);
  n3925_o <= gen4_n5_peres4_j_n3920 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3926_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3927_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3928_o <= n3926_o & n3927_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3929_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3930_o <= n3928_o & n3929_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3931 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3930_o,
    o => gen4_n4_peres4_j_o);
  n3934_o <= gen4_n4_peres4_j_n3931 (2);
  n3935_o <= gen4_n4_peres4_j_n3931 (1);
  n3936_o <= gen4_n4_peres4_j_n3931 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3937_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3938_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3939_o <= n3937_o & n3938_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3940_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3941_o <= n3939_o & n3940_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3942 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3941_o,
    o => gen4_n3_peres4_j_o);
  n3945_o <= gen4_n3_peres4_j_n3942 (2);
  n3946_o <= gen4_n3_peres4_j_n3942 (1);
  n3947_o <= gen4_n3_peres4_j_n3942 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3948_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3949_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3950_o <= n3948_o & n3949_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3951_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3952_o <= n3950_o & n3951_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3953 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3952_o,
    o => gen4_n2_peres4_j_o);
  n3956_o <= gen4_n2_peres4_j_n3953 (2);
  n3957_o <= gen4_n2_peres4_j_n3953 (1);
  n3958_o <= gen4_n2_peres4_j_n3953 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3959_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3960_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3961_o <= n3959_o & n3960_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3962_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3963_o <= n3961_o & n3962_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3964 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3963_o,
    o => gen4_n1_peres4_j_o);
  n3967_o <= gen4_n1_peres4_j_n3964 (2);
  n3968_o <= gen4_n1_peres4_j_n3964 (1);
  n3969_o <= gen4_n1_peres4_j_n3964 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3970_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3971_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3972_o <= n3970_o & n3971_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3973_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3974_o <= n3972_o & n3973_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3975 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3974_o,
    o => gen4_n0_peres4_j_o);
  n3978_o <= gen4_n0_peres4_j_n3975 (2);
  n3979_o <= gen4_n0_peres4_j_n3975 (1);
  n3980_o <= gen4_n0_peres4_j_n3975 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3981_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3982_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3983_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3984_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3985_o <= n3983_o & n3984_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3986 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3985_o,
    o => gen5_n1_cnot5_j_o);
  n3989_o <= gen5_n1_cnot5_j_n3986 (1);
  n3990_o <= gen5_n1_cnot5_j_n3986 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3991_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3992_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3993_o <= n3991_o & n3992_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3994 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3993_o,
    o => gen5_n2_cnot5_j_o);
  n3997_o <= gen5_n2_cnot5_j_n3994 (1);
  n3998_o <= gen5_n2_cnot5_j_n3994 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3999_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4000_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4001_o <= n3999_o & n4000_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n4002 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n4001_o,
    o => gen5_n3_cnot5_j_o);
  n4005_o <= gen5_n3_cnot5_j_n4002 (1);
  n4006_o <= gen5_n3_cnot5_j_n4002 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4007_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4008_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4009_o <= n4007_o & n4008_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n4010 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n4009_o,
    o => gen5_n4_cnot5_j_o);
  n4013_o <= gen5_n4_cnot5_j_n4010 (1);
  n4014_o <= gen5_n4_cnot5_j_n4010 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4015_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4016_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4017_o <= n4015_o & n4016_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n4018 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n4017_o,
    o => gen5_n5_cnot5_j_o);
  n4021_o <= gen5_n5_cnot5_j_n4018 (1);
  n4022_o <= gen5_n5_cnot5_j_n4018 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4023_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4024_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4025_o <= n4023_o & n4024_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n4026 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n4025_o,
    o => gen5_n6_cnot5_j_o);
  n4029_o <= gen5_n6_cnot5_j_n4026 (1);
  n4030_o <= gen5_n6_cnot5_j_n4026 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4031_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4032_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4033_o <= n4031_o & n4032_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n4034 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n4033_o,
    o => gen5_n7_cnot5_j_o);
  n4037_o <= gen5_n7_cnot5_j_n4034 (1);
  n4038_o <= gen5_n7_cnot5_j_n4034 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4039_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4040_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4041_o <= n4039_o & n4040_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n4042 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n4041_o,
    o => gen5_n8_cnot5_j_o);
  n4045_o <= gen5_n8_cnot5_j_n4042 (1);
  n4046_o <= gen5_n8_cnot5_j_n4042 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4047_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4048_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4049_o <= n4047_o & n4048_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n4050 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n4049_o,
    o => gen5_n9_cnot5_j_o);
  n4053_o <= gen5_n9_cnot5_j_n4050 (1);
  n4054_o <= gen5_n9_cnot5_j_n4050 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4055_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4056_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4057_o <= n4055_o & n4056_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n4058 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n4057_o,
    o => gen5_n10_cnot5_j_o);
  n4061_o <= gen5_n10_cnot5_j_n4058 (1);
  n4062_o <= gen5_n10_cnot5_j_n4058 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4063_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4064_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4065_o <= n4063_o & n4064_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n4066 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n4065_o,
    o => gen5_n11_cnot5_j_o);
  n4069_o <= gen5_n11_cnot5_j_n4066 (1);
  n4070_o <= gen5_n11_cnot5_j_n4066 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4071_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4072_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4073_o <= n4071_o & n4072_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n4074 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n4073_o,
    o => gen5_n12_cnot5_j_o);
  n4077_o <= gen5_n12_cnot5_j_n4074 (1);
  n4078_o <= gen5_n12_cnot5_j_n4074 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4079_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4080_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4081_o <= n4079_o & n4080_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n4082 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n4081_o,
    o => gen5_n13_cnot5_j_o);
  n4085_o <= gen5_n13_cnot5_j_n4082 (1);
  n4086_o <= gen5_n13_cnot5_j_n4082 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4087_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4088_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4089_o <= n4087_o & n4088_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n4090 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n4089_o,
    o => gen5_n14_cnot5_j_o);
  n4093_o <= gen5_n14_cnot5_j_n4090 (1);
  n4094_o <= gen5_n14_cnot5_j_n4090 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4095_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4096_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4097_o <= n4095_o & n4096_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n4098 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n4097_o,
    o => gen5_n15_cnot5_j_o);
  n4101_o <= gen5_n15_cnot5_j_n4098 (1);
  n4102_o <= gen5_n15_cnot5_j_n4098 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4103_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4104_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4105_o <= n4103_o & n4104_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n4106 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n4105_o,
    o => gen5_n16_cnot5_j_o);
  n4109_o <= gen5_n16_cnot5_j_n4106 (1);
  n4110_o <= gen5_n16_cnot5_j_n4106 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n4111_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n4112_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n4113_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n4114_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4115_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4116_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4117_o <= n4115_o & n4116_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n4118 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n4117_o,
    o => gen6_n1_cnot1_j_o);
  n4121_o <= gen6_n1_cnot1_j_n4118 (1);
  n4122_o <= gen6_n1_cnot1_j_n4118 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4123_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4124_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4125_o <= n4123_o & n4124_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n4126 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n4125_o,
    o => gen6_n2_cnot1_j_o);
  n4129_o <= gen6_n2_cnot1_j_n4126 (1);
  n4130_o <= gen6_n2_cnot1_j_n4126 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4131_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4132_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4133_o <= n4131_o & n4132_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n4134 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n4133_o,
    o => gen6_n3_cnot1_j_o);
  n4137_o <= gen6_n3_cnot1_j_n4134 (1);
  n4138_o <= gen6_n3_cnot1_j_n4134 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4139_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4140_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4141_o <= n4139_o & n4140_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n4142 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n4141_o,
    o => gen6_n4_cnot1_j_o);
  n4145_o <= gen6_n4_cnot1_j_n4142 (1);
  n4146_o <= gen6_n4_cnot1_j_n4142 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4147_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4148_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4149_o <= n4147_o & n4148_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n4150 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n4149_o,
    o => gen6_n5_cnot1_j_o);
  n4153_o <= gen6_n5_cnot1_j_n4150 (1);
  n4154_o <= gen6_n5_cnot1_j_n4150 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4155_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4156_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4157_o <= n4155_o & n4156_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n4158 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n4157_o,
    o => gen6_n6_cnot1_j_o);
  n4161_o <= gen6_n6_cnot1_j_n4158 (1);
  n4162_o <= gen6_n6_cnot1_j_n4158 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4163_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4164_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4165_o <= n4163_o & n4164_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n4166 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n4165_o,
    o => gen6_n7_cnot1_j_o);
  n4169_o <= gen6_n7_cnot1_j_n4166 (1);
  n4170_o <= gen6_n7_cnot1_j_n4166 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4171_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4172_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4173_o <= n4171_o & n4172_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n4174 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n4173_o,
    o => gen6_n8_cnot1_j_o);
  n4177_o <= gen6_n8_cnot1_j_n4174 (1);
  n4178_o <= gen6_n8_cnot1_j_n4174 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4179_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4180_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4181_o <= n4179_o & n4180_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n4182 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n4181_o,
    o => gen6_n9_cnot1_j_o);
  n4185_o <= gen6_n9_cnot1_j_n4182 (1);
  n4186_o <= gen6_n9_cnot1_j_n4182 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4187_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4188_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4189_o <= n4187_o & n4188_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n4190 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n4189_o,
    o => gen6_n10_cnot1_j_o);
  n4193_o <= gen6_n10_cnot1_j_n4190 (1);
  n4194_o <= gen6_n10_cnot1_j_n4190 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4195_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4196_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4197_o <= n4195_o & n4196_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n4198 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n4197_o,
    o => gen6_n11_cnot1_j_o);
  n4201_o <= gen6_n11_cnot1_j_n4198 (1);
  n4202_o <= gen6_n11_cnot1_j_n4198 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4203_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4204_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4205_o <= n4203_o & n4204_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n4206 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n4205_o,
    o => gen6_n12_cnot1_j_o);
  n4209_o <= gen6_n12_cnot1_j_n4206 (1);
  n4210_o <= gen6_n12_cnot1_j_n4206 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4211_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4212_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4213_o <= n4211_o & n4212_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n4214 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n4213_o,
    o => gen6_n13_cnot1_j_o);
  n4217_o <= gen6_n13_cnot1_j_n4214 (1);
  n4218_o <= gen6_n13_cnot1_j_n4214 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4219_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4220_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4221_o <= n4219_o & n4220_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n4222 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n4221_o,
    o => gen6_n14_cnot1_j_o);
  n4225_o <= gen6_n14_cnot1_j_n4222 (1);
  n4226_o <= gen6_n14_cnot1_j_n4222 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4227_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4228_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4229_o <= n4227_o & n4228_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n4230 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n4229_o,
    o => gen6_n15_cnot1_j_o);
  n4233_o <= gen6_n15_cnot1_j_n4230 (1);
  n4234_o <= gen6_n15_cnot1_j_n4230 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4235_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4236_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4237_o <= n4235_o & n4236_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n4238 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n4237_o,
    o => gen6_n16_cnot1_j_o);
  n4241_o <= gen6_n16_cnot1_j_n4238 (1);
  n4242_o <= gen6_n16_cnot1_j_n4238 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4243_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4244_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4245_o <= n4243_o & n4244_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n4246 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n4245_o,
    o => gen6_n17_cnot1_j_o);
  n4249_o <= gen6_n17_cnot1_j_n4246 (1);
  n4250_o <= gen6_n17_cnot1_j_n4246 (0);
  n4251_o <= n3461_o & n3453_o & n3445_o & n3437_o & n3429_o & n3421_o & n3413_o & n3405_o & n3397_o & n3389_o & n3381_o & n3373_o & n3365_o & n3357_o & n3349_o & n3341_o & n3333_o & n3463_o;
  n4252_o <= n3462_o & n3454_o & n3446_o & n3438_o & n3430_o & n3422_o & n3414_o & n3406_o & n3398_o & n3390_o & n3382_o & n3374_o & n3366_o & n3358_o & n3350_o & n3342_o & n3334_o & n3464_o;
  n4253_o <= n3466_o & n3473_o & n3481_o & n3489_o & n3497_o & n3505_o & n3513_o & n3521_o & n3529_o & n3537_o & n3545_o & n3553_o & n3561_o & n3569_o & n3577_o & n3585_o & n3593_o & n3465_o;
  n4254_o <= n3474_o & n3482_o & n3490_o & n3498_o & n3506_o & n3514_o & n3522_o & n3530_o & n3538_o & n3546_o & n3554_o & n3562_o & n3570_o & n3578_o & n3586_o & n3594_o & n3595_o;
  n4255_o <= n3783_o & n3772_o & n3761_o & n3750_o & n3739_o & n3728_o & n3717_o & n3706_o & n3695_o & n3684_o & n3673_o & n3662_o & n3651_o & n3640_o & n3629_o & n3618_o & n3607_o & n3596_o;
  n4256_o <= n3784_o & n3782_o & n3771_o & n3760_o & n3749_o & n3738_o & n3727_o & n3716_o & n3705_o & n3694_o & n3683_o & n3672_o & n3661_o & n3650_o & n3639_o & n3628_o & n3617_o & n3606_o;
  n4257_o <= n3785_o & n3781_o & n3770_o & n3759_o & n3748_o & n3737_o & n3726_o & n3715_o & n3704_o & n3693_o & n3682_o & n3671_o & n3660_o & n3649_o & n3638_o & n3627_o & n3616_o & n3605_o;
  n4258_o <= n3792_o & n3802_o & n3813_o & n3824_o & n3835_o & n3846_o & n3857_o & n3868_o & n3879_o & n3890_o & n3901_o & n3912_o & n3923_o & n3934_o & n3945_o & n3956_o & n3967_o & n3978_o;
  n4259_o <= n3804_o & n3815_o & n3826_o & n3837_o & n3848_o & n3859_o & n3870_o & n3881_o & n3892_o & n3903_o & n3914_o & n3925_o & n3936_o & n3947_o & n3958_o & n3969_o & n3980_o & n3981_o;
  n4260_o <= n3793_o & n3803_o & n3814_o & n3825_o & n3836_o & n3847_o & n3858_o & n3869_o & n3880_o & n3891_o & n3902_o & n3913_o & n3924_o & n3935_o & n3946_o & n3957_o & n3968_o & n3979_o;
  n4261_o <= n4110_o & n4102_o & n4094_o & n4086_o & n4078_o & n4070_o & n4062_o & n4054_o & n4046_o & n4038_o & n4030_o & n4022_o & n4014_o & n4006_o & n3998_o & n3990_o & n3982_o;
  n4262_o <= n4112_o & n4109_o & n4101_o & n4093_o & n4085_o & n4077_o & n4069_o & n4061_o & n4053_o & n4045_o & n4037_o & n4029_o & n4021_o & n4013_o & n4005_o & n3997_o & n3989_o & n4111_o;
  n4263_o <= n4249_o & n4241_o & n4233_o & n4225_o & n4217_o & n4209_o & n4201_o & n4193_o & n4185_o & n4177_o & n4169_o & n4161_o & n4153_o & n4145_o & n4137_o & n4129_o & n4121_o & n4113_o;
  n4264_o <= n4250_o & n4242_o & n4234_o & n4226_o & n4218_o & n4210_o & n4202_o & n4194_o & n4186_o & n4178_o & n4170_o & n4162_o & n4154_o & n4146_o & n4138_o & n4130_o & n4122_o & n4114_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n3318_o : std_logic_vector (1 downto 0);
  signal n3319_o : std_logic;
  signal n3320_o : std_logic;
  signal n3321_o : std_logic;
  signal n3322_o : std_logic;
  signal n3323_o : std_logic;
  signal n3324_o : std_logic_vector (2 downto 0);
begin
  o <= n3324_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n3318_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n3319_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n3320_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n3321_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n3322_o <= n3320_o and n3321_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n3323_o <= n3319_o xor n3322_o;
  n3324_o <= n3318_o & n3323_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n3312_o : std_logic;
  signal n3313_o : std_logic;
  signal n3314_o : std_logic;
  signal n3315_o : std_logic;
  signal n3316_o : std_logic_vector (1 downto 0);
begin
  o <= n3316_o;
  -- vhdl_source/cnot.vhdl:24:17
  n3312_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n3313_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n3314_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n3315_o <= n3313_o xor n3314_o;
  n3316_o <= n3312_o & n3315_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_6 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_6;

architecture rtl of angleh_lookup_17_6 is
  signal n3292_o : std_logic;
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic;
  signal n3298_o : std_logic;
  signal n3299_o : std_logic;
  signal n3300_o : std_logic;
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic;
  signal n3306_o : std_logic;
  signal n3307_o : std_logic;
  signal n3308_o : std_logic;
  signal n3309_o : std_logic;
  signal n3310_o : std_logic_vector (16 downto 0);
begin
  o <= n3310_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3292_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3293_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3294_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3295_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3296_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3297_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3298_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3299_o <= not n3298_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3300_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3301_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3302_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3303_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3304_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3305_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3306_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3307_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3308_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3309_o <= i (0);
  n3310_o <= n3292_o & n3293_o & n3294_o & n3295_o & n3296_o & n3297_o & n3299_o & n3300_o & n3301_o & n3302_o & n3303_o & n3304_o & n3305_o & n3306_o & n3307_o & n3308_o & n3309_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n3240_o : std_logic;
  signal n3241_o : std_logic;
  signal n3242_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3243 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3246_o : std_logic;
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3251 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3254_o : std_logic;
  signal n3255_o : std_logic;
  signal n3256_o : std_logic;
  signal n3257_o : std_logic;
  signal n3258_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3259 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3262_o : std_logic;
  signal n3263_o : std_logic;
  signal n3264_o : std_logic;
  signal n3265_o : std_logic;
  signal n3266_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3267 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3270_o : std_logic;
  signal n3271_o : std_logic;
  signal n3272_o : std_logic;
  signal n3273_o : std_logic;
  signal n3274_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3275 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3278_o : std_logic;
  signal n3279_o : std_logic;
  signal n3280_o : std_logic;
  signal n3281_o : std_logic;
  signal n3282_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3283 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3286_o : std_logic;
  signal n3287_o : std_logic;
  signal n3288_o : std_logic;
  signal n3289_o : std_logic_vector (5 downto 0);
  signal n3290_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n3288_o;
  o <= n3289_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3290_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3240_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3241_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3242_o <= n3240_o & n3241_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3243 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3242_o,
    o => gen1_n0_cnot0_o);
  n3246_o <= gen1_n0_cnot0_n3243 (1);
  n3247_o <= gen1_n0_cnot0_n3243 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3248_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3249_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3250_o <= n3248_o & n3249_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3251 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3250_o,
    o => gen1_n1_cnot0_o);
  n3254_o <= gen1_n1_cnot0_n3251 (1);
  n3255_o <= gen1_n1_cnot0_n3251 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3256_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3257_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3258_o <= n3256_o & n3257_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3259 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3258_o,
    o => gen1_n2_cnot0_o);
  n3262_o <= gen1_n2_cnot0_n3259 (1);
  n3263_o <= gen1_n2_cnot0_n3259 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3264_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3265_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3266_o <= n3264_o & n3265_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3267 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3266_o,
    o => gen1_n3_cnot0_o);
  n3270_o <= gen1_n3_cnot0_n3267 (1);
  n3271_o <= gen1_n3_cnot0_n3267 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3272_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3273_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3274_o <= n3272_o & n3273_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3275 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3274_o,
    o => gen1_n4_cnot0_o);
  n3278_o <= gen1_n4_cnot0_n3275 (1);
  n3279_o <= gen1_n4_cnot0_n3275 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3280_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3281_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3282_o <= n3280_o & n3281_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3283 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3282_o,
    o => gen1_n5_cnot0_o);
  n3286_o <= gen1_n5_cnot0_n3283 (1);
  n3287_o <= gen1_n5_cnot0_n3283 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3288_o <= ctrl_prop (6);
  n3289_o <= n3287_o & n3279_o & n3271_o & n3263_o & n3255_o & n3247_o;
  n3290_o <= n3286_o & n3278_o & n3270_o & n3262_o & n3254_o & n3246_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_5 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_5;

architecture rtl of angleh_lookup_17_5 is
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic;
  signal n3222_o : std_logic;
  signal n3223_o : std_logic;
  signal n3224_o : std_logic;
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic;
  signal n3231_o : std_logic;
  signal n3232_o : std_logic;
  signal n3233_o : std_logic;
  signal n3234_o : std_logic;
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic_vector (16 downto 0);
begin
  o <= n3237_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3219_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3220_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3221_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3222_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3223_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3224_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3225_o <= not n3224_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3226_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3227_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3228_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3229_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3230_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3231_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3232_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3233_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3234_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3235_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3236_o <= i (0);
  n3237_o <= n3219_o & n3220_o & n3221_o & n3222_o & n3223_o & n3225_o & n3226_o & n3227_o & n3228_o & n3229_o & n3230_o & n3231_o & n3232_o & n3233_o & n3234_o & n3235_o & n3236_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3175_o : std_logic;
  signal n3176_o : std_logic;
  signal n3177_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3178 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3181_o : std_logic;
  signal n3182_o : std_logic;
  signal n3183_o : std_logic;
  signal n3184_o : std_logic;
  signal n3185_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3186 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3189_o : std_logic;
  signal n3190_o : std_logic;
  signal n3191_o : std_logic;
  signal n3192_o : std_logic;
  signal n3193_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3194 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3197_o : std_logic;
  signal n3198_o : std_logic;
  signal n3199_o : std_logic;
  signal n3200_o : std_logic;
  signal n3201_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3202 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3205_o : std_logic;
  signal n3206_o : std_logic;
  signal n3207_o : std_logic;
  signal n3208_o : std_logic;
  signal n3209_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3210 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3213_o : std_logic;
  signal n3214_o : std_logic;
  signal n3215_o : std_logic;
  signal n3216_o : std_logic_vector (4 downto 0);
  signal n3217_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3215_o;
  o <= n3216_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3217_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3175_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3176_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3177_o <= n3175_o & n3176_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3178 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3177_o,
    o => gen1_n0_cnot0_o);
  n3181_o <= gen1_n0_cnot0_n3178 (1);
  n3182_o <= gen1_n0_cnot0_n3178 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3183_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3184_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3185_o <= n3183_o & n3184_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3186 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3185_o,
    o => gen1_n1_cnot0_o);
  n3189_o <= gen1_n1_cnot0_n3186 (1);
  n3190_o <= gen1_n1_cnot0_n3186 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3191_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3192_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3193_o <= n3191_o & n3192_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3194 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3193_o,
    o => gen1_n2_cnot0_o);
  n3197_o <= gen1_n2_cnot0_n3194 (1);
  n3198_o <= gen1_n2_cnot0_n3194 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3199_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3200_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3201_o <= n3199_o & n3200_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3202 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3201_o,
    o => gen1_n3_cnot0_o);
  n3205_o <= gen1_n3_cnot0_n3202 (1);
  n3206_o <= gen1_n3_cnot0_n3202 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3207_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3208_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3209_o <= n3207_o & n3208_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3210 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3209_o,
    o => gen1_n4_cnot0_o);
  n3213_o <= gen1_n4_cnot0_n3210 (1);
  n3214_o <= gen1_n4_cnot0_n3210 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3215_o <= ctrl_prop (5);
  n3216_o <= n3214_o & n3206_o & n3198_o & n3190_o & n3182_o;
  n3217_o <= n3213_o & n3205_o & n3197_o & n3189_o & n3181_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_4;

architecture rtl of angleh_lookup_17_4 is
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic;
  signal n3156_o : std_logic;
  signal n3157_o : std_logic;
  signal n3158_o : std_logic;
  signal n3159_o : std_logic;
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic;
  signal n3167_o : std_logic;
  signal n3168_o : std_logic;
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic;
  signal n3172_o : std_logic_vector (16 downto 0);
begin
  o <= n3172_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3152_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3153_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3154_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3155_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3156_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3157_o <= not n3156_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3158_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3159_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3160_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3161_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3162_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3163_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3164_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3165_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3166_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3167_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3168_o <= not n3167_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3169_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3170_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3171_o <= not n3170_o;
  n3172_o <= n3152_o & n3153_o & n3154_o & n3155_o & n3157_o & n3158_o & n3159_o & n3160_o & n3161_o & n3162_o & n3163_o & n3164_o & n3165_o & n3166_o & n3168_o & n3169_o & n3171_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3116_o : std_logic;
  signal n3117_o : std_logic;
  signal n3118_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3119 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3122_o : std_logic;
  signal n3123_o : std_logic;
  signal n3124_o : std_logic;
  signal n3125_o : std_logic;
  signal n3126_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3127 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3130_o : std_logic;
  signal n3131_o : std_logic;
  signal n3132_o : std_logic;
  signal n3133_o : std_logic;
  signal n3134_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3135 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3138_o : std_logic;
  signal n3139_o : std_logic;
  signal n3140_o : std_logic;
  signal n3141_o : std_logic;
  signal n3142_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3143 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3146_o : std_logic;
  signal n3147_o : std_logic;
  signal n3148_o : std_logic;
  signal n3149_o : std_logic_vector (3 downto 0);
  signal n3150_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3148_o;
  o <= n3149_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3150_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3116_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3117_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3118_o <= n3116_o & n3117_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3119 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3118_o,
    o => gen1_n0_cnot0_o);
  n3122_o <= gen1_n0_cnot0_n3119 (1);
  n3123_o <= gen1_n0_cnot0_n3119 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3124_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3125_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3126_o <= n3124_o & n3125_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3127 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3126_o,
    o => gen1_n1_cnot0_o);
  n3130_o <= gen1_n1_cnot0_n3127 (1);
  n3131_o <= gen1_n1_cnot0_n3127 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3132_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3133_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3134_o <= n3132_o & n3133_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3135 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3134_o,
    o => gen1_n2_cnot0_o);
  n3138_o <= gen1_n2_cnot0_n3135 (1);
  n3139_o <= gen1_n2_cnot0_n3135 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3140_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3141_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3142_o <= n3140_o & n3141_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3143 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3142_o,
    o => gen1_n3_cnot0_o);
  n3146_o <= gen1_n3_cnot0_n3143 (1);
  n3147_o <= gen1_n3_cnot0_n3143 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3148_o <= ctrl_prop (4);
  n3149_o <= n3147_o & n3139_o & n3131_o & n3123_o;
  n3150_o <= n3146_o & n3138_o & n3130_o & n3122_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n3091_o : std_logic;
  signal n3092_o : std_logic;
  signal n3093_o : std_logic;
  signal n3094_o : std_logic;
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic;
  signal n3100_o : std_logic;
  signal n3101_o : std_logic;
  signal n3102_o : std_logic;
  signal n3103_o : std_logic;
  signal n3104_o : std_logic;
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic;
  signal n3112_o : std_logic;
  signal n3113_o : std_logic_vector (16 downto 0);
begin
  o <= n3113_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3091_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3092_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3093_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3094_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3095_o <= not n3094_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3096_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3097_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3098_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3099_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3100_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3101_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3102_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3103_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3104_o <= not n3103_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3105_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3106_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3107_o <= not n3106_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3108_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3109_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3110_o <= not n3109_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3111_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3112_o <= not n3111_o;
  n3113_o <= n3091_o & n3092_o & n3093_o & n3095_o & n3096_o & n3097_o & n3098_o & n3099_o & n3100_o & n3101_o & n3102_o & n3104_o & n3105_o & n3107_o & n3108_o & n3110_o & n3112_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3063_o : std_logic;
  signal n3064_o : std_logic;
  signal n3065_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3066 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3069_o : std_logic;
  signal n3070_o : std_logic;
  signal n3071_o : std_logic;
  signal n3072_o : std_logic;
  signal n3073_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3074 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3077_o : std_logic;
  signal n3078_o : std_logic;
  signal n3079_o : std_logic;
  signal n3080_o : std_logic;
  signal n3081_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3082 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3085_o : std_logic;
  signal n3086_o : std_logic;
  signal n3087_o : std_logic;
  signal n3088_o : std_logic_vector (2 downto 0);
  signal n3089_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3087_o;
  o <= n3088_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3089_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3063_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3064_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3065_o <= n3063_o & n3064_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3066 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3065_o,
    o => gen1_n0_cnot0_o);
  n3069_o <= gen1_n0_cnot0_n3066 (1);
  n3070_o <= gen1_n0_cnot0_n3066 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3071_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3072_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3073_o <= n3071_o & n3072_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3074 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3073_o,
    o => gen1_n1_cnot0_o);
  n3077_o <= gen1_n1_cnot0_n3074 (1);
  n3078_o <= gen1_n1_cnot0_n3074 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3079_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3080_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3081_o <= n3079_o & n3080_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3082 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3081_o,
    o => gen1_n2_cnot0_o);
  n3085_o <= gen1_n2_cnot0_n3082 (1);
  n3086_o <= gen1_n2_cnot0_n3082 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3087_o <= ctrl_prop (3);
  n3088_o <= n3086_o & n3078_o & n3070_o;
  n3089_o <= n3085_o & n3077_o & n3069_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n3038_o : std_logic;
  signal n3039_o : std_logic;
  signal n3040_o : std_logic;
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic;
  signal n3047_o : std_logic;
  signal n3048_o : std_logic;
  signal n3049_o : std_logic;
  signal n3050_o : std_logic;
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic;
  signal n3056_o : std_logic;
  signal n3057_o : std_logic;
  signal n3058_o : std_logic;
  signal n3059_o : std_logic;
  signal n3060_o : std_logic_vector (16 downto 0);
begin
  o <= n3060_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3038_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3039_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3040_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3041_o <= not n3040_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3042_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3043_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3044_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3045_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3046_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3047_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3048_o <= not n3047_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3049_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3050_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3051_o <= not n3050_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3052_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3053_o <= not n3052_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3054_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3055_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3056_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3057_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3058_o <= not n3057_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3059_o <= i (0);
  n3060_o <= n3038_o & n3039_o & n3041_o & n3042_o & n3043_o & n3044_o & n3045_o & n3046_o & n3048_o & n3049_o & n3051_o & n3053_o & n3054_o & n3055_o & n3056_o & n3058_o & n3059_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3018_o : std_logic;
  signal n3019_o : std_logic;
  signal n3020_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3021 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3024_o : std_logic;
  signal n3025_o : std_logic;
  signal n3026_o : std_logic;
  signal n3027_o : std_logic;
  signal n3028_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3029 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3032_o : std_logic;
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic_vector (1 downto 0);
  signal n3036_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3034_o;
  o <= n3035_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3036_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3018_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3019_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3020_o <= n3018_o & n3019_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3021 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3020_o,
    o => gen1_n0_cnot0_o);
  n3024_o <= gen1_n0_cnot0_n3021 (1);
  n3025_o <= gen1_n0_cnot0_n3021 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3026_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3027_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3028_o <= n3026_o & n3027_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3029 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3028_o,
    o => gen1_n1_cnot0_o);
  n3032_o <= gen1_n1_cnot0_n3029 (1);
  n3033_o <= gen1_n1_cnot0_n3029 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3034_o <= ctrl_prop (2);
  n3035_o <= n3033_o & n3025_o;
  n3036_o <= n3032_o & n3024_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic;
  signal n2996_o : std_logic;
  signal n2997_o : std_logic;
  signal n2998_o : std_logic;
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic;
  signal n3002_o : std_logic;
  signal n3003_o : std_logic;
  signal n3004_o : std_logic;
  signal n3005_o : std_logic;
  signal n3006_o : std_logic;
  signal n3007_o : std_logic;
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic;
  signal n3011_o : std_logic;
  signal n3012_o : std_logic;
  signal n3013_o : std_logic;
  signal n3014_o : std_logic;
  signal n3015_o : std_logic_vector (16 downto 0);
begin
  o <= n3015_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2989_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2990_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2991_o <= not n2990_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2992_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2993_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2994_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2995_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2996_o <= not n2995_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2997_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2998_o <= not n2997_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2999_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3000_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3001_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3002_o <= not n3001_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3003_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3004_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3005_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3006_o <= not n3005_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3007_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3008_o <= not n3007_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3009_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3010_o <= not n3009_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3011_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3012_o <= not n3011_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3013_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3014_o <= not n3013_o;
  n3015_o <= n2989_o & n2991_o & n2992_o & n2993_o & n2994_o & n2996_o & n2998_o & n2999_o & n3000_o & n3002_o & n3003_o & n3004_o & n3006_o & n3008_o & n3010_o & n3012_o & n3014_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2860 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2863_o : std_logic;
  signal n2864_o : std_logic;
  signal n2865_o : std_logic;
  signal n2866_o : std_logic;
  signal n2867_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2868 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2871_o : std_logic;
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic;
  signal n2875_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2876 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2879_o : std_logic;
  signal n2880_o : std_logic;
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2884 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2887_o : std_logic;
  signal n2888_o : std_logic;
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2892 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2895_o : std_logic;
  signal n2896_o : std_logic;
  signal n2897_o : std_logic;
  signal n2898_o : std_logic;
  signal n2899_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2900 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2908 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2916 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2924 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2927_o : std_logic;
  signal n2928_o : std_logic;
  signal n2929_o : std_logic;
  signal n2930_o : std_logic;
  signal n2931_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2932 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2935_o : std_logic;
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2940 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2943_o : std_logic;
  signal n2944_o : std_logic;
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2948 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2951_o : std_logic;
  signal n2952_o : std_logic;
  signal n2953_o : std_logic;
  signal n2954_o : std_logic;
  signal n2955_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2956 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2964 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2972 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2975_o : std_logic;
  signal n2976_o : std_logic;
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2980 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2983_o : std_logic;
  signal n2984_o : std_logic;
  signal n2985_o : std_logic;
  signal n2986_o : std_logic_vector (15 downto 0);
  signal n2987_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n2985_o;
  o <= n2986_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2987_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2857_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2858_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2859_o <= n2857_o & n2858_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2860 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2859_o,
    o => gen1_n0_cnot0_o);
  n2863_o <= gen1_n0_cnot0_n2860 (1);
  n2864_o <= gen1_n0_cnot0_n2860 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2865_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2866_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2867_o <= n2865_o & n2866_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2868 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2867_o,
    o => gen1_n1_cnot0_o);
  n2871_o <= gen1_n1_cnot0_n2868 (1);
  n2872_o <= gen1_n1_cnot0_n2868 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2873_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2874_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2875_o <= n2873_o & n2874_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2876 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2875_o,
    o => gen1_n2_cnot0_o);
  n2879_o <= gen1_n2_cnot0_n2876 (1);
  n2880_o <= gen1_n2_cnot0_n2876 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2881_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2882_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2883_o <= n2881_o & n2882_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2884 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2883_o,
    o => gen1_n3_cnot0_o);
  n2887_o <= gen1_n3_cnot0_n2884 (1);
  n2888_o <= gen1_n3_cnot0_n2884 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2889_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2890_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2891_o <= n2889_o & n2890_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2892 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2891_o,
    o => gen1_n4_cnot0_o);
  n2895_o <= gen1_n4_cnot0_n2892 (1);
  n2896_o <= gen1_n4_cnot0_n2892 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2897_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2898_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2899_o <= n2897_o & n2898_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2900 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2899_o,
    o => gen1_n5_cnot0_o);
  n2903_o <= gen1_n5_cnot0_n2900 (1);
  n2904_o <= gen1_n5_cnot0_n2900 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2905_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2906_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2907_o <= n2905_o & n2906_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2908 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2907_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n2911_o <= gen1_n6_cnot0_n2908 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n2912_o <= gen1_n6_cnot0_n2908 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2913_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2914_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2915_o <= n2913_o & n2914_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2916 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2915_o,
    o => gen1_n7_cnot0_o);
  n2919_o <= gen1_n7_cnot0_n2916 (1);
  n2920_o <= gen1_n7_cnot0_n2916 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2921_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2922_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2923_o <= n2921_o & n2922_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2924 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2923_o,
    o => gen1_n8_cnot0_o);
  n2927_o <= gen1_n8_cnot0_n2924 (1);
  n2928_o <= gen1_n8_cnot0_n2924 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2929_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2930_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2931_o <= n2929_o & n2930_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2932 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2931_o,
    o => gen1_n9_cnot0_o);
  n2935_o <= gen1_n9_cnot0_n2932 (1);
  n2936_o <= gen1_n9_cnot0_n2932 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2937_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2938_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2939_o <= n2937_o & n2938_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2940 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2939_o,
    o => gen1_n10_cnot0_o);
  n2943_o <= gen1_n10_cnot0_n2940 (1);
  n2944_o <= gen1_n10_cnot0_n2940 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2945_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2946_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2947_o <= n2945_o & n2946_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2948 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2947_o,
    o => gen1_n11_cnot0_o);
  n2951_o <= gen1_n11_cnot0_n2948 (1);
  n2952_o <= gen1_n11_cnot0_n2948 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2953_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2954_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2955_o <= n2953_o & n2954_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2956 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2955_o,
    o => gen1_n12_cnot0_o);
  n2959_o <= gen1_n12_cnot0_n2956 (1);
  n2960_o <= gen1_n12_cnot0_n2956 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2961_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2962_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2963_o <= n2961_o & n2962_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2964 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2963_o,
    o => gen1_n13_cnot0_o);
  n2967_o <= gen1_n13_cnot0_n2964 (1);
  n2968_o <= gen1_n13_cnot0_n2964 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2969_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2970_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2971_o <= n2969_o & n2970_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2972 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2971_o,
    o => gen1_n14_cnot0_o);
  n2975_o <= gen1_n14_cnot0_n2972 (1);
  n2976_o <= gen1_n14_cnot0_n2972 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2977_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2978_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2979_o <= n2977_o & n2978_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2980 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2979_o,
    o => gen1_n15_cnot0_o);
  n2983_o <= gen1_n15_cnot0_n2980 (1);
  n2984_o <= gen1_n15_cnot0_n2980 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2985_o <= ctrl_prop (16);
  n2986_o <= n2984_o & n2976_o & n2968_o & n2960_o & n2952_o & n2944_o & n2936_o & n2928_o & n2920_o & n2912_o & n2904_o & n2896_o & n2888_o & n2880_o & n2872_o & n2864_o;
  n2987_o <= n2983_o & n2975_o & n2967_o & n2959_o & n2951_o & n2943_o & n2935_o & n2927_o & n2919_o & n2911_o & n2903_o & n2895_o & n2887_o & n2879_o & n2871_o & n2863_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n2716_o : std_logic;
  signal n2717_o : std_logic;
  signal n2718_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2719 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2722_o : std_logic;
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2727 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2730_o : std_logic;
  signal n2731_o : std_logic;
  signal n2732_o : std_logic;
  signal n2733_o : std_logic;
  signal n2734_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2735 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2738_o : std_logic;
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2743 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2746_o : std_logic;
  signal n2747_o : std_logic;
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2751 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2754_o : std_logic;
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2759 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2762_o : std_logic;
  signal n2763_o : std_logic;
  signal n2764_o : std_logic;
  signal n2765_o : std_logic;
  signal n2766_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2767 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2770_o : std_logic;
  signal n2771_o : std_logic;
  signal n2772_o : std_logic;
  signal n2773_o : std_logic;
  signal n2774_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2775 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2778_o : std_logic;
  signal n2779_o : std_logic;
  signal n2780_o : std_logic;
  signal n2781_o : std_logic;
  signal n2782_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2783 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2786_o : std_logic;
  signal n2787_o : std_logic;
  signal n2788_o : std_logic;
  signal n2789_o : std_logic;
  signal n2790_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2791 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2794_o : std_logic;
  signal n2795_o : std_logic;
  signal n2796_o : std_logic;
  signal n2797_o : std_logic;
  signal n2798_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2799 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2802_o : std_logic;
  signal n2803_o : std_logic;
  signal n2804_o : std_logic;
  signal n2805_o : std_logic;
  signal n2806_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2807 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2810_o : std_logic;
  signal n2811_o : std_logic;
  signal n2812_o : std_logic;
  signal n2813_o : std_logic;
  signal n2814_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2815 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2818_o : std_logic;
  signal n2819_o : std_logic;
  signal n2820_o : std_logic;
  signal n2821_o : std_logic;
  signal n2822_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2823 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2826_o : std_logic;
  signal n2827_o : std_logic;
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2831 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2834_o : std_logic;
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2839 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2842_o : std_logic;
  signal n2843_o : std_logic;
  signal n2844_o : std_logic;
  signal n2845_o : std_logic;
  signal n2846_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2847 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2850_o : std_logic;
  signal n2851_o : std_logic;
  signal n2852_o : std_logic;
  signal n2853_o : std_logic_vector (16 downto 0);
  signal n2854_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n2852_o;
  o <= n2853_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2854_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2716_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2717_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2718_o <= n2716_o & n2717_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2719 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2718_o,
    o => gen1_n0_cnot0_o);
  n2722_o <= gen1_n0_cnot0_n2719 (1);
  n2723_o <= gen1_n0_cnot0_n2719 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2724_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2725_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2726_o <= n2724_o & n2725_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2727 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2726_o,
    o => gen1_n1_cnot0_o);
  n2730_o <= gen1_n1_cnot0_n2727 (1);
  n2731_o <= gen1_n1_cnot0_n2727 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2732_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2733_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2734_o <= n2732_o & n2733_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2735 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2734_o,
    o => gen1_n2_cnot0_o);
  n2738_o <= gen1_n2_cnot0_n2735 (1);
  n2739_o <= gen1_n2_cnot0_n2735 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2740_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2741_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2742_o <= n2740_o & n2741_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2743 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2742_o,
    o => gen1_n3_cnot0_o);
  n2746_o <= gen1_n3_cnot0_n2743 (1);
  n2747_o <= gen1_n3_cnot0_n2743 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2748_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2749_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2750_o <= n2748_o & n2749_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2751 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2750_o,
    o => gen1_n4_cnot0_o);
  n2754_o <= gen1_n4_cnot0_n2751 (1);
  n2755_o <= gen1_n4_cnot0_n2751 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2756_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2757_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2758_o <= n2756_o & n2757_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2759 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2758_o,
    o => gen1_n5_cnot0_o);
  n2762_o <= gen1_n5_cnot0_n2759 (1);
  n2763_o <= gen1_n5_cnot0_n2759 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2764_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2765_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2766_o <= n2764_o & n2765_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2767 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2766_o,
    o => gen1_n6_cnot0_o);
  n2770_o <= gen1_n6_cnot0_n2767 (1);
  n2771_o <= gen1_n6_cnot0_n2767 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2772_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2773_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2774_o <= n2772_o & n2773_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2775 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2774_o,
    o => gen1_n7_cnot0_o);
  n2778_o <= gen1_n7_cnot0_n2775 (1);
  n2779_o <= gen1_n7_cnot0_n2775 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2780_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2781_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2782_o <= n2780_o & n2781_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2783 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2782_o,
    o => gen1_n8_cnot0_o);
  n2786_o <= gen1_n8_cnot0_n2783 (1);
  n2787_o <= gen1_n8_cnot0_n2783 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2788_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2789_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2790_o <= n2788_o & n2789_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2791 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2790_o,
    o => gen1_n9_cnot0_o);
  n2794_o <= gen1_n9_cnot0_n2791 (1);
  n2795_o <= gen1_n9_cnot0_n2791 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2796_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2797_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2798_o <= n2796_o & n2797_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2799 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2798_o,
    o => gen1_n10_cnot0_o);
  n2802_o <= gen1_n10_cnot0_n2799 (1);
  n2803_o <= gen1_n10_cnot0_n2799 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2804_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2805_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2806_o <= n2804_o & n2805_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2807 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2806_o,
    o => gen1_n11_cnot0_o);
  n2810_o <= gen1_n11_cnot0_n2807 (1);
  n2811_o <= gen1_n11_cnot0_n2807 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2812_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2813_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2814_o <= n2812_o & n2813_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2815 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2814_o,
    o => gen1_n12_cnot0_o);
  n2818_o <= gen1_n12_cnot0_n2815 (1);
  n2819_o <= gen1_n12_cnot0_n2815 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2820_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2821_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2822_o <= n2820_o & n2821_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2823 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2822_o,
    o => gen1_n13_cnot0_o);
  n2826_o <= gen1_n13_cnot0_n2823 (1);
  n2827_o <= gen1_n13_cnot0_n2823 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2828_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2829_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2830_o <= n2828_o & n2829_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2831 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2830_o,
    o => gen1_n14_cnot0_o);
  n2834_o <= gen1_n14_cnot0_n2831 (1);
  n2835_o <= gen1_n14_cnot0_n2831 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2836_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2837_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2838_o <= n2836_o & n2837_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2839 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2838_o,
    o => gen1_n15_cnot0_o);
  n2842_o <= gen1_n15_cnot0_n2839 (1);
  n2843_o <= gen1_n15_cnot0_n2839 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2844_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2845_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2846_o <= n2844_o & n2845_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2847 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2846_o,
    o => gen1_n16_cnot0_o);
  n2850_o <= gen1_n16_cnot0_n2847 (1);
  n2851_o <= gen1_n16_cnot0_n2847 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2852_o <= ctrl_prop (17);
  n2853_o <= n2851_o & n2843_o & n2835_o & n2827_o & n2819_o & n2811_o & n2803_o & n2795_o & n2787_o & n2779_o & n2771_o & n2763_o & n2755_o & n2747_o & n2739_o & n2731_o & n2723_o;
  n2854_o <= n2850_o & n2842_o & n2834_o & n2826_o & n2818_o & n2810_o & n2802_o & n2794_o & n2786_o & n2778_o & n2770_o & n2762_o & n2754_o & n2746_o & n2738_o & n2730_o & n2722_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n1830_o : std_logic;
  signal n1831_o : std_logic;
  signal n1832_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1833 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1836_o : std_logic;
  signal n1837_o : std_logic;
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1841 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1849 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1857 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1865 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1873 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1881 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1889 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1897 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1905 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1913 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1921 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic;
  signal n1928_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1929 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic;
  signal n1936_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1937 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic;
  signal n1944_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n1945 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n1953 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic;
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n1965 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1968_o : std_logic;
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n1973 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1976_o : std_logic;
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1981 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1984_o : std_logic;
  signal n1985_o : std_logic;
  signal n1986_o : std_logic;
  signal n1987_o : std_logic;
  signal n1988_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1989 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1992_o : std_logic;
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n1997 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2000_o : std_logic;
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2005 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2008_o : std_logic;
  signal n2009_o : std_logic;
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2013 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2021 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2024_o : std_logic;
  signal n2025_o : std_logic;
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2029 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic;
  signal n2035_o : std_logic;
  signal n2036_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2037 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2045 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2053 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2056_o : std_logic;
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2061 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2064_o : std_logic;
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2069 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2072_o : std_logic;
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2077 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2080_o : std_logic;
  signal n2081_o : std_logic;
  signal n2082_o : std_logic_vector (1 downto 0);
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic_vector (1 downto 0);
  signal n2087_o : std_logic;
  signal n2088_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2089 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic_vector (1 downto 0);
  signal n2098_o : std_logic;
  signal n2099_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2100 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic_vector (1 downto 0);
  signal n2109_o : std_logic;
  signal n2110_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2111 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic_vector (1 downto 0);
  signal n2120_o : std_logic;
  signal n2121_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2122 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic_vector (1 downto 0);
  signal n2131_o : std_logic;
  signal n2132_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2133 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic_vector (1 downto 0);
  signal n2142_o : std_logic;
  signal n2143_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2144 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic_vector (1 downto 0);
  signal n2153_o : std_logic;
  signal n2154_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2155 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic_vector (1 downto 0);
  signal n2164_o : std_logic;
  signal n2165_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2166 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic_vector (1 downto 0);
  signal n2175_o : std_logic;
  signal n2176_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2177 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic_vector (1 downto 0);
  signal n2186_o : std_logic;
  signal n2187_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2188 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic;
  signal n2196_o : std_logic_vector (1 downto 0);
  signal n2197_o : std_logic;
  signal n2198_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2199 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2202_o : std_logic;
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic_vector (1 downto 0);
  signal n2208_o : std_logic;
  signal n2209_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2210 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic_vector (1 downto 0);
  signal n2219_o : std_logic;
  signal n2220_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2221 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic;
  signal n2229_o : std_logic_vector (1 downto 0);
  signal n2230_o : std_logic;
  signal n2231_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2232 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic;
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic_vector (1 downto 0);
  signal n2241_o : std_logic;
  signal n2242_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2243 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2246_o : std_logic;
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic_vector (1 downto 0);
  signal n2252_o : std_logic;
  signal n2253_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2254 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic;
  signal n2261_o : std_logic;
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2265 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2268_o : std_logic;
  signal n2269_o : std_logic;
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic_vector (1 downto 0);
  signal n2273_o : std_logic;
  signal n2274_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n2275 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic_vector (1 downto 0);
  signal n2284_o : std_logic;
  signal n2285_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2286 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic;
  signal n2293_o : std_logic;
  signal n2294_o : std_logic_vector (1 downto 0);
  signal n2295_o : std_logic;
  signal n2296_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2297 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2300_o : std_logic;
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic_vector (1 downto 0);
  signal n2306_o : std_logic;
  signal n2307_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2308 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic;
  signal n2316_o : std_logic_vector (1 downto 0);
  signal n2317_o : std_logic;
  signal n2318_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2319 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic_vector (1 downto 0);
  signal n2328_o : std_logic;
  signal n2329_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2330 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic;
  signal n2338_o : std_logic_vector (1 downto 0);
  signal n2339_o : std_logic;
  signal n2340_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2341 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2344_o : std_logic;
  signal n2345_o : std_logic;
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic_vector (1 downto 0);
  signal n2350_o : std_logic;
  signal n2351_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2352 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic_vector (1 downto 0);
  signal n2361_o : std_logic;
  signal n2362_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2363 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic;
  signal n2370_o : std_logic;
  signal n2371_o : std_logic_vector (1 downto 0);
  signal n2372_o : std_logic;
  signal n2373_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2374 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2377_o : std_logic;
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic;
  signal n2382_o : std_logic_vector (1 downto 0);
  signal n2383_o : std_logic;
  signal n2384_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2385 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2388_o : std_logic;
  signal n2389_o : std_logic;
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic_vector (1 downto 0);
  signal n2394_o : std_logic;
  signal n2395_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2396 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic_vector (1 downto 0);
  signal n2405_o : std_logic;
  signal n2406_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2407 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2410_o : std_logic;
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic;
  signal n2414_o : std_logic;
  signal n2415_o : std_logic_vector (1 downto 0);
  signal n2416_o : std_logic;
  signal n2417_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2418 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2421_o : std_logic;
  signal n2422_o : std_logic;
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic_vector (1 downto 0);
  signal n2427_o : std_logic;
  signal n2428_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2429 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2432_o : std_logic;
  signal n2433_o : std_logic;
  signal n2434_o : std_logic;
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic_vector (1 downto 0);
  signal n2438_o : std_logic;
  signal n2439_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2440 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2443_o : std_logic;
  signal n2444_o : std_logic;
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic_vector (1 downto 0);
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2451 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2454_o : std_logic;
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2459 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic;
  signal n2466_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2467 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic;
  signal n2474_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2475 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2483 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2486_o : std_logic;
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic;
  signal n2490_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2491 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic;
  signal n2498_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2499 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic;
  signal n2506_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2507 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic;
  signal n2513_o : std_logic;
  signal n2514_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2515 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2518_o : std_logic;
  signal n2519_o : std_logic;
  signal n2520_o : std_logic;
  signal n2521_o : std_logic;
  signal n2522_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2523 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2526_o : std_logic;
  signal n2527_o : std_logic;
  signal n2528_o : std_logic;
  signal n2529_o : std_logic;
  signal n2530_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2531 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2534_o : std_logic;
  signal n2535_o : std_logic;
  signal n2536_o : std_logic;
  signal n2537_o : std_logic;
  signal n2538_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2539 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2542_o : std_logic;
  signal n2543_o : std_logic;
  signal n2544_o : std_logic;
  signal n2545_o : std_logic;
  signal n2546_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2547 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2550_o : std_logic;
  signal n2551_o : std_logic;
  signal n2552_o : std_logic;
  signal n2553_o : std_logic;
  signal n2554_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n2555 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2558_o : std_logic;
  signal n2559_o : std_logic;
  signal n2560_o : std_logic;
  signal n2561_o : std_logic;
  signal n2562_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n2563 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2566_o : std_logic;
  signal n2567_o : std_logic;
  signal n2568_o : std_logic;
  signal n2569_o : std_logic;
  signal n2570_o : std_logic;
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic;
  signal n2574_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2575 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2583 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2591 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2594_o : std_logic;
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic;
  signal n2598_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2599 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic;
  signal n2606_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2607 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic;
  signal n2614_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2615 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic;
  signal n2622_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2623 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic;
  signal n2629_o : std_logic;
  signal n2630_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2631 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic;
  signal n2637_o : std_logic;
  signal n2638_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2639 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic;
  signal n2646_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2647 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2650_o : std_logic;
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic;
  signal n2654_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2655 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2658_o : std_logic;
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic;
  signal n2662_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2663 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2666_o : std_logic;
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2671 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2674_o : std_logic;
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic;
  signal n2678_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2679 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2682_o : std_logic;
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n2687 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n2695 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic_vector (16 downto 0);
  signal n2701_o : std_logic_vector (16 downto 0);
  signal n2702_o : std_logic_vector (16 downto 0);
  signal n2703_o : std_logic_vector (16 downto 0);
  signal n2704_o : std_logic_vector (16 downto 0);
  signal n2705_o : std_logic_vector (16 downto 0);
  signal n2706_o : std_logic_vector (16 downto 0);
  signal n2707_o : std_logic_vector (16 downto 0);
  signal n2708_o : std_logic_vector (16 downto 0);
  signal n2709_o : std_logic_vector (16 downto 0);
  signal n2710_o : std_logic_vector (16 downto 0);
  signal n2711_o : std_logic_vector (16 downto 0);
  signal n2712_o : std_logic_vector (16 downto 0);
  signal n2713_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2700_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2701_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2702_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2703_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2704_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2705_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2706_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2707_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2708_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2709_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2710_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2711_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2712_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2713_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1830_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1831_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1832_o <= n1830_o & n1831_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1833 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1832_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n1836_o <= gen1_n1_cnot1_j_n1833 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n1837_o <= gen1_n1_cnot1_j_n1833 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1838_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1839_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1840_o <= n1838_o & n1839_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1841 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1840_o,
    o => gen1_n2_cnot1_j_o);
  n1844_o <= gen1_n2_cnot1_j_n1841 (1);
  n1845_o <= gen1_n2_cnot1_j_n1841 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1846_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1847_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1848_o <= n1846_o & n1847_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1849 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1848_o,
    o => gen1_n3_cnot1_j_o);
  n1852_o <= gen1_n3_cnot1_j_n1849 (1);
  n1853_o <= gen1_n3_cnot1_j_n1849 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1854_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1855_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1856_o <= n1854_o & n1855_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1857 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1856_o,
    o => gen1_n4_cnot1_j_o);
  n1860_o <= gen1_n4_cnot1_j_n1857 (1);
  n1861_o <= gen1_n4_cnot1_j_n1857 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1862_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1863_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1864_o <= n1862_o & n1863_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1865 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1864_o,
    o => gen1_n5_cnot1_j_o);
  n1868_o <= gen1_n5_cnot1_j_n1865 (1);
  n1869_o <= gen1_n5_cnot1_j_n1865 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1870_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1871_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1872_o <= n1870_o & n1871_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1873 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1872_o,
    o => gen1_n6_cnot1_j_o);
  n1876_o <= gen1_n6_cnot1_j_n1873 (1);
  n1877_o <= gen1_n6_cnot1_j_n1873 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1878_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1879_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1880_o <= n1878_o & n1879_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1881 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1880_o,
    o => gen1_n7_cnot1_j_o);
  n1884_o <= gen1_n7_cnot1_j_n1881 (1);
  n1885_o <= gen1_n7_cnot1_j_n1881 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1886_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1887_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1888_o <= n1886_o & n1887_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1889 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1888_o,
    o => gen1_n8_cnot1_j_o);
  n1892_o <= gen1_n8_cnot1_j_n1889 (1);
  n1893_o <= gen1_n8_cnot1_j_n1889 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1894_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1895_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1896_o <= n1894_o & n1895_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1897 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1896_o,
    o => gen1_n9_cnot1_j_o);
  n1900_o <= gen1_n9_cnot1_j_n1897 (1);
  n1901_o <= gen1_n9_cnot1_j_n1897 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1902_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1903_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1904_o <= n1902_o & n1903_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1905 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1904_o,
    o => gen1_n10_cnot1_j_o);
  n1908_o <= gen1_n10_cnot1_j_n1905 (1);
  n1909_o <= gen1_n10_cnot1_j_n1905 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1910_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1911_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1912_o <= n1910_o & n1911_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1913 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1912_o,
    o => gen1_n11_cnot1_j_o);
  n1916_o <= gen1_n11_cnot1_j_n1913 (1);
  n1917_o <= gen1_n11_cnot1_j_n1913 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1918_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1919_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1920_o <= n1918_o & n1919_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1921 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1920_o,
    o => gen1_n12_cnot1_j_o);
  n1924_o <= gen1_n12_cnot1_j_n1921 (1);
  n1925_o <= gen1_n12_cnot1_j_n1921 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1926_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1927_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1928_o <= n1926_o & n1927_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1929 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1928_o,
    o => gen1_n13_cnot1_j_o);
  n1932_o <= gen1_n13_cnot1_j_n1929 (1);
  n1933_o <= gen1_n13_cnot1_j_n1929 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1934_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1935_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1936_o <= n1934_o & n1935_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1937 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1936_o,
    o => gen1_n14_cnot1_j_o);
  n1940_o <= gen1_n14_cnot1_j_n1937 (1);
  n1941_o <= gen1_n14_cnot1_j_n1937 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1942_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1943_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1944_o <= n1942_o & n1943_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n1945 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n1944_o,
    o => gen1_n15_cnot1_j_o);
  n1948_o <= gen1_n15_cnot1_j_n1945 (1);
  n1949_o <= gen1_n15_cnot1_j_n1945 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1950_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1951_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1952_o <= n1950_o & n1951_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n1953 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n1952_o,
    o => gen1_n16_cnot1_j_o);
  n1956_o <= gen1_n16_cnot1_j_n1953 (1);
  n1957_o <= gen1_n16_cnot1_j_n1953 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1958_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1959_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1960_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1961_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1962_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1963_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1964_o <= n1962_o & n1963_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n1965 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n1964_o,
    o => gen2_n16_cnot2_j_o);
  n1968_o <= gen2_n16_cnot2_j_n1965 (1);
  n1969_o <= gen2_n16_cnot2_j_n1965 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1970_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1971_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1972_o <= n1970_o & n1971_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n1973 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n1972_o,
    o => gen2_n15_cnot2_j_o);
  n1976_o <= gen2_n15_cnot2_j_n1973 (1);
  n1977_o <= gen2_n15_cnot2_j_n1973 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1978_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1979_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1980_o <= n1978_o & n1979_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1981 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1980_o,
    o => gen2_n14_cnot2_j_o);
  n1984_o <= gen2_n14_cnot2_j_n1981 (1);
  n1985_o <= gen2_n14_cnot2_j_n1981 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1986_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1987_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1988_o <= n1986_o & n1987_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1989 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1988_o,
    o => gen2_n13_cnot2_j_o);
  n1992_o <= gen2_n13_cnot2_j_n1989 (1);
  n1993_o <= gen2_n13_cnot2_j_n1989 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1994_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1995_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1996_o <= n1994_o & n1995_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n1997 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n1996_o,
    o => gen2_n12_cnot2_j_o);
  n2000_o <= gen2_n12_cnot2_j_n1997 (1);
  n2001_o <= gen2_n12_cnot2_j_n1997 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2002_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2003_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2004_o <= n2002_o & n2003_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2005 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2004_o,
    o => gen2_n11_cnot2_j_o);
  n2008_o <= gen2_n11_cnot2_j_n2005 (1);
  n2009_o <= gen2_n11_cnot2_j_n2005 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2010_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2011_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2012_o <= n2010_o & n2011_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2013 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2012_o,
    o => gen2_n10_cnot2_j_o);
  n2016_o <= gen2_n10_cnot2_j_n2013 (1);
  n2017_o <= gen2_n10_cnot2_j_n2013 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2018_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2019_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2020_o <= n2018_o & n2019_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2021 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2020_o,
    o => gen2_n9_cnot2_j_o);
  n2024_o <= gen2_n9_cnot2_j_n2021 (1);
  n2025_o <= gen2_n9_cnot2_j_n2021 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2026_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2027_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2028_o <= n2026_o & n2027_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2029 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2028_o,
    o => gen2_n8_cnot2_j_o);
  n2032_o <= gen2_n8_cnot2_j_n2029 (1);
  n2033_o <= gen2_n8_cnot2_j_n2029 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2034_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2035_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2036_o <= n2034_o & n2035_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2037 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2036_o,
    o => gen2_n7_cnot2_j_o);
  n2040_o <= gen2_n7_cnot2_j_n2037 (1);
  n2041_o <= gen2_n7_cnot2_j_n2037 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2042_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2043_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2044_o <= n2042_o & n2043_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2045 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2044_o,
    o => gen2_n6_cnot2_j_o);
  n2048_o <= gen2_n6_cnot2_j_n2045 (1);
  n2049_o <= gen2_n6_cnot2_j_n2045 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2050_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2051_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2052_o <= n2050_o & n2051_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2053 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2052_o,
    o => gen2_n5_cnot2_j_o);
  n2056_o <= gen2_n5_cnot2_j_n2053 (1);
  n2057_o <= gen2_n5_cnot2_j_n2053 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2058_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2059_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2060_o <= n2058_o & n2059_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2061 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2060_o,
    o => gen2_n4_cnot2_j_o);
  n2064_o <= gen2_n4_cnot2_j_n2061 (1);
  n2065_o <= gen2_n4_cnot2_j_n2061 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2066_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2067_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2068_o <= n2066_o & n2067_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2069 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2068_o,
    o => gen2_n3_cnot2_j_o);
  n2072_o <= gen2_n3_cnot2_j_n2069 (1);
  n2073_o <= gen2_n3_cnot2_j_n2069 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2074_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2075_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2076_o <= n2074_o & n2075_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2077 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2076_o,
    o => gen2_n2_cnot2_j_o);
  n2080_o <= gen2_n2_cnot2_j_n2077 (1);
  n2081_o <= gen2_n2_cnot2_j_n2077 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2082_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2083_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2084_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2085_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2086_o <= n2084_o & n2085_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2087_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2088_o <= n2086_o & n2087_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2089 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2088_o,
    o => gen3_n1_ccnot3_j_o);
  n2092_o <= gen3_n1_ccnot3_j_n2089 (2);
  n2093_o <= gen3_n1_ccnot3_j_n2089 (1);
  n2094_o <= gen3_n1_ccnot3_j_n2089 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2095_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2096_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2097_o <= n2095_o & n2096_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2098_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2099_o <= n2097_o & n2098_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2100 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2099_o,
    o => gen3_n2_ccnot3_j_o);
  n2103_o <= gen3_n2_ccnot3_j_n2100 (2);
  n2104_o <= gen3_n2_ccnot3_j_n2100 (1);
  n2105_o <= gen3_n2_ccnot3_j_n2100 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2106_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2107_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2108_o <= n2106_o & n2107_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2109_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2110_o <= n2108_o & n2109_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2111 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2110_o,
    o => gen3_n3_ccnot3_j_o);
  n2114_o <= gen3_n3_ccnot3_j_n2111 (2);
  n2115_o <= gen3_n3_ccnot3_j_n2111 (1);
  n2116_o <= gen3_n3_ccnot3_j_n2111 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2117_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2118_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2119_o <= n2117_o & n2118_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2120_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2121_o <= n2119_o & n2120_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2122 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2121_o,
    o => gen3_n4_ccnot3_j_o);
  n2125_o <= gen3_n4_ccnot3_j_n2122 (2);
  n2126_o <= gen3_n4_ccnot3_j_n2122 (1);
  n2127_o <= gen3_n4_ccnot3_j_n2122 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2128_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2129_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2130_o <= n2128_o & n2129_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2131_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2132_o <= n2130_o & n2131_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2133 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2132_o,
    o => gen3_n5_ccnot3_j_o);
  n2136_o <= gen3_n5_ccnot3_j_n2133 (2);
  n2137_o <= gen3_n5_ccnot3_j_n2133 (1);
  n2138_o <= gen3_n5_ccnot3_j_n2133 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2139_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2140_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2141_o <= n2139_o & n2140_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2142_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2143_o <= n2141_o & n2142_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2144 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2143_o,
    o => gen3_n6_ccnot3_j_o);
  n2147_o <= gen3_n6_ccnot3_j_n2144 (2);
  n2148_o <= gen3_n6_ccnot3_j_n2144 (1);
  n2149_o <= gen3_n6_ccnot3_j_n2144 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2150_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2151_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2152_o <= n2150_o & n2151_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2153_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2154_o <= n2152_o & n2153_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2155 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2154_o,
    o => gen3_n7_ccnot3_j_o);
  n2158_o <= gen3_n7_ccnot3_j_n2155 (2);
  n2159_o <= gen3_n7_ccnot3_j_n2155 (1);
  n2160_o <= gen3_n7_ccnot3_j_n2155 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2161_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2162_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2163_o <= n2161_o & n2162_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2164_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2165_o <= n2163_o & n2164_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2166 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2165_o,
    o => gen3_n8_ccnot3_j_o);
  n2169_o <= gen3_n8_ccnot3_j_n2166 (2);
  n2170_o <= gen3_n8_ccnot3_j_n2166 (1);
  n2171_o <= gen3_n8_ccnot3_j_n2166 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2172_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2173_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2174_o <= n2172_o & n2173_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2175_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2176_o <= n2174_o & n2175_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2177 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2176_o,
    o => gen3_n9_ccnot3_j_o);
  n2180_o <= gen3_n9_ccnot3_j_n2177 (2);
  n2181_o <= gen3_n9_ccnot3_j_n2177 (1);
  n2182_o <= gen3_n9_ccnot3_j_n2177 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2183_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2184_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2185_o <= n2183_o & n2184_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2186_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2187_o <= n2185_o & n2186_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2188 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2187_o,
    o => gen3_n10_ccnot3_j_o);
  n2191_o <= gen3_n10_ccnot3_j_n2188 (2);
  n2192_o <= gen3_n10_ccnot3_j_n2188 (1);
  n2193_o <= gen3_n10_ccnot3_j_n2188 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2194_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2195_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2196_o <= n2194_o & n2195_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2197_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2198_o <= n2196_o & n2197_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2199 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2198_o,
    o => gen3_n11_ccnot3_j_o);
  n2202_o <= gen3_n11_ccnot3_j_n2199 (2);
  n2203_o <= gen3_n11_ccnot3_j_n2199 (1);
  n2204_o <= gen3_n11_ccnot3_j_n2199 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2205_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2206_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2207_o <= n2205_o & n2206_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2208_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2209_o <= n2207_o & n2208_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2210 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2209_o,
    o => gen3_n12_ccnot3_j_o);
  n2213_o <= gen3_n12_ccnot3_j_n2210 (2);
  n2214_o <= gen3_n12_ccnot3_j_n2210 (1);
  n2215_o <= gen3_n12_ccnot3_j_n2210 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2216_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2217_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2218_o <= n2216_o & n2217_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2219_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2220_o <= n2218_o & n2219_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2221 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2220_o,
    o => gen3_n13_ccnot3_j_o);
  n2224_o <= gen3_n13_ccnot3_j_n2221 (2);
  n2225_o <= gen3_n13_ccnot3_j_n2221 (1);
  n2226_o <= gen3_n13_ccnot3_j_n2221 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2227_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2228_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2229_o <= n2227_o & n2228_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2230_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2231_o <= n2229_o & n2230_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2232 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2231_o,
    o => gen3_n14_ccnot3_j_o);
  n2235_o <= gen3_n14_ccnot3_j_n2232 (2);
  n2236_o <= gen3_n14_ccnot3_j_n2232 (1);
  n2237_o <= gen3_n14_ccnot3_j_n2232 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2238_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2239_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2240_o <= n2238_o & n2239_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2241_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2242_o <= n2240_o & n2241_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2243 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2242_o,
    o => gen3_n15_ccnot3_j_o);
  n2246_o <= gen3_n15_ccnot3_j_n2243 (2);
  n2247_o <= gen3_n15_ccnot3_j_n2243 (1);
  n2248_o <= gen3_n15_ccnot3_j_n2243 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2249_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2250_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2251_o <= n2249_o & n2250_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2252_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2253_o <= n2251_o & n2252_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2254 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2253_o,
    o => gen3_n16_ccnot3_j_o);
  n2257_o <= gen3_n16_ccnot3_j_n2254 (2);
  n2258_o <= gen3_n16_ccnot3_j_n2254 (1);
  n2259_o <= gen3_n16_ccnot3_j_n2254 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2260_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2261_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2262_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2263_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2264_o <= n2262_o & n2263_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2265 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2264_o,
    o => cnot_4_o);
  n2268_o <= cnot_4_n2265 (1);
  n2269_o <= cnot_4_n2265 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2270_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2271_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2272_o <= n2270_o & n2271_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2273_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2274_o <= n2272_o & n2273_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n2275 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n2274_o,
    o => gen4_n15_peres4_j_o);
  n2278_o <= gen4_n15_peres4_j_n2275 (2);
  n2279_o <= gen4_n15_peres4_j_n2275 (1);
  n2280_o <= gen4_n15_peres4_j_n2275 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2281_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2282_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2283_o <= n2281_o & n2282_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2284_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2285_o <= n2283_o & n2284_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2286 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n2285_o,
    o => gen4_n14_peres4_j_o);
  n2289_o <= gen4_n14_peres4_j_n2286 (2);
  n2290_o <= gen4_n14_peres4_j_n2286 (1);
  n2291_o <= gen4_n14_peres4_j_n2286 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2292_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2293_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2294_o <= n2292_o & n2293_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2295_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2296_o <= n2294_o & n2295_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2297 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2296_o,
    o => gen4_n13_peres4_j_o);
  n2300_o <= gen4_n13_peres4_j_n2297 (2);
  n2301_o <= gen4_n13_peres4_j_n2297 (1);
  n2302_o <= gen4_n13_peres4_j_n2297 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2303_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2304_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2305_o <= n2303_o & n2304_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2306_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2307_o <= n2305_o & n2306_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2308 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2307_o,
    o => gen4_n12_peres4_j_o);
  n2311_o <= gen4_n12_peres4_j_n2308 (2);
  n2312_o <= gen4_n12_peres4_j_n2308 (1);
  n2313_o <= gen4_n12_peres4_j_n2308 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2314_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2315_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2316_o <= n2314_o & n2315_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2317_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2318_o <= n2316_o & n2317_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2319 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2318_o,
    o => gen4_n11_peres4_j_o);
  n2322_o <= gen4_n11_peres4_j_n2319 (2);
  n2323_o <= gen4_n11_peres4_j_n2319 (1);
  n2324_o <= gen4_n11_peres4_j_n2319 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2325_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2326_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2327_o <= n2325_o & n2326_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2328_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2329_o <= n2327_o & n2328_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2330 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2329_o,
    o => gen4_n10_peres4_j_o);
  n2333_o <= gen4_n10_peres4_j_n2330 (2);
  n2334_o <= gen4_n10_peres4_j_n2330 (1);
  n2335_o <= gen4_n10_peres4_j_n2330 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2336_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2337_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2338_o <= n2336_o & n2337_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2339_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2340_o <= n2338_o & n2339_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2341 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2340_o,
    o => gen4_n9_peres4_j_o);
  n2344_o <= gen4_n9_peres4_j_n2341 (2);
  n2345_o <= gen4_n9_peres4_j_n2341 (1);
  n2346_o <= gen4_n9_peres4_j_n2341 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2347_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2348_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2349_o <= n2347_o & n2348_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2350_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2351_o <= n2349_o & n2350_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2352 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2351_o,
    o => gen4_n8_peres4_j_o);
  n2355_o <= gen4_n8_peres4_j_n2352 (2);
  n2356_o <= gen4_n8_peres4_j_n2352 (1);
  n2357_o <= gen4_n8_peres4_j_n2352 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2358_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2359_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2360_o <= n2358_o & n2359_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2361_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2362_o <= n2360_o & n2361_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2363 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2362_o,
    o => gen4_n7_peres4_j_o);
  n2366_o <= gen4_n7_peres4_j_n2363 (2);
  n2367_o <= gen4_n7_peres4_j_n2363 (1);
  n2368_o <= gen4_n7_peres4_j_n2363 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2369_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2370_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2371_o <= n2369_o & n2370_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2372_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2373_o <= n2371_o & n2372_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2374 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2373_o,
    o => gen4_n6_peres4_j_o);
  n2377_o <= gen4_n6_peres4_j_n2374 (2);
  n2378_o <= gen4_n6_peres4_j_n2374 (1);
  n2379_o <= gen4_n6_peres4_j_n2374 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2380_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2381_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2382_o <= n2380_o & n2381_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2383_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2384_o <= n2382_o & n2383_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2385 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2384_o,
    o => gen4_n5_peres4_j_o);
  n2388_o <= gen4_n5_peres4_j_n2385 (2);
  n2389_o <= gen4_n5_peres4_j_n2385 (1);
  n2390_o <= gen4_n5_peres4_j_n2385 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2391_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2392_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2393_o <= n2391_o & n2392_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2394_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2395_o <= n2393_o & n2394_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2396 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2395_o,
    o => gen4_n4_peres4_j_o);
  n2399_o <= gen4_n4_peres4_j_n2396 (2);
  n2400_o <= gen4_n4_peres4_j_n2396 (1);
  n2401_o <= gen4_n4_peres4_j_n2396 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2402_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2403_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2404_o <= n2402_o & n2403_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2405_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2406_o <= n2404_o & n2405_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2407 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2406_o,
    o => gen4_n3_peres4_j_o);
  n2410_o <= gen4_n3_peres4_j_n2407 (2);
  n2411_o <= gen4_n3_peres4_j_n2407 (1);
  n2412_o <= gen4_n3_peres4_j_n2407 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2413_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2414_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2415_o <= n2413_o & n2414_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2416_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2417_o <= n2415_o & n2416_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2418 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2417_o,
    o => gen4_n2_peres4_j_o);
  n2421_o <= gen4_n2_peres4_j_n2418 (2);
  n2422_o <= gen4_n2_peres4_j_n2418 (1);
  n2423_o <= gen4_n2_peres4_j_n2418 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2424_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2425_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2426_o <= n2424_o & n2425_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2427_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2428_o <= n2426_o & n2427_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2429 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2428_o,
    o => gen4_n1_peres4_j_o);
  n2432_o <= gen4_n1_peres4_j_n2429 (2);
  n2433_o <= gen4_n1_peres4_j_n2429 (1);
  n2434_o <= gen4_n1_peres4_j_n2429 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2435_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2436_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2437_o <= n2435_o & n2436_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2438_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2439_o <= n2437_o & n2438_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2440 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2439_o,
    o => gen4_n0_peres4_j_o);
  n2443_o <= gen4_n0_peres4_j_n2440 (2);
  n2444_o <= gen4_n0_peres4_j_n2440 (1);
  n2445_o <= gen4_n0_peres4_j_n2440 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2446_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2447_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2448_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2449_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2450_o <= n2448_o & n2449_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2451 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2450_o,
    o => gen5_n1_cnot5_j_o);
  n2454_o <= gen5_n1_cnot5_j_n2451 (1);
  n2455_o <= gen5_n1_cnot5_j_n2451 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2456_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2457_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2458_o <= n2456_o & n2457_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2459 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2458_o,
    o => gen5_n2_cnot5_j_o);
  n2462_o <= gen5_n2_cnot5_j_n2459 (1);
  n2463_o <= gen5_n2_cnot5_j_n2459 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2464_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2465_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2466_o <= n2464_o & n2465_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2467 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2466_o,
    o => gen5_n3_cnot5_j_o);
  n2470_o <= gen5_n3_cnot5_j_n2467 (1);
  n2471_o <= gen5_n3_cnot5_j_n2467 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2472_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2473_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2474_o <= n2472_o & n2473_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2475 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2474_o,
    o => gen5_n4_cnot5_j_o);
  n2478_o <= gen5_n4_cnot5_j_n2475 (1);
  n2479_o <= gen5_n4_cnot5_j_n2475 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2480_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2481_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2482_o <= n2480_o & n2481_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2483 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2482_o,
    o => gen5_n5_cnot5_j_o);
  n2486_o <= gen5_n5_cnot5_j_n2483 (1);
  n2487_o <= gen5_n5_cnot5_j_n2483 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2488_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2489_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2490_o <= n2488_o & n2489_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2491 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2490_o,
    o => gen5_n6_cnot5_j_o);
  n2494_o <= gen5_n6_cnot5_j_n2491 (1);
  n2495_o <= gen5_n6_cnot5_j_n2491 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2496_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2497_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2498_o <= n2496_o & n2497_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2499 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2498_o,
    o => gen5_n7_cnot5_j_o);
  n2502_o <= gen5_n7_cnot5_j_n2499 (1);
  n2503_o <= gen5_n7_cnot5_j_n2499 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2504_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2505_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2506_o <= n2504_o & n2505_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2507 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2506_o,
    o => gen5_n8_cnot5_j_o);
  n2510_o <= gen5_n8_cnot5_j_n2507 (1);
  n2511_o <= gen5_n8_cnot5_j_n2507 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2512_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2513_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2514_o <= n2512_o & n2513_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2515 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2514_o,
    o => gen5_n9_cnot5_j_o);
  n2518_o <= gen5_n9_cnot5_j_n2515 (1);
  n2519_o <= gen5_n9_cnot5_j_n2515 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2520_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2521_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2522_o <= n2520_o & n2521_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2523 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2522_o,
    o => gen5_n10_cnot5_j_o);
  n2526_o <= gen5_n10_cnot5_j_n2523 (1);
  n2527_o <= gen5_n10_cnot5_j_n2523 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2528_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2529_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2530_o <= n2528_o & n2529_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2531 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2530_o,
    o => gen5_n11_cnot5_j_o);
  n2534_o <= gen5_n11_cnot5_j_n2531 (1);
  n2535_o <= gen5_n11_cnot5_j_n2531 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2536_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2537_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2538_o <= n2536_o & n2537_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2539 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2538_o,
    o => gen5_n12_cnot5_j_o);
  n2542_o <= gen5_n12_cnot5_j_n2539 (1);
  n2543_o <= gen5_n12_cnot5_j_n2539 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2544_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2545_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2546_o <= n2544_o & n2545_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2547 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2546_o,
    o => gen5_n13_cnot5_j_o);
  n2550_o <= gen5_n13_cnot5_j_n2547 (1);
  n2551_o <= gen5_n13_cnot5_j_n2547 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2552_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2553_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2554_o <= n2552_o & n2553_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n2555 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n2554_o,
    o => gen5_n14_cnot5_j_o);
  n2558_o <= gen5_n14_cnot5_j_n2555 (1);
  n2559_o <= gen5_n14_cnot5_j_n2555 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2560_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2561_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2562_o <= n2560_o & n2561_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n2563 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n2562_o,
    o => gen5_n15_cnot5_j_o);
  n2566_o <= gen5_n15_cnot5_j_n2563 (1);
  n2567_o <= gen5_n15_cnot5_j_n2563 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2568_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2569_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2570_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2571_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2572_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2573_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2574_o <= n2572_o & n2573_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2575 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2574_o,
    o => gen6_n1_cnot1_j_o);
  n2578_o <= gen6_n1_cnot1_j_n2575 (1);
  n2579_o <= gen6_n1_cnot1_j_n2575 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2580_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2581_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2582_o <= n2580_o & n2581_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2583 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2582_o,
    o => gen6_n2_cnot1_j_o);
  n2586_o <= gen6_n2_cnot1_j_n2583 (1);
  n2587_o <= gen6_n2_cnot1_j_n2583 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2588_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2589_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2590_o <= n2588_o & n2589_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2591 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2590_o,
    o => gen6_n3_cnot1_j_o);
  n2594_o <= gen6_n3_cnot1_j_n2591 (1);
  n2595_o <= gen6_n3_cnot1_j_n2591 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2596_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2597_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2598_o <= n2596_o & n2597_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2599 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2598_o,
    o => gen6_n4_cnot1_j_o);
  n2602_o <= gen6_n4_cnot1_j_n2599 (1);
  n2603_o <= gen6_n4_cnot1_j_n2599 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2604_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2605_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2606_o <= n2604_o & n2605_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2607 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2606_o,
    o => gen6_n5_cnot1_j_o);
  n2610_o <= gen6_n5_cnot1_j_n2607 (1);
  n2611_o <= gen6_n5_cnot1_j_n2607 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2612_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2613_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2614_o <= n2612_o & n2613_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2615 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2614_o,
    o => gen6_n6_cnot1_j_o);
  n2618_o <= gen6_n6_cnot1_j_n2615 (1);
  n2619_o <= gen6_n6_cnot1_j_n2615 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2620_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2621_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2622_o <= n2620_o & n2621_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2623 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2622_o,
    o => gen6_n7_cnot1_j_o);
  n2626_o <= gen6_n7_cnot1_j_n2623 (1);
  n2627_o <= gen6_n7_cnot1_j_n2623 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2628_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2629_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2630_o <= n2628_o & n2629_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2631 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2630_o,
    o => gen6_n8_cnot1_j_o);
  n2634_o <= gen6_n8_cnot1_j_n2631 (1);
  n2635_o <= gen6_n8_cnot1_j_n2631 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2636_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2637_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2638_o <= n2636_o & n2637_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2639 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2638_o,
    o => gen6_n9_cnot1_j_o);
  n2642_o <= gen6_n9_cnot1_j_n2639 (1);
  n2643_o <= gen6_n9_cnot1_j_n2639 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2644_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2645_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2646_o <= n2644_o & n2645_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2647 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2646_o,
    o => gen6_n10_cnot1_j_o);
  n2650_o <= gen6_n10_cnot1_j_n2647 (1);
  n2651_o <= gen6_n10_cnot1_j_n2647 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2652_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2653_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2654_o <= n2652_o & n2653_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2655 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2654_o,
    o => gen6_n11_cnot1_j_o);
  n2658_o <= gen6_n11_cnot1_j_n2655 (1);
  n2659_o <= gen6_n11_cnot1_j_n2655 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2660_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2661_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2662_o <= n2660_o & n2661_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2663 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2662_o,
    o => gen6_n12_cnot1_j_o);
  n2666_o <= gen6_n12_cnot1_j_n2663 (1);
  n2667_o <= gen6_n12_cnot1_j_n2663 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2668_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2669_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2670_o <= n2668_o & n2669_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2671 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2670_o,
    o => gen6_n13_cnot1_j_o);
  n2674_o <= gen6_n13_cnot1_j_n2671 (1);
  n2675_o <= gen6_n13_cnot1_j_n2671 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2676_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2677_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2678_o <= n2676_o & n2677_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2679 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2678_o,
    o => gen6_n14_cnot1_j_o);
  n2682_o <= gen6_n14_cnot1_j_n2679 (1);
  n2683_o <= gen6_n14_cnot1_j_n2679 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2684_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2685_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2686_o <= n2684_o & n2685_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n2687 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n2686_o,
    o => gen6_n15_cnot1_j_o);
  n2690_o <= gen6_n15_cnot1_j_n2687 (1);
  n2691_o <= gen6_n15_cnot1_j_n2687 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2692_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2693_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2694_o <= n2692_o & n2693_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n2695 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n2694_o,
    o => gen6_n16_cnot1_j_o);
  n2698_o <= gen6_n16_cnot1_j_n2695 (1);
  n2699_o <= gen6_n16_cnot1_j_n2695 (0);
  n2700_o <= n1956_o & n1948_o & n1940_o & n1932_o & n1924_o & n1916_o & n1908_o & n1900_o & n1892_o & n1884_o & n1876_o & n1868_o & n1860_o & n1852_o & n1844_o & n1836_o & n1958_o;
  n2701_o <= n1957_o & n1949_o & n1941_o & n1933_o & n1925_o & n1917_o & n1909_o & n1901_o & n1893_o & n1885_o & n1877_o & n1869_o & n1861_o & n1853_o & n1845_o & n1837_o & n1959_o;
  n2702_o <= n1961_o & n1968_o & n1976_o & n1984_o & n1992_o & n2000_o & n2008_o & n2016_o & n2024_o & n2032_o & n2040_o & n2048_o & n2056_o & n2064_o & n2072_o & n2080_o & n1960_o;
  n2703_o <= n1969_o & n1977_o & n1985_o & n1993_o & n2001_o & n2009_o & n2017_o & n2025_o & n2033_o & n2041_o & n2049_o & n2057_o & n2065_o & n2073_o & n2081_o & n2082_o;
  n2704_o <= n2259_o & n2248_o & n2237_o & n2226_o & n2215_o & n2204_o & n2193_o & n2182_o & n2171_o & n2160_o & n2149_o & n2138_o & n2127_o & n2116_o & n2105_o & n2094_o & n2083_o;
  n2705_o <= n2260_o & n2258_o & n2247_o & n2236_o & n2225_o & n2214_o & n2203_o & n2192_o & n2181_o & n2170_o & n2159_o & n2148_o & n2137_o & n2126_o & n2115_o & n2104_o & n2093_o;
  n2706_o <= n2261_o & n2257_o & n2246_o & n2235_o & n2224_o & n2213_o & n2202_o & n2191_o & n2180_o & n2169_o & n2158_o & n2147_o & n2136_o & n2125_o & n2114_o & n2103_o & n2092_o;
  n2707_o <= n2268_o & n2278_o & n2289_o & n2300_o & n2311_o & n2322_o & n2333_o & n2344_o & n2355_o & n2366_o & n2377_o & n2388_o & n2399_o & n2410_o & n2421_o & n2432_o & n2443_o;
  n2708_o <= n2280_o & n2291_o & n2302_o & n2313_o & n2324_o & n2335_o & n2346_o & n2357_o & n2368_o & n2379_o & n2390_o & n2401_o & n2412_o & n2423_o & n2434_o & n2445_o & n2446_o;
  n2709_o <= n2269_o & n2279_o & n2290_o & n2301_o & n2312_o & n2323_o & n2334_o & n2345_o & n2356_o & n2367_o & n2378_o & n2389_o & n2400_o & n2411_o & n2422_o & n2433_o & n2444_o;
  n2710_o <= n2567_o & n2559_o & n2551_o & n2543_o & n2535_o & n2527_o & n2519_o & n2511_o & n2503_o & n2495_o & n2487_o & n2479_o & n2471_o & n2463_o & n2455_o & n2447_o;
  n2711_o <= n2569_o & n2566_o & n2558_o & n2550_o & n2542_o & n2534_o & n2526_o & n2518_o & n2510_o & n2502_o & n2494_o & n2486_o & n2478_o & n2470_o & n2462_o & n2454_o & n2568_o;
  n2712_o <= n2698_o & n2690_o & n2682_o & n2674_o & n2666_o & n2658_o & n2650_o & n2642_o & n2634_o & n2626_o & n2618_o & n2610_o & n2602_o & n2594_o & n2586_o & n2578_o & n2570_o;
  n2713_o <= n2699_o & n2691_o & n2683_o & n2675_o & n2667_o & n2659_o & n2651_o & n2643_o & n2635_o & n2627_o & n2619_o & n2611_o & n2603_o & n2595_o & n2587_o & n2579_o & n2571_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1819_o : std_logic;
  signal n1820_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1821 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1826_o;
  o <= n1825_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1827_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1819_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1820_o <= n1819_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1821 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1820_o,
    o => gen1_n0_cnot0_o);
  n1824_o <= gen1_n0_cnot0_n1821 (1);
  n1825_o <= gen1_n0_cnot0_n1821 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1826_o <= ctrl_prop (1);
  n1827_o <= n1824_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n1670_o : std_logic;
  signal n1671_o : std_logic;
  signal n1672_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1673 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic;
  signal n1679_o : std_logic;
  signal n1680_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1681 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic;
  signal n1688_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1689 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic;
  signal n1696_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1697 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1700_o : std_logic;
  signal n1701_o : std_logic;
  signal n1702_o : std_logic;
  signal n1703_o : std_logic;
  signal n1704_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1705 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic;
  signal n1711_o : std_logic;
  signal n1712_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1713 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1721 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic;
  signal n1728_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1729 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1732_o : std_logic;
  signal n1733_o : std_logic;
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal n1736_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1737 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal n1744_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1745 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n1753 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n1761 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n1764_o : std_logic;
  signal n1765_o : std_logic;
  signal n1766_o : std_logic;
  signal n1767_o : std_logic;
  signal n1768_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n1769 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic;
  signal n1775_o : std_logic;
  signal n1776_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n1777 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n1785 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n1793 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n1796_o : std_logic;
  signal n1797_o : std_logic;
  signal n1798_o : std_logic;
  signal n1799_o : std_logic;
  signal n1800_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n1801 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n1804_o : std_logic;
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n1809 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic_vector (17 downto 0);
  signal n1816_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n1814_o;
  o <= n1815_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1816_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1670_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1671_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1672_o <= n1670_o & n1671_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1673 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1672_o,
    o => gen1_n0_cnot0_o);
  n1676_o <= gen1_n0_cnot0_n1673 (1);
  n1677_o <= gen1_n0_cnot0_n1673 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1678_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1679_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1680_o <= n1678_o & n1679_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1681 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1680_o,
    o => gen1_n1_cnot0_o);
  n1684_o <= gen1_n1_cnot0_n1681 (1);
  n1685_o <= gen1_n1_cnot0_n1681 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1686_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1687_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1688_o <= n1686_o & n1687_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1689 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1688_o,
    o => gen1_n2_cnot0_o);
  n1692_o <= gen1_n2_cnot0_n1689 (1);
  n1693_o <= gen1_n2_cnot0_n1689 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1694_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1695_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1696_o <= n1694_o & n1695_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1697 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1696_o,
    o => gen1_n3_cnot0_o);
  n1700_o <= gen1_n3_cnot0_n1697 (1);
  n1701_o <= gen1_n3_cnot0_n1697 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1702_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1703_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1704_o <= n1702_o & n1703_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1705 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1704_o,
    o => gen1_n4_cnot0_o);
  n1708_o <= gen1_n4_cnot0_n1705 (1);
  n1709_o <= gen1_n4_cnot0_n1705 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1710_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1711_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1712_o <= n1710_o & n1711_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1713 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1712_o,
    o => gen1_n5_cnot0_o);
  n1716_o <= gen1_n5_cnot0_n1713 (1);
  n1717_o <= gen1_n5_cnot0_n1713 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1718_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1719_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1720_o <= n1718_o & n1719_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1721 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1720_o,
    o => gen1_n6_cnot0_o);
  n1724_o <= gen1_n6_cnot0_n1721 (1);
  n1725_o <= gen1_n6_cnot0_n1721 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1726_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1727_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1728_o <= n1726_o & n1727_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1729 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1728_o,
    o => gen1_n7_cnot0_o);
  n1732_o <= gen1_n7_cnot0_n1729 (1);
  n1733_o <= gen1_n7_cnot0_n1729 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1734_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1735_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1736_o <= n1734_o & n1735_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1737 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1736_o,
    o => gen1_n8_cnot0_o);
  n1740_o <= gen1_n8_cnot0_n1737 (1);
  n1741_o <= gen1_n8_cnot0_n1737 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1742_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1743_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1744_o <= n1742_o & n1743_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1745 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1744_o,
    o => gen1_n9_cnot0_o);
  n1748_o <= gen1_n9_cnot0_n1745 (1);
  n1749_o <= gen1_n9_cnot0_n1745 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1750_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1751_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1752_o <= n1750_o & n1751_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n1753 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n1752_o,
    o => gen1_n10_cnot0_o);
  n1756_o <= gen1_n10_cnot0_n1753 (1);
  n1757_o <= gen1_n10_cnot0_n1753 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1758_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1759_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1760_o <= n1758_o & n1759_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n1761 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n1760_o,
    o => gen1_n11_cnot0_o);
  n1764_o <= gen1_n11_cnot0_n1761 (1);
  n1765_o <= gen1_n11_cnot0_n1761 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1766_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1767_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1768_o <= n1766_o & n1767_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n1769 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n1768_o,
    o => gen1_n12_cnot0_o);
  n1772_o <= gen1_n12_cnot0_n1769 (1);
  n1773_o <= gen1_n12_cnot0_n1769 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1774_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1775_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1776_o <= n1774_o & n1775_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n1777 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n1776_o,
    o => gen1_n13_cnot0_o);
  n1780_o <= gen1_n13_cnot0_n1777 (1);
  n1781_o <= gen1_n13_cnot0_n1777 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1782_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1783_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1784_o <= n1782_o & n1783_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n1785 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n1784_o,
    o => gen1_n14_cnot0_o);
  n1788_o <= gen1_n14_cnot0_n1785 (1);
  n1789_o <= gen1_n14_cnot0_n1785 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1790_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1791_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1792_o <= n1790_o & n1791_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n1793 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n1792_o,
    o => gen1_n15_cnot0_o);
  n1796_o <= gen1_n15_cnot0_n1793 (1);
  n1797_o <= gen1_n15_cnot0_n1793 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1798_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1799_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1800_o <= n1798_o & n1799_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n1801 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n1800_o,
    o => gen1_n16_cnot0_o);
  n1804_o <= gen1_n16_cnot0_n1801 (1);
  n1805_o <= gen1_n16_cnot0_n1801 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1806_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1807_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1808_o <= n1806_o & n1807_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n1809 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n1808_o,
    o => gen1_n17_cnot0_o);
  n1812_o <= gen1_n17_cnot0_n1809 (1);
  n1813_o <= gen1_n17_cnot0_n1809 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1814_o <= ctrl_prop (18);
  n1815_o <= n1813_o & n1805_o & n1797_o & n1789_o & n1781_o & n1773_o & n1765_o & n1757_o & n1749_o & n1741_o & n1733_o & n1725_o & n1717_o & n1709_o & n1701_o & n1693_o & n1685_o & n1677_o;
  n1816_o <= n1812_o & n1804_o & n1796_o & n1788_o & n1780_o & n1772_o & n1764_o & n1756_o & n1748_o & n1740_o & n1732_o & n1724_o & n1716_o & n1708_o & n1700_o & n1692_o & n1684_o & n1676_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n1656 : std_logic;
  signal cnotr_n1657 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n1662 : std_logic_vector (17 downto 0);
  signal add_n1663 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n1656;
  a_out <= add_n1662;
  s <= add_n1663;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1657; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1656 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1657 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1662 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1663 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n855_o : std_logic;
  signal n856_o : std_logic;
  signal n857_o : std_logic_vector (1 downto 0);
  signal cnota_n858 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n861_o : std_logic;
  signal n862_o : std_logic;
  signal n863_o : std_logic;
  signal n864_o : std_logic_vector (1 downto 0);
  signal cnotb_n865 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n868_o : std_logic;
  signal n869_o : std_logic;
  signal n870_o : std_logic_vector (1 downto 0);
  signal n871_o : std_logic;
  signal n872_o : std_logic_vector (2 downto 0);
  signal ccnotc_n873 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n879_o : std_logic;
  signal n880_o : std_logic;
  signal n881_o : std_logic_vector (1 downto 0);
  signal n882_o : std_logic;
  signal n883_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n884 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n887_o : std_logic;
  signal n888_o : std_logic;
  signal n889_o : std_logic;
  signal n890_o : std_logic;
  signal n891_o : std_logic;
  signal n892_o : std_logic;
  signal n893_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n894 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic;
  signal n900_o : std_logic;
  signal n901_o : std_logic;
  signal n902_o : std_logic;
  signal n903_o : std_logic_vector (1 downto 0);
  signal n904_o : std_logic;
  signal n905_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n906 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n909_o : std_logic;
  signal n910_o : std_logic;
  signal n911_o : std_logic;
  signal n912_o : std_logic;
  signal n913_o : std_logic;
  signal n914_o : std_logic;
  signal n915_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n916 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n919_o : std_logic;
  signal n920_o : std_logic;
  signal n921_o : std_logic;
  signal n922_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n923_o : std_logic;
  signal n924_o : std_logic;
  signal n925_o : std_logic_vector (1 downto 0);
  signal n926_o : std_logic;
  signal n927_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n928 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n931_o : std_logic;
  signal n932_o : std_logic;
  signal n933_o : std_logic;
  signal n934_o : std_logic;
  signal n935_o : std_logic;
  signal n936_o : std_logic;
  signal n937_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n938 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic;
  signal n944_o : std_logic;
  signal n945_o : std_logic;
  signal n946_o : std_logic;
  signal n947_o : std_logic_vector (1 downto 0);
  signal n948_o : std_logic;
  signal n949_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n950 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n953_o : std_logic;
  signal n954_o : std_logic;
  signal n955_o : std_logic;
  signal n956_o : std_logic;
  signal n957_o : std_logic;
  signal n958_o : std_logic;
  signal n959_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n960 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n963_o : std_logic;
  signal n964_o : std_logic;
  signal n965_o : std_logic;
  signal n966_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n967_o : std_logic;
  signal n968_o : std_logic;
  signal n969_o : std_logic_vector (1 downto 0);
  signal n970_o : std_logic;
  signal n971_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n972 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n975_o : std_logic;
  signal n976_o : std_logic;
  signal n977_o : std_logic;
  signal n978_o : std_logic;
  signal n979_o : std_logic;
  signal n980_o : std_logic;
  signal n981_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n982 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n985_o : std_logic;
  signal n986_o : std_logic;
  signal n987_o : std_logic;
  signal n988_o : std_logic;
  signal n989_o : std_logic;
  signal n990_o : std_logic;
  signal n991_o : std_logic_vector (1 downto 0);
  signal n992_o : std_logic;
  signal n993_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n994 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n997_o : std_logic;
  signal n998_o : std_logic;
  signal n999_o : std_logic;
  signal n1000_o : std_logic;
  signal n1001_o : std_logic;
  signal n1002_o : std_logic;
  signal n1003_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1004 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1007_o : std_logic;
  signal n1008_o : std_logic;
  signal n1009_o : std_logic;
  signal n1010_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1011_o : std_logic;
  signal n1012_o : std_logic;
  signal n1013_o : std_logic_vector (1 downto 0);
  signal n1014_o : std_logic;
  signal n1015_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1016 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1019_o : std_logic;
  signal n1020_o : std_logic;
  signal n1021_o : std_logic;
  signal n1022_o : std_logic;
  signal n1023_o : std_logic;
  signal n1024_o : std_logic;
  signal n1025_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1026 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1029_o : std_logic;
  signal n1030_o : std_logic;
  signal n1031_o : std_logic;
  signal n1032_o : std_logic;
  signal n1033_o : std_logic;
  signal n1034_o : std_logic;
  signal n1035_o : std_logic_vector (1 downto 0);
  signal n1036_o : std_logic;
  signal n1037_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1038 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1041_o : std_logic;
  signal n1042_o : std_logic;
  signal n1043_o : std_logic;
  signal n1044_o : std_logic;
  signal n1045_o : std_logic;
  signal n1046_o : std_logic;
  signal n1047_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1048 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1051_o : std_logic;
  signal n1052_o : std_logic;
  signal n1053_o : std_logic;
  signal n1054_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1055_o : std_logic;
  signal n1056_o : std_logic;
  signal n1057_o : std_logic_vector (1 downto 0);
  signal n1058_o : std_logic;
  signal n1059_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1060 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1063_o : std_logic;
  signal n1064_o : std_logic;
  signal n1065_o : std_logic;
  signal n1066_o : std_logic;
  signal n1067_o : std_logic;
  signal n1068_o : std_logic;
  signal n1069_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1070 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic;
  signal n1076_o : std_logic;
  signal n1077_o : std_logic;
  signal n1078_o : std_logic;
  signal n1079_o : std_logic_vector (1 downto 0);
  signal n1080_o : std_logic;
  signal n1081_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1082 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1085_o : std_logic;
  signal n1086_o : std_logic;
  signal n1087_o : std_logic;
  signal n1088_o : std_logic;
  signal n1089_o : std_logic;
  signal n1090_o : std_logic;
  signal n1091_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1092 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1095_o : std_logic;
  signal n1096_o : std_logic;
  signal n1097_o : std_logic;
  signal n1098_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1099_o : std_logic;
  signal n1100_o : std_logic;
  signal n1101_o : std_logic_vector (1 downto 0);
  signal n1102_o : std_logic;
  signal n1103_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1104 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1107_o : std_logic;
  signal n1108_o : std_logic;
  signal n1109_o : std_logic;
  signal n1110_o : std_logic;
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1114 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal n1119_o : std_logic;
  signal n1120_o : std_logic;
  signal n1121_o : std_logic;
  signal n1122_o : std_logic;
  signal n1123_o : std_logic_vector (1 downto 0);
  signal n1124_o : std_logic;
  signal n1125_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1126 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1129_o : std_logic;
  signal n1130_o : std_logic;
  signal n1131_o : std_logic;
  signal n1132_o : std_logic;
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1136 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1139_o : std_logic;
  signal n1140_o : std_logic;
  signal n1141_o : std_logic;
  signal n1142_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1143_o : std_logic;
  signal n1144_o : std_logic;
  signal n1145_o : std_logic_vector (1 downto 0);
  signal n1146_o : std_logic;
  signal n1147_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1148 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1151_o : std_logic;
  signal n1152_o : std_logic;
  signal n1153_o : std_logic;
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1158 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1161_o : std_logic;
  signal n1162_o : std_logic;
  signal n1163_o : std_logic;
  signal n1164_o : std_logic;
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic_vector (1 downto 0);
  signal n1168_o : std_logic;
  signal n1169_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1170 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1173_o : std_logic;
  signal n1174_o : std_logic;
  signal n1175_o : std_logic;
  signal n1176_o : std_logic;
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1180 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1183_o : std_logic;
  signal n1184_o : std_logic;
  signal n1185_o : std_logic;
  signal n1186_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic_vector (1 downto 0);
  signal n1190_o : std_logic;
  signal n1191_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1192 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1195_o : std_logic;
  signal n1196_o : std_logic;
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal n1201_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1202 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic;
  signal n1208_o : std_logic;
  signal n1209_o : std_logic;
  signal n1210_o : std_logic;
  signal n1211_o : std_logic_vector (1 downto 0);
  signal n1212_o : std_logic;
  signal n1213_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1214 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1217_o : std_logic;
  signal n1218_o : std_logic;
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1224 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1227_o : std_logic;
  signal n1228_o : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1231_o : std_logic;
  signal n1232_o : std_logic;
  signal n1233_o : std_logic_vector (1 downto 0);
  signal n1234_o : std_logic;
  signal n1235_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1236 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1239_o : std_logic;
  signal n1240_o : std_logic;
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1246 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1249_o : std_logic;
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic_vector (1 downto 0);
  signal n1256_o : std_logic;
  signal n1257_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1258 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1261_o : std_logic;
  signal n1262_o : std_logic;
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1268 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1271_o : std_logic;
  signal n1272_o : std_logic;
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic_vector (1 downto 0);
  signal n1278_o : std_logic;
  signal n1279_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1280 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1283_o : std_logic;
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1290 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1293_o : std_logic;
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic_vector (1 downto 0);
  signal n1300_o : std_logic;
  signal n1301_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1302 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1305_o : std_logic;
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1312 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1315_o : std_logic;
  signal n1316_o : std_logic;
  signal n1317_o : std_logic;
  signal n1318_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic_vector (1 downto 0);
  signal n1322_o : std_logic;
  signal n1323_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1324 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1334 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal n1339_o : std_logic;
  signal n1340_o : std_logic;
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal n1343_o : std_logic_vector (1 downto 0);
  signal n1344_o : std_logic;
  signal n1345_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1346 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1349_o : std_logic;
  signal n1350_o : std_logic;
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1356 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1359_o : std_logic;
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic_vector (1 downto 0);
  signal n1366_o : std_logic;
  signal n1367_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1368 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic;
  signal n1374_o : std_logic;
  signal n1375_o : std_logic;
  signal n1376_o : std_logic;
  signal n1377_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1378 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal n1387_o : std_logic_vector (1 downto 0);
  signal n1388_o : std_logic;
  signal n1389_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1390 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal n1399_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1400 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic_vector (1 downto 0);
  signal n1410_o : std_logic;
  signal n1411_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1412 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1422 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic;
  signal n1428_o : std_logic;
  signal n1429_o : std_logic;
  signal n1430_o : std_logic;
  signal n1431_o : std_logic_vector (1 downto 0);
  signal n1432_o : std_logic;
  signal n1433_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1434 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1437_o : std_logic;
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1444 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1447_o : std_logic;
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1451_o : std_logic;
  signal n1452_o : std_logic;
  signal n1453_o : std_logic_vector (1 downto 0);
  signal n1454_o : std_logic;
  signal n1455_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1456 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1459_o : std_logic;
  signal n1460_o : std_logic;
  signal n1461_o : std_logic;
  signal n1462_o : std_logic;
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1466 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1469_o : std_logic;
  signal n1470_o : std_logic;
  signal n1471_o : std_logic;
  signal n1472_o : std_logic;
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic_vector (1 downto 0);
  signal n1476_o : std_logic;
  signal n1477_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1478 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1481_o : std_logic;
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal n1486_o : std_logic;
  signal n1487_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1488 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1491_o : std_logic;
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic_vector (1 downto 0);
  signal n1498_o : std_logic;
  signal n1499_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1500 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic;
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal n1509_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1510 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1513_o : std_logic;
  signal n1514_o : std_logic;
  signal n1515_o : std_logic;
  signal n1516_o : std_logic;
  signal n1517_o : std_logic;
  signal n1518_o : std_logic;
  signal n1519_o : std_logic_vector (1 downto 0);
  signal n1520_o : std_logic;
  signal n1521_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1522 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1525_o : std_logic;
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic;
  signal n1531_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1532 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1535_o : std_logic;
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n1539_o : std_logic;
  signal n1540_o : std_logic;
  signal n1541_o : std_logic_vector (1 downto 0);
  signal n1542_o : std_logic;
  signal n1543_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n1544 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1547_o : std_logic;
  signal n1548_o : std_logic;
  signal n1549_o : std_logic;
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n1554 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n1557_o : std_logic;
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal n1560_o : std_logic;
  signal n1561_o : std_logic;
  signal n1562_o : std_logic;
  signal n1563_o : std_logic_vector (1 downto 0);
  signal n1564_o : std_logic;
  signal n1565_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n1566 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1569_o : std_logic;
  signal n1570_o : std_logic;
  signal n1571_o : std_logic;
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n1576 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n1579_o : std_logic;
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic;
  signal n1585_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1586 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic_vector (1 downto 0);
  signal cnotea_n1593 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic_vector (17 downto 0);
  signal n1599_o : std_logic_vector (17 downto 0);
  signal n1600_o : std_logic_vector (17 downto 0);
  signal n1601_o : std_logic_vector (16 downto 0);
  signal n1602_o : std_logic_vector (16 downto 0);
  signal n1603_o : std_logic_vector (16 downto 0);
  signal n1604_o : std_logic_vector (16 downto 0);
  signal n1605_o : std_logic_vector (3 downto 0);
  signal n1606_o : std_logic_vector (3 downto 0);
  signal n1607_o : std_logic_vector (3 downto 0);
  signal n1608_o : std_logic_vector (3 downto 0);
  signal n1609_o : std_logic_vector (3 downto 0);
  signal n1610_o : std_logic_vector (3 downto 0);
  signal n1611_o : std_logic_vector (3 downto 0);
  signal n1612_o : std_logic_vector (3 downto 0);
  signal n1613_o : std_logic_vector (3 downto 0);
  signal n1614_o : std_logic_vector (3 downto 0);
  signal n1615_o : std_logic_vector (3 downto 0);
  signal n1616_o : std_logic_vector (3 downto 0);
  signal n1617_o : std_logic_vector (3 downto 0);
  signal n1618_o : std_logic_vector (3 downto 0);
  signal n1619_o : std_logic_vector (3 downto 0);
  signal n1620_o : std_logic_vector (3 downto 0);
  signal n1621_o : std_logic_vector (3 downto 0);
  signal n1622_o : std_logic_vector (3 downto 0);
  signal n1623_o : std_logic_vector (3 downto 0);
  signal n1624_o : std_logic_vector (3 downto 0);
  signal n1625_o : std_logic_vector (3 downto 0);
  signal n1626_o : std_logic_vector (3 downto 0);
  signal n1627_o : std_logic_vector (3 downto 0);
  signal n1628_o : std_logic_vector (3 downto 0);
  signal n1629_o : std_logic_vector (3 downto 0);
  signal n1630_o : std_logic_vector (3 downto 0);
  signal n1631_o : std_logic_vector (3 downto 0);
  signal n1632_o : std_logic_vector (3 downto 0);
  signal n1633_o : std_logic_vector (3 downto 0);
  signal n1634_o : std_logic_vector (3 downto 0);
  signal n1635_o : std_logic_vector (3 downto 0);
  signal n1636_o : std_logic_vector (3 downto 0);
  signal n1637_o : std_logic_vector (3 downto 0);
  signal n1638_o : std_logic_vector (3 downto 0);
  signal n1639_o : std_logic_vector (3 downto 0);
  signal n1640_o : std_logic_vector (3 downto 0);
  signal n1641_o : std_logic_vector (3 downto 0);
  signal n1642_o : std_logic_vector (3 downto 0);
  signal n1643_o : std_logic_vector (3 downto 0);
  signal n1644_o : std_logic_vector (3 downto 0);
  signal n1645_o : std_logic_vector (3 downto 0);
  signal n1646_o : std_logic_vector (3 downto 0);
  signal n1647_o : std_logic_vector (3 downto 0);
  signal n1648_o : std_logic_vector (3 downto 0);
  signal n1649_o : std_logic_vector (3 downto 0);
  signal n1650_o : std_logic_vector (3 downto 0);
  signal n1651_o : std_logic_vector (3 downto 0);
  signal n1652_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1598_o;
  b_out <= n1599_o;
  s <= n1600_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1601_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1602_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1603_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1604_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n861_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n868_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n862_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1590_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n855_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n856_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n857_o <= n855_o & n856_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n858 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n857_o,
    o => cnota_o);
  n861_o <= cnota_n858 (1);
  n862_o <= cnota_n858 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n863_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n864_o <= n863_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n865 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n864_o,
    o => cnotb_o);
  n868_o <= cnotb_n865 (1);
  n869_o <= cnotb_n865 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n870_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n871_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n872_o <= n870_o & n871_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n873 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n872_o,
    o => ccnotc_o);
  n876_o <= ccnotc_n873 (2);
  n877_o <= ccnotc_n873 (1);
  n878_o <= ccnotc_n873 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1605_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1606_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1607_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n879_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n880_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n881_o <= n879_o & n880_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n882_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n883_o <= n881_o & n882_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n884 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n883_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n887_o <= gen1_n1_ccnot1_n884 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n888_o <= gen1_n1_ccnot1_n884 (1);
  n889_o <= gen1_n1_ccnot1_n884 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n890_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n891_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n892_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n893_o <= n891_o & n892_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n894 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n893_o,
    o => gen1_n1_cnot1_o);
  n897_o <= gen1_n1_cnot1_n894 (1);
  n898_o <= gen1_n1_cnot1_n894 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n899_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n900_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n901_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n902_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n903_o <= n901_o & n902_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n904_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n905_o <= n903_o & n904_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n906 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n905_o,
    o => gen1_n1_ccnot2_o);
  n909_o <= gen1_n1_ccnot2_n906 (2);
  n910_o <= gen1_n1_ccnot2_n906 (1);
  n911_o <= gen1_n1_ccnot2_n906 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n912_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n913_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n914_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n915_o <= n913_o & n914_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n916 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n915_o,
    o => gen1_n1_cnot2_o);
  n919_o <= gen1_n1_cnot2_n916 (1);
  n920_o <= gen1_n1_cnot2_n916 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n921_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n922_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1608_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1609_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1610_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n923_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n924_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n925_o <= n923_o & n924_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n926_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n927_o <= n925_o & n926_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n928 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n927_o,
    o => gen1_n2_ccnot1_o);
  n931_o <= gen1_n2_ccnot1_n928 (2);
  n932_o <= gen1_n2_ccnot1_n928 (1);
  n933_o <= gen1_n2_ccnot1_n928 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n934_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n935_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n936_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n937_o <= n935_o & n936_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n938 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n937_o,
    o => gen1_n2_cnot1_o);
  n941_o <= gen1_n2_cnot1_n938 (1);
  n942_o <= gen1_n2_cnot1_n938 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n943_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n944_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n945_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n946_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n947_o <= n945_o & n946_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n948_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n949_o <= n947_o & n948_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n950 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n949_o,
    o => gen1_n2_ccnot2_o);
  n953_o <= gen1_n2_ccnot2_n950 (2);
  n954_o <= gen1_n2_ccnot2_n950 (1);
  n955_o <= gen1_n2_ccnot2_n950 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n956_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n957_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n958_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n959_o <= n957_o & n958_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n960 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n959_o,
    o => gen1_n2_cnot2_o);
  n963_o <= gen1_n2_cnot2_n960 (1);
  n964_o <= gen1_n2_cnot2_n960 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n965_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n966_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1611_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1612_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1613_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n967_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n968_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n969_o <= n967_o & n968_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n970_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n971_o <= n969_o & n970_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n972 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n971_o,
    o => gen1_n3_ccnot1_o);
  n975_o <= gen1_n3_ccnot1_n972 (2);
  n976_o <= gen1_n3_ccnot1_n972 (1);
  n977_o <= gen1_n3_ccnot1_n972 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n978_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n979_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n980_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n981_o <= n979_o & n980_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n982 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n981_o,
    o => gen1_n3_cnot1_o);
  n985_o <= gen1_n3_cnot1_n982 (1);
  n986_o <= gen1_n3_cnot1_n982 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n987_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n988_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n989_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n990_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n991_o <= n989_o & n990_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n992_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n993_o <= n991_o & n992_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n994 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n993_o,
    o => gen1_n3_ccnot2_o);
  n997_o <= gen1_n3_ccnot2_n994 (2);
  n998_o <= gen1_n3_ccnot2_n994 (1);
  n999_o <= gen1_n3_ccnot2_n994 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1000_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1001_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1002_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1003_o <= n1001_o & n1002_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1004 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1003_o,
    o => gen1_n3_cnot2_o);
  n1007_o <= gen1_n3_cnot2_n1004 (1);
  n1008_o <= gen1_n3_cnot2_n1004 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1009_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1010_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1614_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1615_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1616_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1011_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1012_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1013_o <= n1011_o & n1012_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1014_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1015_o <= n1013_o & n1014_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1016 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1015_o,
    o => gen1_n4_ccnot1_o);
  n1019_o <= gen1_n4_ccnot1_n1016 (2);
  n1020_o <= gen1_n4_ccnot1_n1016 (1);
  n1021_o <= gen1_n4_ccnot1_n1016 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1022_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1023_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1024_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1025_o <= n1023_o & n1024_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1026 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1025_o,
    o => gen1_n4_cnot1_o);
  n1029_o <= gen1_n4_cnot1_n1026 (1);
  n1030_o <= gen1_n4_cnot1_n1026 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1031_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1032_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1033_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1034_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1035_o <= n1033_o & n1034_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1036_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1037_o <= n1035_o & n1036_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1038 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1037_o,
    o => gen1_n4_ccnot2_o);
  n1041_o <= gen1_n4_ccnot2_n1038 (2);
  n1042_o <= gen1_n4_ccnot2_n1038 (1);
  n1043_o <= gen1_n4_ccnot2_n1038 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1044_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1045_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1046_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1047_o <= n1045_o & n1046_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1048 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1047_o,
    o => gen1_n4_cnot2_o);
  n1051_o <= gen1_n4_cnot2_n1048 (1);
  n1052_o <= gen1_n4_cnot2_n1048 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1053_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1054_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1617_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1618_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1619_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1055_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1056_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1057_o <= n1055_o & n1056_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1058_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1059_o <= n1057_o & n1058_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1060 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1059_o,
    o => gen1_n5_ccnot1_o);
  n1063_o <= gen1_n5_ccnot1_n1060 (2);
  n1064_o <= gen1_n5_ccnot1_n1060 (1);
  n1065_o <= gen1_n5_ccnot1_n1060 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1066_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1067_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1068_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1069_o <= n1067_o & n1068_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1070 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1069_o,
    o => gen1_n5_cnot1_o);
  n1073_o <= gen1_n5_cnot1_n1070 (1);
  n1074_o <= gen1_n5_cnot1_n1070 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1075_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1076_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1077_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1078_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1079_o <= n1077_o & n1078_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1080_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1081_o <= n1079_o & n1080_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1082 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1081_o,
    o => gen1_n5_ccnot2_o);
  n1085_o <= gen1_n5_ccnot2_n1082 (2);
  n1086_o <= gen1_n5_ccnot2_n1082 (1);
  n1087_o <= gen1_n5_ccnot2_n1082 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1088_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1089_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1090_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1091_o <= n1089_o & n1090_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1092 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1091_o,
    o => gen1_n5_cnot2_o);
  n1095_o <= gen1_n5_cnot2_n1092 (1);
  n1096_o <= gen1_n5_cnot2_n1092 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1097_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1098_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1620_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1621_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1622_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1099_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1100_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1101_o <= n1099_o & n1100_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1102_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1103_o <= n1101_o & n1102_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1104 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1103_o,
    o => gen1_n6_ccnot1_o);
  n1107_o <= gen1_n6_ccnot1_n1104 (2);
  n1108_o <= gen1_n6_ccnot1_n1104 (1);
  n1109_o <= gen1_n6_ccnot1_n1104 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1110_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1111_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1112_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1113_o <= n1111_o & n1112_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1114 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1113_o,
    o => gen1_n6_cnot1_o);
  n1117_o <= gen1_n6_cnot1_n1114 (1);
  n1118_o <= gen1_n6_cnot1_n1114 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1119_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1120_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1121_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1122_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1123_o <= n1121_o & n1122_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1124_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1125_o <= n1123_o & n1124_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1126 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1125_o,
    o => gen1_n6_ccnot2_o);
  n1129_o <= gen1_n6_ccnot2_n1126 (2);
  n1130_o <= gen1_n6_ccnot2_n1126 (1);
  n1131_o <= gen1_n6_ccnot2_n1126 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1132_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1133_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1134_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1135_o <= n1133_o & n1134_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1136 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1135_o,
    o => gen1_n6_cnot2_o);
  n1139_o <= gen1_n6_cnot2_n1136 (1);
  n1140_o <= gen1_n6_cnot2_n1136 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1141_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1142_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1623_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1624_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1625_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1143_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1144_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1145_o <= n1143_o & n1144_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1146_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1147_o <= n1145_o & n1146_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1148 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1147_o,
    o => gen1_n7_ccnot1_o);
  n1151_o <= gen1_n7_ccnot1_n1148 (2);
  n1152_o <= gen1_n7_ccnot1_n1148 (1);
  n1153_o <= gen1_n7_ccnot1_n1148 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1154_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1155_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1156_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1157_o <= n1155_o & n1156_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1158 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1157_o,
    o => gen1_n7_cnot1_o);
  n1161_o <= gen1_n7_cnot1_n1158 (1);
  n1162_o <= gen1_n7_cnot1_n1158 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1163_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1164_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1165_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1166_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1167_o <= n1165_o & n1166_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1168_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1169_o <= n1167_o & n1168_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1170 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1169_o,
    o => gen1_n7_ccnot2_o);
  n1173_o <= gen1_n7_ccnot2_n1170 (2);
  n1174_o <= gen1_n7_ccnot2_n1170 (1);
  n1175_o <= gen1_n7_ccnot2_n1170 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1176_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1177_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1178_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1179_o <= n1177_o & n1178_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1180 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1179_o,
    o => gen1_n7_cnot2_o);
  n1183_o <= gen1_n7_cnot2_n1180 (1);
  n1184_o <= gen1_n7_cnot2_n1180 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1185_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1186_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1626_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1627_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1628_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1187_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1188_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1189_o <= n1187_o & n1188_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1190_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1191_o <= n1189_o & n1190_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1192 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1191_o,
    o => gen1_n8_ccnot1_o);
  n1195_o <= gen1_n8_ccnot1_n1192 (2);
  n1196_o <= gen1_n8_ccnot1_n1192 (1);
  n1197_o <= gen1_n8_ccnot1_n1192 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1198_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1199_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1200_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1201_o <= n1199_o & n1200_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1202 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1201_o,
    o => gen1_n8_cnot1_o);
  n1205_o <= gen1_n8_cnot1_n1202 (1);
  n1206_o <= gen1_n8_cnot1_n1202 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1207_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1208_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1209_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1210_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1211_o <= n1209_o & n1210_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1212_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1213_o <= n1211_o & n1212_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1214 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1213_o,
    o => gen1_n8_ccnot2_o);
  n1217_o <= gen1_n8_ccnot2_n1214 (2);
  n1218_o <= gen1_n8_ccnot2_n1214 (1);
  n1219_o <= gen1_n8_ccnot2_n1214 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1220_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1221_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1222_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1223_o <= n1221_o & n1222_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1224 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1223_o,
    o => gen1_n8_cnot2_o);
  n1227_o <= gen1_n8_cnot2_n1224 (1);
  n1228_o <= gen1_n8_cnot2_n1224 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1229_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1230_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1629_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1630_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1631_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1231_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1232_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1233_o <= n1231_o & n1232_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1234_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1235_o <= n1233_o & n1234_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1236 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1235_o,
    o => gen1_n9_ccnot1_o);
  n1239_o <= gen1_n9_ccnot1_n1236 (2);
  n1240_o <= gen1_n9_ccnot1_n1236 (1);
  n1241_o <= gen1_n9_ccnot1_n1236 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1242_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1243_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1244_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1245_o <= n1243_o & n1244_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1246 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1245_o,
    o => gen1_n9_cnot1_o);
  n1249_o <= gen1_n9_cnot1_n1246 (1);
  n1250_o <= gen1_n9_cnot1_n1246 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1251_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1252_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1253_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1254_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1255_o <= n1253_o & n1254_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1256_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1257_o <= n1255_o & n1256_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1258 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1257_o,
    o => gen1_n9_ccnot2_o);
  n1261_o <= gen1_n9_ccnot2_n1258 (2);
  n1262_o <= gen1_n9_ccnot2_n1258 (1);
  n1263_o <= gen1_n9_ccnot2_n1258 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1264_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1265_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1266_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1267_o <= n1265_o & n1266_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1268 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1267_o,
    o => gen1_n9_cnot2_o);
  n1271_o <= gen1_n9_cnot2_n1268 (1);
  n1272_o <= gen1_n9_cnot2_n1268 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1273_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1274_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1632_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1633_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1634_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1275_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1276_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1277_o <= n1275_o & n1276_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1278_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1279_o <= n1277_o & n1278_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1280 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1279_o,
    o => gen1_n10_ccnot1_o);
  n1283_o <= gen1_n10_ccnot1_n1280 (2);
  n1284_o <= gen1_n10_ccnot1_n1280 (1);
  n1285_o <= gen1_n10_ccnot1_n1280 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1286_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1287_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1288_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1289_o <= n1287_o & n1288_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1290 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1289_o,
    o => gen1_n10_cnot1_o);
  n1293_o <= gen1_n10_cnot1_n1290 (1);
  n1294_o <= gen1_n10_cnot1_n1290 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1295_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1296_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1297_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1298_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1299_o <= n1297_o & n1298_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1300_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1301_o <= n1299_o & n1300_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1302 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1301_o,
    o => gen1_n10_ccnot2_o);
  n1305_o <= gen1_n10_ccnot2_n1302 (2);
  n1306_o <= gen1_n10_ccnot2_n1302 (1);
  n1307_o <= gen1_n10_ccnot2_n1302 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1308_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1309_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1310_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1311_o <= n1309_o & n1310_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1312 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1311_o,
    o => gen1_n10_cnot2_o);
  n1315_o <= gen1_n10_cnot2_n1312 (1);
  n1316_o <= gen1_n10_cnot2_n1312 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1317_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1318_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1635_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1636_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1637_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1319_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1320_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1321_o <= n1319_o & n1320_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1322_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1323_o <= n1321_o & n1322_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1324 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1323_o,
    o => gen1_n11_ccnot1_o);
  n1327_o <= gen1_n11_ccnot1_n1324 (2);
  n1328_o <= gen1_n11_ccnot1_n1324 (1);
  n1329_o <= gen1_n11_ccnot1_n1324 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1330_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1331_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1332_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1333_o <= n1331_o & n1332_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1334 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1333_o,
    o => gen1_n11_cnot1_o);
  n1337_o <= gen1_n11_cnot1_n1334 (1);
  n1338_o <= gen1_n11_cnot1_n1334 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1339_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1340_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1341_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1342_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1343_o <= n1341_o & n1342_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1344_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1345_o <= n1343_o & n1344_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1346 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1345_o,
    o => gen1_n11_ccnot2_o);
  n1349_o <= gen1_n11_ccnot2_n1346 (2);
  n1350_o <= gen1_n11_ccnot2_n1346 (1);
  n1351_o <= gen1_n11_ccnot2_n1346 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1352_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1353_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1354_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1355_o <= n1353_o & n1354_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1356 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1355_o,
    o => gen1_n11_cnot2_o);
  n1359_o <= gen1_n11_cnot2_n1356 (1);
  n1360_o <= gen1_n11_cnot2_n1356 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1361_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1362_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1638_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1639_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1640_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1363_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1364_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1365_o <= n1363_o & n1364_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1366_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1367_o <= n1365_o & n1366_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1368 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1367_o,
    o => gen1_n12_ccnot1_o);
  n1371_o <= gen1_n12_ccnot1_n1368 (2);
  n1372_o <= gen1_n12_ccnot1_n1368 (1);
  n1373_o <= gen1_n12_ccnot1_n1368 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1374_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1375_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1376_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1377_o <= n1375_o & n1376_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1378 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1377_o,
    o => gen1_n12_cnot1_o);
  n1381_o <= gen1_n12_cnot1_n1378 (1);
  n1382_o <= gen1_n12_cnot1_n1378 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1383_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1384_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1385_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1386_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1387_o <= n1385_o & n1386_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1388_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1389_o <= n1387_o & n1388_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1390 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1389_o,
    o => gen1_n12_ccnot2_o);
  n1393_o <= gen1_n12_ccnot2_n1390 (2);
  n1394_o <= gen1_n12_ccnot2_n1390 (1);
  n1395_o <= gen1_n12_ccnot2_n1390 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1396_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1397_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1398_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1399_o <= n1397_o & n1398_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1400 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1399_o,
    o => gen1_n12_cnot2_o);
  n1403_o <= gen1_n12_cnot2_n1400 (1);
  n1404_o <= gen1_n12_cnot2_n1400 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1405_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1406_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1641_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1642_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1643_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1407_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1408_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1409_o <= n1407_o & n1408_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1410_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1411_o <= n1409_o & n1410_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1412 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1411_o,
    o => gen1_n13_ccnot1_o);
  n1415_o <= gen1_n13_ccnot1_n1412 (2);
  n1416_o <= gen1_n13_ccnot1_n1412 (1);
  n1417_o <= gen1_n13_ccnot1_n1412 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1418_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1419_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1420_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1421_o <= n1419_o & n1420_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1422 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1421_o,
    o => gen1_n13_cnot1_o);
  n1425_o <= gen1_n13_cnot1_n1422 (1);
  n1426_o <= gen1_n13_cnot1_n1422 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1427_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1428_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1429_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1430_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1431_o <= n1429_o & n1430_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1432_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1433_o <= n1431_o & n1432_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1434 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1433_o,
    o => gen1_n13_ccnot2_o);
  n1437_o <= gen1_n13_ccnot2_n1434 (2);
  n1438_o <= gen1_n13_ccnot2_n1434 (1);
  n1439_o <= gen1_n13_ccnot2_n1434 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1440_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1441_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1442_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1443_o <= n1441_o & n1442_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1444 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1443_o,
    o => gen1_n13_cnot2_o);
  n1447_o <= gen1_n13_cnot2_n1444 (1);
  n1448_o <= gen1_n13_cnot2_n1444 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1449_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1450_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1644_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1645_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1646_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1451_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1452_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1453_o <= n1451_o & n1452_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1454_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1455_o <= n1453_o & n1454_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1456 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1455_o,
    o => gen1_n14_ccnot1_o);
  n1459_o <= gen1_n14_ccnot1_n1456 (2);
  n1460_o <= gen1_n14_ccnot1_n1456 (1);
  n1461_o <= gen1_n14_ccnot1_n1456 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1462_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1463_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1464_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1465_o <= n1463_o & n1464_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1466 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1465_o,
    o => gen1_n14_cnot1_o);
  n1469_o <= gen1_n14_cnot1_n1466 (1);
  n1470_o <= gen1_n14_cnot1_n1466 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1471_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1472_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1473_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1474_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1475_o <= n1473_o & n1474_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1476_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1477_o <= n1475_o & n1476_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1478 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1477_o,
    o => gen1_n14_ccnot2_o);
  n1481_o <= gen1_n14_ccnot2_n1478 (2);
  n1482_o <= gen1_n14_ccnot2_n1478 (1);
  n1483_o <= gen1_n14_ccnot2_n1478 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1484_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1485_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1486_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1487_o <= n1485_o & n1486_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1488 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1487_o,
    o => gen1_n14_cnot2_o);
  n1491_o <= gen1_n14_cnot2_n1488 (1);
  n1492_o <= gen1_n14_cnot2_n1488 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1493_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1494_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1647_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1648_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1649_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1495_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1496_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1497_o <= n1495_o & n1496_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1498_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1499_o <= n1497_o & n1498_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1500 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1499_o,
    o => gen1_n15_ccnot1_o);
  n1503_o <= gen1_n15_ccnot1_n1500 (2);
  n1504_o <= gen1_n15_ccnot1_n1500 (1);
  n1505_o <= gen1_n15_ccnot1_n1500 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1506_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1507_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1508_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1509_o <= n1507_o & n1508_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1510 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1509_o,
    o => gen1_n15_cnot1_o);
  n1513_o <= gen1_n15_cnot1_n1510 (1);
  n1514_o <= gen1_n15_cnot1_n1510 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1515_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1516_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1517_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1518_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1519_o <= n1517_o & n1518_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1520_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1521_o <= n1519_o & n1520_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1522 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1521_o,
    o => gen1_n15_ccnot2_o);
  n1525_o <= gen1_n15_ccnot2_n1522 (2);
  n1526_o <= gen1_n15_ccnot2_n1522 (1);
  n1527_o <= gen1_n15_ccnot2_n1522 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1528_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1529_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1530_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1531_o <= n1529_o & n1530_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1532 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1531_o,
    o => gen1_n15_cnot2_o);
  n1535_o <= gen1_n15_cnot2_n1532 (1);
  n1536_o <= gen1_n15_cnot2_n1532 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1537_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1538_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n1650_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n1651_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n1652_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1539_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1540_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1541_o <= n1539_o & n1540_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1542_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1543_o <= n1541_o & n1542_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n1544 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n1543_o,
    o => gen1_n16_ccnot1_o);
  n1547_o <= gen1_n16_ccnot1_n1544 (2);
  n1548_o <= gen1_n16_ccnot1_n1544 (1);
  n1549_o <= gen1_n16_ccnot1_n1544 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1550_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1551_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1552_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1553_o <= n1551_o & n1552_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n1554 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n1553_o,
    o => gen1_n16_cnot1_o);
  n1557_o <= gen1_n16_cnot1_n1554 (1);
  n1558_o <= gen1_n16_cnot1_n1554 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1559_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1560_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1561_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1562_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1563_o <= n1561_o & n1562_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1564_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1565_o <= n1563_o & n1564_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n1566 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n1565_o,
    o => gen1_n16_ccnot2_o);
  n1569_o <= gen1_n16_ccnot2_n1566 (2);
  n1570_o <= gen1_n16_ccnot2_n1566 (1);
  n1571_o <= gen1_n16_ccnot2_n1566 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1572_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1573_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1574_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1575_o <= n1573_o & n1574_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n1576 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n1575_o,
    o => gen1_n16_cnot2_o);
  n1579_o <= gen1_n16_cnot2_n1576 (1);
  n1580_o <= gen1_n16_cnot2_n1576 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1581_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1582_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1583_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1584_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1585_o <= n1583_o & n1584_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1586 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1585_o,
    o => cnoteb_o);
  n1589_o <= cnoteb_n1586 (1);
  n1590_o <= cnoteb_n1586 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1591_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1592_o <= n1591_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1593 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1592_o,
    o => cnotea_o);
  n1596_o <= cnotea_n1593 (1);
  n1597_o <= cnotea_n1593 (0);
  n1598_o <= n1596_o & a_s;
  n1599_o <= n1589_o & b_s;
  n1600_o <= n1597_o & s_s;
  n1601_o <= n1579_o & n1535_o & n1491_o & n1447_o & n1403_o & n1359_o & n1315_o & n1271_o & n1227_o & n1183_o & n1139_o & n1095_o & n1051_o & n1007_o & n963_o & n919_o & n876_o;
  n1602_o <= n1581_o & n1537_o & n1493_o & n1449_o & n1405_o & n1361_o & n1317_o & n1273_o & n1229_o & n1185_o & n1141_o & n1097_o & n1053_o & n1009_o & n965_o & n921_o & n877_o;
  n1603_o <= n1580_o & n1536_o & n1492_o & n1448_o & n1404_o & n1360_o & n1316_o & n1272_o & n1228_o & n1184_o & n1140_o & n1096_o & n1052_o & n1008_o & n964_o & n920_o & n869_o;
  n1604_o <= n1582_o & n1538_o & n1494_o & n1450_o & n1406_o & n1362_o & n1318_o & n1274_o & n1230_o & n1186_o & n1142_o & n1098_o & n1054_o & n1010_o & n966_o & n922_o & n878_o;
  n1605_o <= n889_o & n888_o & n887_o & n890_o;
  n1606_o <= n900_o & n898_o & n897_o & n899_o;
  n1607_o <= n911_o & n910_o & n912_o & n909_o;
  n1608_o <= n933_o & n932_o & n931_o & n934_o;
  n1609_o <= n944_o & n942_o & n941_o & n943_o;
  n1610_o <= n955_o & n954_o & n956_o & n953_o;
  n1611_o <= n977_o & n976_o & n975_o & n978_o;
  n1612_o <= n988_o & n986_o & n985_o & n987_o;
  n1613_o <= n999_o & n998_o & n1000_o & n997_o;
  n1614_o <= n1021_o & n1020_o & n1019_o & n1022_o;
  n1615_o <= n1032_o & n1030_o & n1029_o & n1031_o;
  n1616_o <= n1043_o & n1042_o & n1044_o & n1041_o;
  n1617_o <= n1065_o & n1064_o & n1063_o & n1066_o;
  n1618_o <= n1076_o & n1074_o & n1073_o & n1075_o;
  n1619_o <= n1087_o & n1086_o & n1088_o & n1085_o;
  n1620_o <= n1109_o & n1108_o & n1107_o & n1110_o;
  n1621_o <= n1120_o & n1118_o & n1117_o & n1119_o;
  n1622_o <= n1131_o & n1130_o & n1132_o & n1129_o;
  n1623_o <= n1153_o & n1152_o & n1151_o & n1154_o;
  n1624_o <= n1164_o & n1162_o & n1161_o & n1163_o;
  n1625_o <= n1175_o & n1174_o & n1176_o & n1173_o;
  n1626_o <= n1197_o & n1196_o & n1195_o & n1198_o;
  n1627_o <= n1208_o & n1206_o & n1205_o & n1207_o;
  n1628_o <= n1219_o & n1218_o & n1220_o & n1217_o;
  n1629_o <= n1241_o & n1240_o & n1239_o & n1242_o;
  n1630_o <= n1252_o & n1250_o & n1249_o & n1251_o;
  n1631_o <= n1263_o & n1262_o & n1264_o & n1261_o;
  n1632_o <= n1285_o & n1284_o & n1283_o & n1286_o;
  n1633_o <= n1296_o & n1294_o & n1293_o & n1295_o;
  n1634_o <= n1307_o & n1306_o & n1308_o & n1305_o;
  n1635_o <= n1329_o & n1328_o & n1327_o & n1330_o;
  n1636_o <= n1340_o & n1338_o & n1337_o & n1339_o;
  n1637_o <= n1351_o & n1350_o & n1352_o & n1349_o;
  n1638_o <= n1373_o & n1372_o & n1371_o & n1374_o;
  n1639_o <= n1384_o & n1382_o & n1381_o & n1383_o;
  n1640_o <= n1395_o & n1394_o & n1396_o & n1393_o;
  n1641_o <= n1417_o & n1416_o & n1415_o & n1418_o;
  n1642_o <= n1428_o & n1426_o & n1425_o & n1427_o;
  n1643_o <= n1439_o & n1438_o & n1440_o & n1437_o;
  n1644_o <= n1461_o & n1460_o & n1459_o & n1462_o;
  n1645_o <= n1472_o & n1470_o & n1469_o & n1471_o;
  n1646_o <= n1483_o & n1482_o & n1484_o & n1481_o;
  n1647_o <= n1505_o & n1504_o & n1503_o & n1506_o;
  n1648_o <= n1516_o & n1514_o & n1513_o & n1515_o;
  n1649_o <= n1527_o & n1526_o & n1528_o & n1525_o;
  n1650_o <= n1549_o & n1548_o & n1547_o & n1550_o;
  n1651_o <= n1560_o & n1558_o & n1557_o & n1559_o;
  n1652_o <= n1571_o & n1570_o & n1572_o & n1569_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_6 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_6;

architecture rtl of cordich_stage_16_6 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n747_o : std_logic_vector (17 downto 0);
  signal add1_n748 : std_logic_vector (17 downto 0);
  signal add1_n749 : std_logic_vector (17 downto 0);
  signal add1_n750 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n757_o : std_logic;
  signal addsub_n758 : std_logic;
  signal addsub_n759 : std_logic_vector (17 downto 0);
  signal addsub_n760 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n767_o : std_logic;
  signal cnotr1_n768 : std_logic;
  signal cnotr1_n769 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n774_o : std_logic;
  signal cnotr2_n775 : std_logic;
  signal cnotr2_n776 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n781_o : std_logic;
  signal n782_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n783 : std_logic;
  signal gen0_cnotr3_n784 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n789_o : std_logic_vector (10 downto 0);
  signal n790_o : std_logic;
  signal n791_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n792 : std_logic;
  signal gen0_cnotr4_n793 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n798_o : std_logic_vector (10 downto 0);
  signal n799_o : std_logic_vector (5 downto 0);
  signal n800_o : std_logic_vector (16 downto 0);
  signal n801_o : std_logic;
  signal gen0_cnotr5_n802 : std_logic;
  signal gen0_cnotr5_n803 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n808_o : std_logic_vector (10 downto 0);
  signal n809_o : std_logic_vector (5 downto 0);
  signal n810_o : std_logic;
  signal n811_o : std_logic_vector (15 downto 0);
  signal n812_o : std_logic_vector (16 downto 0);
  signal add2_n813 : std_logic_vector (16 downto 0);
  signal add2_n814 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n819_o : std_logic;
  signal n820_o : std_logic;
  signal n821_o : std_logic;
  signal n822_o : std_logic;
  signal n823_o : std_logic;
  signal cnotr6_n824 : std_logic;
  signal cnotr6_n825 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n830_o : std_logic;
  signal n831_o : std_logic_vector (15 downto 0);
  signal cnotr7_n832 : std_logic;
  signal cnotr7_n833 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n838_o : std_logic;
  signal alut1_n839 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n842 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n845_o : std_logic_vector (24 downto 0);
  signal n846_o : std_logic_vector (16 downto 0);
  signal n847_o : std_logic_vector (17 downto 0);
  signal n848_o : std_logic_vector (17 downto 0);
  signal n849_o : std_logic_vector (17 downto 0);
  signal n850_o : std_logic_vector (5 downto 0);
begin
  g <= n845_o;
  a_out <= add2_n814;
  c_out <= n846_o;
  x_out <= add1_n750;
  y_out <= addsub_n760;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n748; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n847_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n848_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n769; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n749; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n776; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n849_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n850_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n839; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n825; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n813; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n842; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n793; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n812_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n747_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n748 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n749 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n750 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n747_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n757_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n758 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n759 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n760 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n757_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n767_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n768 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n769 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n767_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n774_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n775 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n776 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n774_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n781_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n782_o <= w (24 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n783 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n784 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n781_o,
    i => n782_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n789_o <= y (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n790_o <= y_4 (11);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n791_o <= y_4 (17 downto 12);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n792 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n793 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n790_o,
    i => n791_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n798_o <= y_4 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n799_o <= y (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n800_o <= n798_o & n799_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n801_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n802 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n803 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n801_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n808_o <= x_1 (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n809_o <= x_1 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n810_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n811_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n812_o <= n810_o & n811_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n813 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n814 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n819_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n820_o <= not n819_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n821_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n822_o <= not n821_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n823_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n824 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n825 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n823_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n830_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n831_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n832 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n833 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n830_o,
    i => n831_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n838_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n839 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n842 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_6 port map (
    i => c_3,
    o => alut2_o);
  n845_o <= n809_o & addsub_n759 & cnotr7_n832;
  n846_o <= cnotr7_n833 & n838_o;
  n847_o <= gen0_cnotr5_n803 & gen0_cnotr5_n802 & n808_o;
  n848_o <= gen0_cnotr3_n784 & gen0_cnotr3_n783 & n789_o;
  n849_o <= gen0_cnotr4_n792 & n800_o;
  n850_o <= addsub_n758 & n822_o & cnotr6_n824 & n820_o & cnotr2_n775 & cnotr1_n768;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_5 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_5;

architecture rtl of cordich_stage_16_5 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n637_o : std_logic_vector (17 downto 0);
  signal add1_n638 : std_logic_vector (17 downto 0);
  signal add1_n639 : std_logic_vector (17 downto 0);
  signal add1_n640 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n647_o : std_logic;
  signal addsub_n648 : std_logic;
  signal addsub_n649 : std_logic_vector (17 downto 0);
  signal addsub_n650 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n657_o : std_logic;
  signal cnotr1_n658 : std_logic;
  signal cnotr1_n659 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n664_o : std_logic;
  signal cnotr2_n665 : std_logic;
  signal cnotr2_n666 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n671_o : std_logic;
  signal n672_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n673 : std_logic;
  signal gen0_cnotr3_n674 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n679_o : std_logic_vector (11 downto 0);
  signal n680_o : std_logic;
  signal n681_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n682 : std_logic;
  signal gen0_cnotr4_n683 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n688_o : std_logic_vector (11 downto 0);
  signal n689_o : std_logic_vector (4 downto 0);
  signal n690_o : std_logic_vector (16 downto 0);
  signal n691_o : std_logic;
  signal gen0_cnotr5_n692 : std_logic;
  signal gen0_cnotr5_n693 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n698_o : std_logic_vector (11 downto 0);
  signal n699_o : std_logic_vector (4 downto 0);
  signal n700_o : std_logic;
  signal n701_o : std_logic_vector (15 downto 0);
  signal n702_o : std_logic_vector (16 downto 0);
  signal add2_n703 : std_logic_vector (16 downto 0);
  signal add2_n704 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n709_o : std_logic;
  signal n710_o : std_logic;
  signal n711_o : std_logic;
  signal n712_o : std_logic;
  signal n713_o : std_logic;
  signal cnotr6_n714 : std_logic;
  signal cnotr6_n715 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n720_o : std_logic;
  signal n721_o : std_logic_vector (15 downto 0);
  signal cnotr7_n722 : std_logic;
  signal cnotr7_n723 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n728_o : std_logic;
  signal alut1_n729 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n732 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n735_o : std_logic_vector (23 downto 0);
  signal n736_o : std_logic_vector (16 downto 0);
  signal n737_o : std_logic_vector (17 downto 0);
  signal n738_o : std_logic_vector (17 downto 0);
  signal n739_o : std_logic_vector (17 downto 0);
  signal n740_o : std_logic_vector (5 downto 0);
begin
  g <= n735_o;
  a_out <= add2_n704;
  c_out <= n736_o;
  x_out <= add1_n640;
  y_out <= addsub_n650;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n638; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n737_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n738_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n659; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n639; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n666; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n739_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n740_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n729; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n715; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n703; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n732; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n683; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n702_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n637_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n638 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n639 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n640 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n637_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n647_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n648 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n649 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n650 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n647_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n657_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n658 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n659 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n657_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n664_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n665 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n666 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n664_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n671_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n672_o <= w (23 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n673 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n674 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n671_o,
    i => n672_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n679_o <= y (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n680_o <= y_4 (12);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n681_o <= y_4 (17 downto 13);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n682 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n683 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n680_o,
    i => n681_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n688_o <= y_4 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n689_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n690_o <= n688_o & n689_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n691_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n692 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n693 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n691_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n698_o <= x_1 (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n699_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n700_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n701_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n702_o <= n700_o & n701_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n703 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n704 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n709_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n710_o <= not n709_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n711_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n712_o <= not n711_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n713_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n714 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n715 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n713_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n720_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n721_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n722 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n723 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n720_o,
    i => n721_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n728_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n729 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n732 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_5 port map (
    i => c_3,
    o => alut2_o);
  n735_o <= n699_o & addsub_n649 & cnotr7_n722;
  n736_o <= cnotr7_n723 & n728_o;
  n737_o <= gen0_cnotr5_n693 & gen0_cnotr5_n692 & n698_o;
  n738_o <= gen0_cnotr3_n674 & gen0_cnotr3_n673 & n679_o;
  n739_o <= gen0_cnotr4_n682 & n690_o;
  n740_o <= addsub_n648 & n712_o & cnotr6_n714 & n710_o & cnotr2_n665 & cnotr1_n658;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_4 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_4;

architecture rtl of cordich_stage_16_4 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n527_o : std_logic_vector (17 downto 0);
  signal add1_n528 : std_logic_vector (17 downto 0);
  signal add1_n529 : std_logic_vector (17 downto 0);
  signal add1_n530 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n537_o : std_logic;
  signal addsub_n538 : std_logic;
  signal addsub_n539 : std_logic_vector (17 downto 0);
  signal addsub_n540 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n547_o : std_logic;
  signal cnotr1_n548 : std_logic;
  signal cnotr1_n549 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n554_o : std_logic;
  signal cnotr2_n555 : std_logic;
  signal cnotr2_n556 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n561_o : std_logic;
  signal n562_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n563 : std_logic;
  signal gen0_cnotr3_n564 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n569_o : std_logic_vector (12 downto 0);
  signal n570_o : std_logic;
  signal n571_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n572 : std_logic;
  signal gen0_cnotr4_n573 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n578_o : std_logic_vector (12 downto 0);
  signal n579_o : std_logic_vector (3 downto 0);
  signal n580_o : std_logic_vector (16 downto 0);
  signal n581_o : std_logic;
  signal gen0_cnotr5_n582 : std_logic;
  signal gen0_cnotr5_n583 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n588_o : std_logic_vector (12 downto 0);
  signal n589_o : std_logic_vector (3 downto 0);
  signal n590_o : std_logic;
  signal n591_o : std_logic_vector (15 downto 0);
  signal n592_o : std_logic_vector (16 downto 0);
  signal add2_n593 : std_logic_vector (16 downto 0);
  signal add2_n594 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n599_o : std_logic;
  signal n600_o : std_logic;
  signal n601_o : std_logic;
  signal n602_o : std_logic;
  signal n603_o : std_logic;
  signal cnotr6_n604 : std_logic;
  signal cnotr6_n605 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n610_o : std_logic;
  signal n611_o : std_logic_vector (15 downto 0);
  signal cnotr7_n612 : std_logic;
  signal cnotr7_n613 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n618_o : std_logic;
  signal alut1_n619 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n622 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n625_o : std_logic_vector (22 downto 0);
  signal n626_o : std_logic_vector (16 downto 0);
  signal n627_o : std_logic_vector (17 downto 0);
  signal n628_o : std_logic_vector (17 downto 0);
  signal n629_o : std_logic_vector (17 downto 0);
  signal n630_o : std_logic_vector (5 downto 0);
begin
  g <= n625_o;
  a_out <= add2_n594;
  c_out <= n626_o;
  x_out <= add1_n530;
  y_out <= addsub_n540;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n528; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n627_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n628_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n549; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n529; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n556; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n629_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n630_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n619; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n605; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n593; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n622; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n573; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n592_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n527_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n528 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n529 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n530 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n527_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n537_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n538 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n539 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n540 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n537_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n547_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n548 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n549 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n547_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n554_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n555 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n556 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n554_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n561_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n562_o <= w (22 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n563 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n564 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n561_o,
    i => n562_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n569_o <= y (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n570_o <= y_4 (13);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n571_o <= y_4 (17 downto 14);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n572 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n573 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n570_o,
    i => n571_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n578_o <= y_4 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n579_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n580_o <= n578_o & n579_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n581_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n582 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n583 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n581_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n588_o <= x_1 (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n589_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n590_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n591_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n592_o <= n590_o & n591_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n593 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n594 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n599_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n600_o <= not n599_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n601_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n602_o <= not n601_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n603_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n604 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n605 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n603_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n610_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n611_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n612 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n613 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n610_o,
    i => n611_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n618_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n619 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n622 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_4 port map (
    i => c_3,
    o => alut2_o);
  n625_o <= n589_o & addsub_n539 & cnotr7_n612;
  n626_o <= cnotr7_n613 & n618_o;
  n627_o <= gen0_cnotr5_n583 & gen0_cnotr5_n582 & n588_o;
  n628_o <= gen0_cnotr3_n564 & gen0_cnotr3_n563 & n569_o;
  n629_o <= gen0_cnotr4_n572 & n580_o;
  n630_o <= addsub_n538 & n602_o & cnotr6_n604 & n600_o & cnotr2_n555 & cnotr1_n548;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n417_o : std_logic_vector (17 downto 0);
  signal add1_n418 : std_logic_vector (17 downto 0);
  signal add1_n419 : std_logic_vector (17 downto 0);
  signal add1_n420 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n427_o : std_logic;
  signal addsub_n428 : std_logic;
  signal addsub_n429 : std_logic_vector (17 downto 0);
  signal addsub_n430 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n437_o : std_logic;
  signal cnotr1_n438 : std_logic;
  signal cnotr1_n439 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n444_o : std_logic;
  signal cnotr2_n445 : std_logic;
  signal cnotr2_n446 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n451_o : std_logic;
  signal n452_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n453 : std_logic;
  signal gen0_cnotr3_n454 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n459_o : std_logic_vector (13 downto 0);
  signal n460_o : std_logic;
  signal n461_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n462 : std_logic;
  signal gen0_cnotr4_n463 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n468_o : std_logic_vector (13 downto 0);
  signal n469_o : std_logic_vector (2 downto 0);
  signal n470_o : std_logic_vector (16 downto 0);
  signal n471_o : std_logic;
  signal gen0_cnotr5_n472 : std_logic;
  signal gen0_cnotr5_n473 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n478_o : std_logic_vector (13 downto 0);
  signal n479_o : std_logic_vector (2 downto 0);
  signal n480_o : std_logic;
  signal n481_o : std_logic_vector (15 downto 0);
  signal n482_o : std_logic_vector (16 downto 0);
  signal add2_n483 : std_logic_vector (16 downto 0);
  signal add2_n484 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n489_o : std_logic;
  signal n490_o : std_logic;
  signal n491_o : std_logic;
  signal n492_o : std_logic;
  signal n493_o : std_logic;
  signal cnotr6_n494 : std_logic;
  signal cnotr6_n495 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n500_o : std_logic;
  signal n501_o : std_logic_vector (15 downto 0);
  signal cnotr7_n502 : std_logic;
  signal cnotr7_n503 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n508_o : std_logic;
  signal alut1_n509 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n512 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n515_o : std_logic_vector (21 downto 0);
  signal n516_o : std_logic_vector (16 downto 0);
  signal n517_o : std_logic_vector (17 downto 0);
  signal n518_o : std_logic_vector (17 downto 0);
  signal n519_o : std_logic_vector (17 downto 0);
  signal n520_o : std_logic_vector (5 downto 0);
begin
  g <= n515_o;
  a_out <= add2_n484;
  c_out <= n516_o;
  x_out <= add1_n420;
  y_out <= addsub_n430;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n418; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n517_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n518_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n439; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n419; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n446; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n519_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n520_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n509; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n495; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n483; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n512; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n463; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n482_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n417_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n418 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n419 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n420 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n417_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n427_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n428 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n429 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n430 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n427_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n437_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n438 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n439 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n437_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n444_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n445 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n446 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n444_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n451_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n452_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n453 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n454 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n451_o,
    i => n452_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n459_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n460_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n461_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n462 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n463 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n460_o,
    i => n461_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n468_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n469_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n470_o <= n468_o & n469_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n471_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n472 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n473 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n471_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n478_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n479_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n480_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n481_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n482_o <= n480_o & n481_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n483 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n484 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n489_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n490_o <= not n489_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n491_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n492_o <= not n491_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n493_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n494 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n495 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n493_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n500_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n501_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n502 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n503 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n500_o,
    i => n501_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n508_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n509 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n512 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n515_o <= n479_o & addsub_n429 & cnotr7_n502;
  n516_o <= cnotr7_n503 & n508_o;
  n517_o <= gen0_cnotr5_n473 & gen0_cnotr5_n472 & n478_o;
  n518_o <= gen0_cnotr3_n454 & gen0_cnotr3_n453 & n459_o;
  n519_o <= gen0_cnotr4_n462 & n470_o;
  n520_o <= addsub_n428 & n492_o & cnotr6_n494 & n490_o & cnotr2_n445 & cnotr1_n438;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n307_o : std_logic_vector (17 downto 0);
  signal add1_n308 : std_logic_vector (17 downto 0);
  signal add1_n309 : std_logic_vector (17 downto 0);
  signal add1_n310 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n317_o : std_logic;
  signal addsub_n318 : std_logic;
  signal addsub_n319 : std_logic_vector (17 downto 0);
  signal addsub_n320 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n327_o : std_logic;
  signal cnotr1_n328 : std_logic;
  signal cnotr1_n329 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n334_o : std_logic;
  signal cnotr2_n335 : std_logic;
  signal cnotr2_n336 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n341_o : std_logic;
  signal n342_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n343 : std_logic;
  signal gen0_cnotr3_n344 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n349_o : std_logic_vector (14 downto 0);
  signal n350_o : std_logic;
  signal n351_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n352 : std_logic;
  signal gen0_cnotr4_n353 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n358_o : std_logic_vector (14 downto 0);
  signal n359_o : std_logic_vector (1 downto 0);
  signal n360_o : std_logic_vector (16 downto 0);
  signal n361_o : std_logic;
  signal gen0_cnotr5_n362 : std_logic;
  signal gen0_cnotr5_n363 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n368_o : std_logic_vector (14 downto 0);
  signal n369_o : std_logic_vector (1 downto 0);
  signal n370_o : std_logic;
  signal n371_o : std_logic_vector (15 downto 0);
  signal n372_o : std_logic_vector (16 downto 0);
  signal add2_n373 : std_logic_vector (16 downto 0);
  signal add2_n374 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n379_o : std_logic;
  signal n380_o : std_logic;
  signal n381_o : std_logic;
  signal n382_o : std_logic;
  signal n383_o : std_logic;
  signal cnotr6_n384 : std_logic;
  signal cnotr6_n385 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n390_o : std_logic;
  signal n391_o : std_logic_vector (15 downto 0);
  signal cnotr7_n392 : std_logic;
  signal cnotr7_n393 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n398_o : std_logic;
  signal alut1_n399 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n402 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n405_o : std_logic_vector (20 downto 0);
  signal n406_o : std_logic_vector (16 downto 0);
  signal n407_o : std_logic_vector (17 downto 0);
  signal n408_o : std_logic_vector (17 downto 0);
  signal n409_o : std_logic_vector (17 downto 0);
  signal n410_o : std_logic_vector (5 downto 0);
begin
  g <= n405_o;
  a_out <= add2_n374;
  c_out <= n406_o;
  x_out <= add1_n310;
  y_out <= addsub_n320;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n308; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n407_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n408_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n329; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n309; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n336; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n409_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n410_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n399; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n385; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n373; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n402; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n353; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n372_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n307_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n308 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n309 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n310 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n307_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n317_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n318 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n319 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n320 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n317_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n327_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n328 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n329 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n327_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n334_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n335 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n336 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n334_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n341_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n342_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n343 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n344 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n341_o,
    i => n342_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n349_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n350_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n351_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n352 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n353 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n350_o,
    i => n351_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n358_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n359_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n360_o <= n358_o & n359_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n361_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n362 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n363 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n361_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n368_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n369_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n370_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n371_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n372_o <= n370_o & n371_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n373 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n374 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n379_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n380_o <= not n379_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n381_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n382_o <= not n381_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n383_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n384 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n385 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n383_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n390_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n391_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n392 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n393 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n390_o,
    i => n391_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n398_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n399 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n402 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n405_o <= n369_o & addsub_n319 & cnotr7_n392;
  n406_o <= cnotr7_n393 & n398_o;
  n407_o <= gen0_cnotr5_n363 & gen0_cnotr5_n362 & n368_o;
  n408_o <= gen0_cnotr3_n344 & gen0_cnotr3_n343 & n349_o;
  n409_o <= gen0_cnotr4_n352 & n360_o;
  n410_o <= addsub_n318 & n382_o & cnotr6_n384 & n380_o & cnotr2_n335 & cnotr1_n328;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n197_o : std_logic_vector (17 downto 0);
  signal add1_n198 : std_logic_vector (17 downto 0);
  signal add1_n199 : std_logic_vector (17 downto 0);
  signal add1_n200 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n207_o : std_logic;
  signal addsub_n208 : std_logic;
  signal addsub_n209 : std_logic_vector (17 downto 0);
  signal addsub_n210 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n217_o : std_logic;
  signal cnotr1_n218 : std_logic;
  signal cnotr1_n219 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n224_o : std_logic;
  signal cnotr2_n225 : std_logic;
  signal cnotr2_n226 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n231_o : std_logic;
  signal n232_o : std_logic;
  signal gen0_cnotr3_n233 : std_logic;
  signal gen0_cnotr3_n234 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n239_o : std_logic_vector (15 downto 0);
  signal n240_o : std_logic;
  signal n241_o : std_logic;
  signal gen0_cnotr4_n242 : std_logic;
  signal gen0_cnotr4_n243 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n248_o : std_logic_vector (15 downto 0);
  signal n249_o : std_logic;
  signal n250_o : std_logic_vector (16 downto 0);
  signal n251_o : std_logic;
  signal gen0_cnotr5_n252 : std_logic;
  signal gen0_cnotr5_n253 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n258_o : std_logic_vector (15 downto 0);
  signal n259_o : std_logic;
  signal n260_o : std_logic;
  signal n261_o : std_logic_vector (15 downto 0);
  signal n262_o : std_logic_vector (16 downto 0);
  signal add2_n263 : std_logic_vector (16 downto 0);
  signal add2_n264 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n269_o : std_logic;
  signal n270_o : std_logic;
  signal n271_o : std_logic;
  signal n272_o : std_logic;
  signal n273_o : std_logic;
  signal cnotr6_n274 : std_logic;
  signal cnotr6_n275 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n280_o : std_logic;
  signal n281_o : std_logic_vector (15 downto 0);
  signal cnotr7_n282 : std_logic;
  signal cnotr7_n283 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n288_o : std_logic;
  signal alut1_n289 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n292 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n295_o : std_logic_vector (19 downto 0);
  signal n296_o : std_logic_vector (16 downto 0);
  signal n297_o : std_logic_vector (17 downto 0);
  signal n298_o : std_logic_vector (17 downto 0);
  signal n299_o : std_logic_vector (17 downto 0);
  signal n300_o : std_logic_vector (5 downto 0);
begin
  g <= n295_o;
  a_out <= add2_n264;
  c_out <= n296_o;
  x_out <= add1_n200;
  y_out <= addsub_n210;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n198; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n297_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n298_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n219; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n199; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n226; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n299_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n300_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n289; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n275; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n263; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n292; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n243; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n262_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n197_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n198 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n199 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n200 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n197_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n207_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n208 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n209 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n210 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n207_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n217_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n218 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n219 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n217_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n224_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n225 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n226 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n224_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n231_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n232_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n233 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n234 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n231_o,
    i => n232_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n239_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n240_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n241_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n242 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n243 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n240_o,
    i => n241_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n248_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n249_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n250_o <= n248_o & n249_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n251_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n252 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n253 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n251_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n258_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n259_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n260_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n261_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n262_o <= n260_o & n261_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n263 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n264 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n269_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n270_o <= not n269_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n271_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n272_o <= not n271_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n273_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n274 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n275 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n273_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n280_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n281_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n282 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n283 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n280_o,
    i => n281_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n288_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n289 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n292 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n295_o <= n259_o & addsub_n209 & cnotr7_n282;
  n296_o <= cnotr7_n283 & n288_o;
  n297_o <= gen0_cnotr5_n253 & gen0_cnotr5_n252 & n258_o;
  n298_o <= gen0_cnotr3_n234 & gen0_cnotr3_n233 & n239_o;
  n299_o <= gen0_cnotr4_n242 & n250_o;
  n300_o <= addsub_n208 & n272_o & cnotr6_n274 & n270_o & cnotr2_n225 & cnotr1_n218;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_7 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_7;

architecture rtl of inith_lookup_17_7 is
  signal n167_o : std_logic;
  signal n168_o : std_logic;
  signal n169_o : std_logic;
  signal n170_o : std_logic;
  signal n171_o : std_logic;
  signal n172_o : std_logic;
  signal n173_o : std_logic;
  signal n174_o : std_logic;
  signal n175_o : std_logic;
  signal n176_o : std_logic;
  signal n177_o : std_logic;
  signal n178_o : std_logic;
  signal n179_o : std_logic;
  signal n180_o : std_logic;
  signal n181_o : std_logic;
  signal n182_o : std_logic;
  signal n183_o : std_logic;
  signal n184_o : std_logic;
  signal n185_o : std_logic;
  signal n186_o : std_logic;
  signal n187_o : std_logic;
  signal n188_o : std_logic;
  signal n189_o : std_logic;
  signal n190_o : std_logic;
  signal n191_o : std_logic_vector (16 downto 0);
begin
  o <= n191_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n167_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n168_o <= not n167_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n169_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n170_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n171_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n172_o <= not n171_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n173_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n174_o <= not n173_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n175_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n176_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n177_o <= not n176_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n178_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n179_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n180_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n181_o <= not n180_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n182_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n183_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n184_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n185_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n186_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n187_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n188_o <= not n187_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n189_o <= i (0);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n190_o <= not n189_o;
  n191_o <= n168_o & n169_o & n170_o & n172_o & n174_o & n175_o & n177_o & n178_o & n179_o & n181_o & n182_o & n183_o & n184_o & n185_o & n186_o & n188_o & n190_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (180 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (180 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (135 downto 0);
  signal as : std_logic_vector (135 downto 0);
  signal xs : std_logic_vector (143 downto 0);
  signal ys : std_logic_vector (143 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal inity_n11 : std_logic_vector (16 downto 0);
  signal inity_o : std_logic_vector (16 downto 0);
  signal n14_o : std_logic;
  signal n15_o : std_logic_vector (16 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal n20_o : std_logic_vector (19 downto 0);
  signal n21_o : std_logic_vector (16 downto 0);
  signal n22_o : std_logic_vector (16 downto 0);
  signal n23_o : std_logic_vector (17 downto 0);
  signal n24_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n25 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n26 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n27 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n28 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n29 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n40_o : std_logic_vector (20 downto 0);
  signal n41_o : std_logic_vector (16 downto 0);
  signal n42_o : std_logic_vector (16 downto 0);
  signal n43_o : std_logic_vector (17 downto 0);
  signal n44_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n45 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n46 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n47 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n48 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n49 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n60_o : std_logic_vector (21 downto 0);
  signal n61_o : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (16 downto 0);
  signal n63_o : std_logic_vector (17 downto 0);
  signal n64_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n65 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n66 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n67 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n68 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n69 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n80_o : std_logic_vector (22 downto 0);
  signal n81_o : std_logic_vector (16 downto 0);
  signal n82_o : std_logic_vector (16 downto 0);
  signal n83_o : std_logic_vector (17 downto 0);
  signal n84_o : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n85 : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_n86 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n87 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n88 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n89 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (17 downto 0);
  signal n100_o : std_logic_vector (22 downto 0);
  signal n101_o : std_logic_vector (16 downto 0);
  signal n102_o : std_logic_vector (16 downto 0);
  signal n103_o : std_logic_vector (17 downto 0);
  signal n104_o : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n105 : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_n106 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n107 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n108 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n109 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (17 downto 0);
  signal n120_o : std_logic_vector (23 downto 0);
  signal n121_o : std_logic_vector (16 downto 0);
  signal n122_o : std_logic_vector (16 downto 0);
  signal n123_o : std_logic_vector (17 downto 0);
  signal n124_o : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n125 : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_n126 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n127 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n128 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n129 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (17 downto 0);
  signal n140_o : std_logic_vector (24 downto 0);
  signal n141_o : std_logic_vector (16 downto 0);
  signal n142_o : std_logic_vector (16 downto 0);
  signal n143_o : std_logic_vector (17 downto 0);
  signal n144_o : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n145 : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_n146 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n147 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n148 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n149 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (17 downto 0);
  signal n161_o : std_logic_vector (180 downto 0);
  signal n162_o : std_logic_vector (135 downto 0);
  signal n163_o : std_logic_vector (135 downto 0);
  signal n164_o : std_logic_vector (143 downto 0);
  signal n165_o : std_logic_vector (143 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n161_o;
  wrap_A_OUT <= n16_o;
  wrap_C_OUT <= n17_o;
  wrap_X_OUT <= n18_o;
  wrap_Y_OUT <= n19_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n162_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n163_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n164_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n165_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_7 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:100:79
  n10_o <= wrap_Y (16 downto 0);
  -- vhdl_source/cordich.vhdl:101:77
  inity_n11 <= inity_o; -- (signal)
  -- vhdl_source/cordich.vhdl:99:8
  inity : entity work.inith_lookup_17_7 port map (
    i => n10_o,
    o => inity_o);
  -- vhdl_source/cordich.vhdl:103:23
  n14_o <= wrap_Y (17);
  -- vhdl_source/cordich.vhdl:107:17
  n15_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:108:19
  n16_o <= as (135 downto 119);
  -- vhdl_source/cordich.vhdl:109:19
  n17_o <= cs (135 downto 119);
  -- vhdl_source/cordich.vhdl:110:19
  n18_o <= xs (143 downto 126);
  -- vhdl_source/cordich.vhdl:111:19
  n19_o <= ys (143 downto 126);
  -- vhdl_source/cordich.vhdl:116:71
  n20_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:117:71
  n21_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:117:83
  n22_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n23_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n24_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n0_stagex_n25 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n0_stagex_n26 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n0_stagex_n27 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n28 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n29 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n20_o,
    a => n21_o,
    c => n22_o,
    x => n23_o,
    y => n24_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n40_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:117:71
  n41_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:117:83
  n42_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:71
  n43_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:118:83
  n44_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n1_stagex_n45 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n1_stagex_n46 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n1_stagex_n47 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n48 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n49 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n40_o,
    a => n41_o,
    c => n42_o,
    x => n43_o,
    y => n44_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n60_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:117:71
  n61_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:117:83
  n62_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:71
  n63_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:118:83
  n64_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n2_stagex_n65 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n2_stagex_n66 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n2_stagex_n67 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n68 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n69 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n60_o,
    a => n61_o,
    c => n62_o,
    x => n63_o,
    y => n64_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n80_o <= wrap_W (85 downto 63);
  -- vhdl_source/cordich.vhdl:117:71
  n81_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:117:83
  n82_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:118:71
  n83_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:118:83
  n84_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n3_stagex_n85 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n3_stagex_n86 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n3_stagex_n87 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n88 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n89 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n3_stagex : entity work.cordich_stage_16_4 port map (
    w => n80_o,
    a => n81_o,
    c => n82_o,
    x => n83_o,
    y => n84_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n100_o <= wrap_W (108 downto 86);
  -- vhdl_source/cordich.vhdl:117:71
  n101_o <= as (84 downto 68);
  -- vhdl_source/cordich.vhdl:117:83
  n102_o <= cs (84 downto 68);
  -- vhdl_source/cordich.vhdl:118:71
  n103_o <= xs (89 downto 72);
  -- vhdl_source/cordich.vhdl:118:83
  n104_o <= ys (89 downto 72);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n4_stagex_n105 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n4_stagex_n106 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n4_stagex_n107 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n108 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n109 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n4_stagex : entity work.cordich_stage_16_4 port map (
    w => n100_o,
    a => n101_o,
    c => n102_o,
    x => n103_o,
    y => n104_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n120_o <= wrap_W (132 downto 109);
  -- vhdl_source/cordich.vhdl:117:71
  n121_o <= as (101 downto 85);
  -- vhdl_source/cordich.vhdl:117:83
  n122_o <= cs (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:71
  n123_o <= xs (107 downto 90);
  -- vhdl_source/cordich.vhdl:118:83
  n124_o <= ys (107 downto 90);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n5_stagex_n125 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n5_stagex_n126 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n5_stagex_n127 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n128 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n129 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n5_stagex : entity work.cordich_stage_16_5 port map (
    w => n120_o,
    a => n121_o,
    c => n122_o,
    x => n123_o,
    y => n124_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n140_o <= wrap_W (157 downto 133);
  -- vhdl_source/cordich.vhdl:117:71
  n141_o <= as (118 downto 102);
  -- vhdl_source/cordich.vhdl:117:83
  n142_o <= cs (118 downto 102);
  -- vhdl_source/cordich.vhdl:118:71
  n143_o <= xs (125 downto 108);
  -- vhdl_source/cordich.vhdl:118:83
  n144_o <= ys (125 downto 108);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n6_stagex_n145 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n6_stagex_n146 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n6_stagex_n147 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n6_stagex_n148 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n6_stagex_n149 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n6_stagex : entity work.cordich_stage_16_6 port map (
    w => n140_o,
    a => n141_o,
    c => n142_o,
    x => n143_o,
    y => n144_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  n161_o <= (22 downto 0 => 'Z') & gen1_n6_stagex_n145 & gen1_n5_stagex_n125 & gen1_n4_stagex_n105 & gen1_n3_stagex_n85 & gen1_n2_stagex_n65 & gen1_n1_stagex_n45 & gen1_n0_stagex_n25;
  n162_o <= gen1_n6_stagex_n147 & gen1_n5_stagex_n127 & gen1_n4_stagex_n107 & gen1_n3_stagex_n87 & gen1_n2_stagex_n67 & gen1_n1_stagex_n47 & gen1_n0_stagex_n27 & wrap_C;
  n163_o <= gen1_n6_stagex_n146 & gen1_n5_stagex_n126 & gen1_n4_stagex_n106 & gen1_n3_stagex_n86 & gen1_n2_stagex_n66 & gen1_n1_stagex_n46 & gen1_n0_stagex_n26 & n15_o;
  n164_o <= gen1_n6_stagex_n148 & gen1_n5_stagex_n128 & gen1_n4_stagex_n108 & gen1_n3_stagex_n88 & gen1_n2_stagex_n68 & gen1_n1_stagex_n48 & gen1_n0_stagex_n28 & n9_o & initx_n6;
  n165_o <= gen1_n6_stagex_n149 & gen1_n5_stagex_n129 & gen1_n4_stagex_n109 & gen1_n3_stagex_n89 & gen1_n2_stagex_n69 & gen1_n1_stagex_n49 & gen1_n0_stagex_n29 & n14_o & inity_n11;
end rtl;
