// Seed: 1791552099
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  for (id_5 = {1{1}} == 1; id_4; id_5 = id_5) begin
    wire id_6;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  supply1 id_6;
  module_0(
      id_3, id_6, id_3, id_4
  );
  assign id_6 = (id_5[1]) + id_3;
endmodule
