INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:43:25 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 buffer0/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.070ns period=6.140ns})
  Destination:            buffer12/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.070ns period=6.140ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.140ns  (clk rise@6.140ns - clk rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 1.201ns (20.481%)  route 4.663ns (79.519%))
  Logic Levels:           16  (CARRY4=1 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.623 - 6.140 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1516, unset)         0.508     0.508    buffer0/fifo/clk
    SLICE_X7Y132         FDRE                                         r  buffer0/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer0/fifo/Empty_reg/Q
                         net (fo=84, routed)          0.645     1.369    mem_controller4/read_arbiter/data/Empty
    SLICE_X8Y134         LUT6 (Prop_lut6_I3_O)        0.043     1.412 r  mem_controller4/read_arbiter/data/Memory[0][31]_i_4/O
                         net (fo=14, routed)          0.275     1.687    buffer74/fifo/init13_outs_valid
    SLICE_X8Y138         LUT6 (Prop_lut6_I2_O)        0.043     1.730 r  buffer74/fifo/transmitValue_i_5__21/O
                         net (fo=4, routed)           0.220     1.950    buffer76/fifo/Full_reg_1
    SLICE_X9Y139         LUT5 (Prop_lut5_I3_O)        0.043     1.993 r  buffer76/fifo/fullReg_i_2__4/O
                         net (fo=10, routed)          0.299     2.292    init0/control/init16_outs_valid
    SLICE_X8Y138         LUT5 (Prop_lut5_I4_O)        0.043     2.335 r  init0/control/transmitValue_i_5__0/O
                         net (fo=26, routed)          0.627     2.962    cmpi5/p_2_in
    SLICE_X7Y141         LUT6 (Prop_lut6_I4_O)        0.043     3.005 r  cmpi5/Memory[1][0]_i_13/O
                         net (fo=1, routed)           0.356     3.362    cmpi5/Memory[1][0]_i_13_n_0
    SLICE_X8Y141         LUT5 (Prop_lut5_I4_O)        0.043     3.405 r  cmpi5/Memory[1][0]_i_6/O
                         net (fo=1, routed)           0.000     3.405    cmpi5/Memory[1][0]_i_6_n_0
    SLICE_X8Y141         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.261     3.666 r  cmpi5/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=10, routed)          0.365     4.031    buffer63/fifo/result[0]
    SLICE_X8Y144         LUT5 (Prop_lut5_I0_O)        0.122     4.153 r  buffer63/fifo/transmitValue_i_6__9/O
                         net (fo=2, routed)           0.099     4.251    buffer63/fifo/buffer63_outs
    SLICE_X8Y144         LUT6 (Prop_lut6_I5_O)        0.043     4.294 f  buffer63/fifo/Head[0]_i_4/O
                         net (fo=3, routed)           0.257     4.551    init21/Head_reg[0]_0
    SLICE_X10Y144        LUT6 (Prop_lut6_I2_O)        0.043     4.594 r  init21/transmitValue_i_4__18/O
                         net (fo=2, routed)           0.183     4.777    init21/transmitValue_i_4__18_n_0
    SLICE_X9Y145         LUT6 (Prop_lut6_I3_O)        0.043     4.820 f  init21/transmitValue_i_3__20/O
                         net (fo=3, routed)           0.182     5.002    fork6/control/generateBlocks[11].regblock/fullReg_i_12_0
    SLICE_X10Y145        LUT5 (Prop_lut5_I2_O)        0.043     5.045 r  fork6/control/generateBlocks[11].regblock/fullReg_i_20/O
                         net (fo=1, routed)           0.255     5.300    fork6/control/generateBlocks[11].regblock/fullReg_i_20_n_0
    SLICE_X13Y144        LUT6 (Prop_lut6_I3_O)        0.043     5.343 r  fork6/control/generateBlocks[11].regblock/fullReg_i_12/O
                         net (fo=1, routed)           0.174     5.518    fork6/control/generateBlocks[11].regblock/fullReg_i_12_n_0
    SLICE_X13Y142        LUT6 (Prop_lut6_I2_O)        0.043     5.561 r  fork6/control/generateBlocks[11].regblock/fullReg_i_6/O
                         net (fo=1, routed)           0.210     5.771    buffer14/control/transmitValue_reg_52
    SLICE_X15Y142        LUT5 (Prop_lut5_I0_O)        0.043     5.814 f  buffer14/control/fullReg_i_4__4/O
                         net (fo=27, routed)          0.211     6.025    buffer14/control/outputValid_reg_3
    SLICE_X16Y142        LUT6 (Prop_lut6_I2_O)        0.043     6.068 r  buffer14/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.304     6.372    buffer12/E[0]
    SLICE_X15Y143        FDRE                                         r  buffer12/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.140     6.140 r  
                                                      0.000     6.140 r  clk (IN)
                         net (fo=1516, unset)         0.483     6.623    buffer12/clk
    SLICE_X15Y143        FDRE                                         r  buffer12/dataReg_reg[1]/C
                         clock pessimism              0.000     6.623    
                         clock uncertainty           -0.035     6.587    
    SLICE_X15Y143        FDRE (Setup_fdre_C_CE)      -0.194     6.393    buffer12/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.393    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  0.021    




