#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f0d0e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1effd00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1f0e4a0 .functor NOT 1, L_0x1f4e100, C4<0>, C4<0>, C4<0>;
L_0x1f4dee0 .functor XOR 298, L_0x1f4dbc0, L_0x1f4de10, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1f4dff0 .functor XOR 298, L_0x1f4dee0, L_0x1f4df50, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1f4b180_0 .net *"_ivl_10", 297 0, L_0x1f4dee0;  1 drivers
v0x1f4b280_0 .net *"_ivl_12", 297 0, L_0x1f4df50;  1 drivers
v0x1f4b360_0 .net *"_ivl_14", 297 0, L_0x1f4dff0;  1 drivers
v0x1f4b420_0 .net *"_ivl_4", 297 0, L_0x1f4db20;  1 drivers
v0x1f4b500_0 .net *"_ivl_6", 297 0, L_0x1f4dbc0;  1 drivers
v0x1f4b630_0 .net *"_ivl_8", 297 0, L_0x1f4de10;  1 drivers
v0x1f4b710_0 .var "clk", 0 0;
v0x1f4b7b0_0 .net "in", 99 0, v0x1f49ce0_0;  1 drivers
v0x1f4b850_0 .net "out_any_dut", 99 1, L_0x1f4da30;  1 drivers
v0x1f4b9c0_0 .net "out_any_ref", 99 1, L_0x1f4c7b0;  1 drivers
v0x1f4ba80_0 .net "out_both_dut", 98 0, L_0x1f4d1c0;  1 drivers
v0x1f4bb50_0 .net "out_both_ref", 98 0, L_0x1f4c3a0;  1 drivers
v0x1f4bc20_0 .net "out_different_dut", 99 0, L_0x1f4d620;  1 drivers
v0x1f4bcf0_0 .net "out_different_ref", 99 0, L_0x1f4cd10;  1 drivers
v0x1f4bdc0_0 .var/2u "stats1", 287 0;
v0x1f4be80_0 .var/2u "strobe", 0 0;
v0x1f4bf40_0 .net "tb_match", 0 0, L_0x1f4e100;  1 drivers
v0x1f4c010_0 .net "tb_mismatch", 0 0, L_0x1f0e4a0;  1 drivers
E_0x1f132c0/0 .event negedge, v0x1f49c00_0;
E_0x1f132c0/1 .event posedge, v0x1f49c00_0;
E_0x1f132c0 .event/or E_0x1f132c0/0, E_0x1f132c0/1;
L_0x1f4da30 .part L_0x1f4d320, 0, 99;
L_0x1f4db20 .concat [ 100 99 99 0], L_0x1f4cd10, L_0x1f4c7b0, L_0x1f4c3a0;
L_0x1f4dbc0 .concat [ 100 99 99 0], L_0x1f4cd10, L_0x1f4c7b0, L_0x1f4c3a0;
L_0x1f4de10 .concat [ 100 99 99 0], L_0x1f4d620, L_0x1f4da30, L_0x1f4d1c0;
L_0x1f4df50 .concat [ 100 99 99 0], L_0x1f4cd10, L_0x1f4c7b0, L_0x1f4c3a0;
L_0x1f4e100 .cmp/eeq 298, L_0x1f4db20, L_0x1f4dff0;
S_0x1effaa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1effd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1f4c2e0 .functor AND 100, v0x1f49ce0_0, L_0x1f4c1a0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1f4c6f0 .functor OR 100, v0x1f49ce0_0, L_0x1f4c5b0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1f4cd10 .functor XOR 100, v0x1f49ce0_0, L_0x1f4cbd0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1f19fb0_0 .net *"_ivl_1", 98 0, L_0x1f4c100;  1 drivers
v0x1f48c70_0 .net *"_ivl_11", 98 0, L_0x1f4c4e0;  1 drivers
v0x1f48d50_0 .net *"_ivl_12", 99 0, L_0x1f4c5b0;  1 drivers
L_0x7f27305b6060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f48e10_0 .net *"_ivl_15", 0 0, L_0x7f27305b6060;  1 drivers
v0x1f48ef0_0 .net *"_ivl_16", 99 0, L_0x1f4c6f0;  1 drivers
v0x1f49020_0 .net *"_ivl_2", 99 0, L_0x1f4c1a0;  1 drivers
v0x1f49100_0 .net *"_ivl_21", 0 0, L_0x1f4c930;  1 drivers
v0x1f491e0_0 .net *"_ivl_23", 98 0, L_0x1f4cae0;  1 drivers
v0x1f492c0_0 .net *"_ivl_24", 99 0, L_0x1f4cbd0;  1 drivers
L_0x7f27305b6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f49430_0 .net *"_ivl_5", 0 0, L_0x7f27305b6018;  1 drivers
v0x1f49510_0 .net *"_ivl_6", 99 0, L_0x1f4c2e0;  1 drivers
v0x1f495f0_0 .net "in", 99 0, v0x1f49ce0_0;  alias, 1 drivers
v0x1f496d0_0 .net "out_any", 99 1, L_0x1f4c7b0;  alias, 1 drivers
v0x1f497b0_0 .net "out_both", 98 0, L_0x1f4c3a0;  alias, 1 drivers
v0x1f49890_0 .net "out_different", 99 0, L_0x1f4cd10;  alias, 1 drivers
L_0x1f4c100 .part v0x1f49ce0_0, 1, 99;
L_0x1f4c1a0 .concat [ 99 1 0 0], L_0x1f4c100, L_0x7f27305b6018;
L_0x1f4c3a0 .part L_0x1f4c2e0, 0, 99;
L_0x1f4c4e0 .part v0x1f49ce0_0, 1, 99;
L_0x1f4c5b0 .concat [ 99 1 0 0], L_0x1f4c4e0, L_0x7f27305b6060;
L_0x1f4c7b0 .part L_0x1f4c6f0, 0, 99;
L_0x1f4c930 .part v0x1f49ce0_0, 0, 1;
L_0x1f4cae0 .part v0x1f49ce0_0, 1, 99;
L_0x1f4cbd0 .concat [ 99 1 0 0], L_0x1f4cae0, L_0x1f4c930;
S_0x1f499f0 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1effd00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x1f49c00_0 .net "clk", 0 0, v0x1f4b710_0;  1 drivers
v0x1f49ce0_0 .var "in", 99 0;
v0x1f49da0_0 .net "tb_match", 0 0, L_0x1f4e100;  alias, 1 drivers
E_0x1f12e40 .event posedge, v0x1f49c00_0;
E_0x1f13750 .event negedge, v0x1f49c00_0;
S_0x1f49ea0 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1effd00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 100 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1f4d1c0 .functor AND 99, L_0x1f4d000, L_0x1f4d0a0, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1f4d320 .functor OR 100, v0x1f49ce0_0, L_0x1f4cec0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1f4d510 .functor XOR 1, L_0x1f4d390, L_0x1f4d430, C4<0>, C4<0>;
L_0x1f4d8f0 .functor XOR 99, L_0x1f4d760, L_0x1f4d850, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f27305b60a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f4a110_0 .net/2u *"_ivl_0", 0 0, L_0x7f27305b60a8;  1 drivers
v0x1f4a1d0_0 .net *"_ivl_17", 0 0, L_0x1f4d390;  1 drivers
v0x1f4a2b0_0 .net *"_ivl_19", 0 0, L_0x1f4d430;  1 drivers
v0x1f4a3a0_0 .net *"_ivl_20", 0 0, L_0x1f4d510;  1 drivers
v0x1f4a480_0 .net *"_ivl_26", 98 0, L_0x1f4d760;  1 drivers
v0x1f4a5b0_0 .net *"_ivl_28", 98 0, L_0x1f4d850;  1 drivers
v0x1f4a690_0 .net *"_ivl_29", 98 0, L_0x1f4d8f0;  1 drivers
v0x1f4a770_0 .net *"_ivl_3", 98 0, L_0x1f4ce20;  1 drivers
v0x1f4a850_0 .net *"_ivl_7", 98 0, L_0x1f4d000;  1 drivers
v0x1f4a9c0_0 .net *"_ivl_9", 98 0, L_0x1f4d0a0;  1 drivers
v0x1f4aaa0_0 .net "in", 99 0, v0x1f49ce0_0;  alias, 1 drivers
v0x1f4ab60_0 .net "out_any", 99 0, L_0x1f4d320;  1 drivers
v0x1f4ac40_0 .net "out_both", 98 0, L_0x1f4d1c0;  alias, 1 drivers
v0x1f4ad20_0 .net "out_different", 99 0, L_0x1f4d620;  alias, 1 drivers
v0x1f4ae00_0 .net "shifted_in", 99 0, L_0x1f4cec0;  1 drivers
L_0x1f4ce20 .part v0x1f49ce0_0, 1, 99;
L_0x1f4cec0 .concat [ 99 1 0 0], L_0x1f4ce20, L_0x7f27305b60a8;
L_0x1f4d000 .part v0x1f49ce0_0, 0, 99;
L_0x1f4d0a0 .part L_0x1f4cec0, 1, 99;
L_0x1f4d390 .part v0x1f49ce0_0, 99, 1;
L_0x1f4d430 .part v0x1f49ce0_0, 98, 1;
L_0x1f4d620 .concat8 [ 99 1 0 0], L_0x1f4d8f0, L_0x1f4d510;
L_0x1f4d760 .part v0x1f49ce0_0, 0, 99;
L_0x1f4d850 .part L_0x1f4cec0, 0, 99;
S_0x1f4af60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1effd00;
 .timescale -12 -12;
E_0x1efca20 .event anyedge, v0x1f4be80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f4be80_0;
    %nor/r;
    %assign/vec4 v0x1f4be80_0, 0;
    %wait E_0x1efca20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f499f0;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1f49ce0_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f13750;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1f49ce0_0, 0;
    %wait E_0x1f12e40;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1f49ce0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1effd00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4b710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4be80_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1effd00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f4b710_0;
    %inv;
    %store/vec4 v0x1f4b710_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1effd00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f49c00_0, v0x1f4c010_0, v0x1f4b7b0_0, v0x1f4bb50_0, v0x1f4ba80_0, v0x1f4b9c0_0, v0x1f4b850_0, v0x1f4bcf0_0, v0x1f4bc20_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1effd00;
T_5 ;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1effd00;
T_6 ;
    %wait E_0x1f132c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f4bdc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4bdc0_0, 4, 32;
    %load/vec4 v0x1f4bf40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4bdc0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f4bdc0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4bdc0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1f4bb50_0;
    %load/vec4 v0x1f4bb50_0;
    %load/vec4 v0x1f4ba80_0;
    %xor;
    %load/vec4 v0x1f4bb50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4bdc0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4bdc0_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x1f4b9c0_0;
    %load/vec4 v0x1f4b9c0_0;
    %load/vec4 v0x1f4b850_0;
    %xor;
    %load/vec4 v0x1f4b9c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4bdc0_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4bdc0_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x1f4bcf0_0;
    %load/vec4 v0x1f4bcf0_0;
    %load/vec4 v0x1f4bc20_0;
    %xor;
    %load/vec4 v0x1f4bcf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4bdc0_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x1f4bdc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4bdc0_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/gatesv100/iter0/response2/top_module.sv";
