// Seed: 2279713527
module module_0 (
    input  tri0  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  uwire id_4
);
  id_6(
      .id_0(1)
  );
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wor id_3,
    output tri id_4,
    input tri0 id_5,
    input tri id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wand id_9,
    output tri1 id_10,
    input tri0 id_11,
    output wor id_12
    , id_21,
    output uwire id_13,
    output wand id_14,
    output tri1 id_15,
    input wire id_16,
    output logic id_17,
    output uwire id_18,
    input tri0 id_19
);
  always @(posedge {1,
    1
  })
  begin
    if (id_3) id_17 <= 1;
    else begin
      id_0 <= 1;
    end
  end
  module_0(
      id_19, id_1, id_7, id_14, id_3
  );
endmodule
