Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec  9 22:12:21 2019
| Host         : asus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file master_slave_control_sets_placed.rpt
| Design       : master_slave
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            9 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           16 |
| Yes          | No                    | Yes                    |              32 |            8 |
| Yes          | Yes                   | No                     |              64 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------+----------------------------------+------------------+----------------+
|             Clock Signal            |            Enable Signal            |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------------+-------------------------------------+----------------------------------+------------------+----------------+
|  tc_20ms_0                          |                                     |                                  |                1 |              1 |
|  tc_20ms_0                          |                                     | master/rst1                      |                1 |              1 |
|  tc_20ms                            |                                     |                                  |                1 |              1 |
|  tc_20ms                            |                                     | slave/count2                     |                1 |              1 |
|  slave/Cslave/overflowFlag_slave    | slave/Cslave/master_switch          | reg_slave/rst0                   |                4 |             16 |
|  master/Cmaster/overflowFlag_master | master/Cmaster/enable_m             | reg_master/rst00_out             |                4 |             16 |
|  clk_IBUF_BUFG                      |                                     |                                  |                7 |             20 |
|  clk_IBUF_BUFG                      | slave/T20ms/downcount[0]_i_1__0_n_0 |                                  |                8 |             32 |
|  clk_IBUF_BUFG                      | master/T20ms/downcount[0]_i_1_n_0   |                                  |                8 |             32 |
|  tc_20ms_0                          | master/Cmaster/enable_m             | master/Cmaster/count[0]_i_1_n_0  |                8 |             32 |
|  tc_20ms                            | slave/Cslave/master_switch          | slave/Cslave/count[0]_i_1__0_n_0 |                8 |             32 |
+-------------------------------------+-------------------------------------+----------------------------------+------------------+----------------+


