<!DOCTYPE HTML PUBLIC "-//IETF//DTD HTML//EN"> 
     <HTML> 
     <HEAD> 
     <TITLE>Axp-List Archive</TITLE> 
     <LINK REV="made" HREF="mailto:mailto-address"> 
     <HEAD> 
     <BODY BGCOLOR="#DC9D33" TEXT="#000000" LINK="#DD0000" ALINK="#CC0000" VLINK="#CC0000">
		<CENTER>  <!--#exec cgi="/cgi-bin/banmat1.cgi"--></CENTER>

     <H1 ALIGN=CENTER>Axp-List Archive<BR> Re: API Networks article on The Register</H1> 
	
<!-- received="Wed Nov 08 02:13:43 2000" -->
<!-- isoreceived="20001108101343" -->
<!-- sent="Tue, 7 Nov 2000 16:00:22 -0700" -->
<!-- isosent="20001107230022" -->
<!-- name="Tom Heibel" -->
<!-- email="tomh@aspsys.com" -->
<!-- subject="Re: API Networks article on The Register" -->
<!-- id="00af01c0490e$821b7060$0e00a8c0@aspsys.com" -->
<!-- inreplyto="20001107222504.0FFCD6F5D@tes-mail.jpl.nasa.gov" -->
<STRONG>Subject: </STRONG>Re: API Networks article on The Register<BR>
<STRONG>From: </STRONG>Tom Heibel (<EM>tomh@aspsys.com</EM>)<BR>
<STRONG>Date: </STRONG>Tue Nov  7 15:00:22 2000
<P>
<UL>
<LI><STRONG>Messages sorted by:</STRONG> 
<A HREF="date.shtml#166">[ date ]</A>
<A HREF="index.shtml#166">[ thread ]</A>
<A HREF="subject.shtml#166">[ subject ]</A>
<A HREF="author.shtml#166">[ author ]</A>
<!-- next="start" -->
<LI><STRONG>Next message:</STRONG> <A HREF="0167.shtml">Andrei A. Dergatchev: "SCSI 68 vs 80 pin - any issue on Alpha ?"</A>
<LI><STRONG>Previous message:</STRONG> <A HREF="0165.shtml">peterw871: "Re: API Networks article on The Register"</A>
<LI><STRONG>In reply to:</STRONG> <A HREF="0164.shtml">Eugene Chu: "Re: API Networks article on The Register"</A>
<!-- nextthread="start" -->
<LI><STRONG>Next in thread:</STRONG> <A HREF="0169.shtml">Maurice Hilarius: "Re: API Networks article on The Register"</A>
<LI><STRONG>Reply:</STRONG> <A HREF="0164.shtml">Tom Heibel: "Re: API Networks article on The Register"</A>
<!-- reply="end" -->
</UL>
<HR>
<!-- body="start" -->
<P>
EYC,
<BR>
<P>Yes on both accounts.  Conventional SDRAM memory feeds the CPU, then waits
<BR>
for the CPU to respond back before it moves on to the next task.  DDR cache
<BR>
can feed the CPU while the CPU simultaneously sends the memory its completed
<BR>
task.  Think of it as a two way street (DDR) as opposed to a one way street
<BR>
(SDRAM).
<BR>
<P><P>Tom Heibel
<BR>
Aspen Systems, Inc.
<BR>
&nbsp;&nbsp;Phone:  800-992-9242 Ext: 117
<BR>
&nbsp;&nbsp;Web:  www.aspsys.com
<BR>
&nbsp;&nbsp;E-Mail:  tomh@aspsys.com
<BR>
&nbsp;&nbsp;ICQ: 95205755
<BR>
----- Original Message -----
<BR>
From: &quot;Eugene Chu&quot; &lt;chu@tes-mail.jpl.nasa.gov&gt;
<BR>
To: &lt;axp-list@redhat.com&gt;
<BR>
Sent: Tuesday, November 07, 2000 3:25 PM
<BR>
Subject: Re: API Networks article on The Register
<BR>
<P><P><EM>&gt; I wrote:
</EM><BR>
<EM>&gt;
</EM><BR>
<EM>&gt; &gt;Any idea why the new faster CPU (833 MHz) has only 4 MB of cache while
</EM><BR>
<EM>&gt; &gt;the previous CPU had 8 MB?  It seems that faster CPUs would need more L1
</EM><BR>
<EM>&gt; &gt;cache in order to be able to keep running faster.
</EM><BR>
<EM>&gt;
</EM><BR>
<EM>&gt; Which should have been L2 cache.
</EM><BR>
<EM>&gt;
</EM><BR>
<EM>&gt; And Maurice W. Hilarius replied:
</EM><BR>
<EM>&gt;
</EM><BR>
<EM>&gt; &gt;The memory bus front side bus speed on a UP2K is 83MHz.
</EM><BR>
<EM>&gt; &gt;With the 667 it was memory bus speed time 8.
</EM><BR>
<EM>&gt; &gt;With the 750  it &quot;featured&quot; a multiplier of 10 times 75MHz. So the memory
</EM><BR>
<EM>&gt; &gt;fsb was running at 75MHz, and the larger 8MB cache was needed to keep it
</EM><BR>
at
<BR>
<EM>&gt; &gt;full speed.
</EM><BR>
<EM>&gt; &gt;With the 833 it is running a 10x multiplier of 83, plus it is DDR cache,
</EM><BR>
<EM>&gt; &gt;giving an effective cache access speed that is twice as fast as the older
</EM><BR>
<EM>&gt; &gt;CPU modules.
</EM><BR>
<EM>&gt;
</EM><BR>
<EM>&gt; and later Tom Heibel wrote:
</EM><BR>
<EM>&gt;
</EM><BR>
<EM>&gt; &gt;DDR cache is a Double Data Rate cache memory.  In laymans terms, it is
</EM><BR>
<EM>&gt; &gt;a bi-directional memory chip.  This means it can accomplish the same
</EM><BR>
<EM>&gt; &gt;speed and better latency than a system with twice as much non DDR
</EM><BR>
<EM>&gt; &gt;cache.
</EM><BR>
<EM>&gt;
</EM><BR>
<EM>&gt; So let me state what I think is what I understand:
</EM><BR>
<EM>&gt;
</EM><BR>
<EM>&gt; The DDR cache is a bi-directional memory that can provide twice the
</EM><BR>
<EM>&gt; data rate as non-DDR cache.  So does this mean it can do both read and
</EM><BR>
<EM>&gt; write simultaneously?  Does this also mean that the non-DDR cache
</EM><BR>
<EM>&gt; memories had to split its clock cycles between reads and writes?
</EM><BR>
<EM>&gt;
</EM><BR>
<EM>&gt; eyc
</EM><BR>
<EM>&gt;
</EM><BR>
<EM>&gt;
</EM><BR>
<EM>&gt;
</EM><BR>
<EM>&gt; _______________________________________________
</EM><BR>
<EM>&gt; Axp-list mailing list
</EM><BR>
<EM>&gt; Axp-list@redhat.com
</EM><BR>
<EM>&gt; https://listman.redhat.com/mailman/listinfo/axp-list
</EM><BR>
<P><P><P>_______________________________________________
<BR>
Axp-list mailing list
<BR>
Axp-list@redhat.com
<BR>
https://listman.redhat.com/mailman/listinfo/axp-list
<BR>
<P><!-- body="end" -->
<HR>
<P>
<UL>
<!-- next="start" -->
<LI><STRONG>Next message:</STRONG> <A HREF="0167.shtml">Andrei A. Dergatchev: "SCSI 68 vs 80 pin - any issue on Alpha ?"</A>
<LI><STRONG>Previous message:</STRONG> <A HREF="0165.shtml">peterw871: "Re: API Networks article on The Register"</A>
<LI><STRONG>In reply to:</STRONG> <A HREF="0164.shtml">Eugene Chu: "Re: API Networks article on The Register"</A>
<!-- nextthread="start" -->
<LI><STRONG>Next in thread:</STRONG> <A HREF="0169.shtml">Maurice Hilarius: "Re: API Networks article on The Register"</A>
<LI><STRONG>Reply:</STRONG> <A HREF="0164.shtml">Tom Heibel: "Re: API Networks article on The Register"</A>
<!-- reply="end" -->
</UL>
<!-- trailer="footer" -->
<HR> 
     <P> 
     <SMALL> 
     <EM> 
     This archive was generated by  <A HREF="http://www.landfield.com/hypermail">hypermail version 2a22 </A> on Fri Dec  1 08:00:06 2000 PST <BR>
	Send any problems or questions about this archive to <A HREF="mailto:webmaster@alphalinux.org">webmaster@alphalinux.org</A>. 
     </EM> 
     </SMALL> 
     </BODY> 
     </HTML> 
