{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642873042866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642873042866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 22 17:37:22 2022 " "Processing started: Sat Jan 22 17:37:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642873042866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1642873042866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world -c hello_world " "Command: quartus_sta hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1642873042866 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1642873043065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1642873043936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1642873043936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873044047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873044047 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1642873045114 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1642873045114 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1642873045211 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1642873045211 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/e2/gv319-repo/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/e2/gv319-repo/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1642873045212 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/e2/gv319-repo/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc " "Reading SDC File: '/home/e2/gv319-repo/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1642873045223 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642873045250 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1642873045250 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1642873045304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873045421 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1642873045423 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1642873045444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.965 " "Worst-case setup slack is 10.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.965               0.000 sopc_clk  " "   10.965               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.300               0.000 altera_reserved_tck  " "   23.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873045677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.245 " "Worst-case hold slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 sopc_clk  " "    0.245               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 altera_reserved_tck  " "    0.325               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873045728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.591 " "Worst-case recovery slack is 14.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.591               0.000 sopc_clk  " "   14.591               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.455               0.000 altera_reserved_tck  " "   48.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873045738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.697 " "Worst-case removal slack is 0.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 altera_reserved_tck  " "    0.697               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885               0.000 sopc_clk  " "    0.885               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873045745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.868 " "Worst-case minimum pulse width slack is 8.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.868               0.000 sopc_clk  " "    8.868               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.877               0.000 altera_reserved_tck  " "   48.877               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873045748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873045748 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873045821 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873045821 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873045821 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873045821 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873045821 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.985 ns " "Worst Case Available Settling Time: 18.985 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873045821 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873045821 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873045821 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873045821 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873045821 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873045821 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873045821 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.965 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.965" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045908 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873045908 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.965  " "Path #1: Setup slack is 10.965 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_address_tag_field\[1\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_address_tag_field\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.762      3.762  R        clock network delay " "     3.762      3.762  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.762      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_address_tag_field\[1\] " "     3.762      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_address_tag_field\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.762      0.000 FF  CELL  inst\|cpu\|cpu\|d_address_tag_field\[1\]\|q " "     3.762      0.000 FF  CELL  inst\|cpu\|cpu\|d_address_tag_field\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.982      1.220 FF    IC  inst\|mm_interconnect_0\|router\|Equal2~0\|datab " "     4.982      1.220 FF    IC  inst\|mm_interconnect_0\|router\|Equal2~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.458      0.476 FF  CELL  inst\|mm_interconnect_0\|router\|Equal2~0\|combout " "     5.458      0.476 FF  CELL  inst\|mm_interconnect_0\|router\|Equal2~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.387      0.929 FF    IC  inst\|mm_interconnect_0\|router\|Equal3~0\|datac " "     6.387      0.929 FF    IC  inst\|mm_interconnect_0\|router\|Equal3~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.806      0.419 FF  CELL  inst\|mm_interconnect_0\|router\|Equal3~0\|combout " "     6.806      0.419 FF  CELL  inst\|mm_interconnect_0\|router\|Equal3~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.028      0.222 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~1\|datae " "     7.028      0.222 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.212      0.184 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~1\|combout " "     7.212      0.184 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.851      0.639 FF    IC  inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|datac " "     7.851      0.639 FF    IC  inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.265      0.414 FF  CELL  inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|combout " "     8.265      0.414 FF  CELL  inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.469      1.204 FF    IC  inst\|cpu\|cpu\|dc_wb_rd_port_en\|datab " "     9.469      1.204 FF    IC  inst\|cpu\|cpu\|dc_wb_rd_port_en\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.921      0.452 FF  CELL  inst\|cpu\|cpu\|dc_wb_rd_port_en\|combout " "     9.921      0.452 FF  CELL  inst\|cpu\|cpu\|dc_wb_rd_port_en\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.761      1.840 FF    IC  inst\|cpu\|cpu\|first_nios2_system_cpu_cpu_dc_victim\|the_altsyncram\|auto_generated\|ram_block1a0\|portbre " "    11.761      1.840 FF    IC  inst\|cpu\|cpu\|first_nios2_system_cpu_cpu_dc_victim\|the_altsyncram\|auto_generated\|ram_block1a0\|portbre" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.218      0.457 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg " "    12.218      0.457 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.313      3.313  R        clock network delay " "    23.313      3.313  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.353      0.040           clock pessimism removed " "    23.353      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.183     -0.170           clock uncertainty " "    23.183     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.183      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg " "    23.183      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.218 " "Data Arrival Time  :    12.218" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.183 " "Data Required Time :    23.183" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.965  " "Slack              :    10.965 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045909 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873045909 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045924 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045924 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045924 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873045924 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.300  " "Path #1: Setup slack is 23.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      2.470  F        clock network delay " "    52.470      2.470  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      0.000     uTco  altera_internal_jtag~FF_13 " "    52.470      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo " "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o " "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      0.000 RR  CELL  altera_reserved_tdo " "    56.390      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.390 " "Data Arrival Time  :    56.390" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.300  " "Slack              :    23.300 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045925 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873045925 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.245 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.245" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873045987 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.245  " "Path #1: Hold slack is 0.245 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_st_data\[27\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_st_data\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_st_data\[27\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_st_data\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.314      3.314  R        clock network delay " "     3.314      3.314  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.314      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_st_data\[27\] " "     3.314      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_st_data\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.314      0.000 RR  CELL  inst\|cpu\|cpu\|M_st_data\[27\]\|q " "     3.314      0.000 RR  CELL  inst\|cpu\|cpu\|M_st_data\[27\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.861      0.547 RR    IC  inst\|cpu\|cpu\|A_st_data\[27\]~feeder\|dataf " "     3.861      0.547 RR    IC  inst\|cpu\|cpu\|A_st_data\[27\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.910      0.049 RR  CELL  inst\|cpu\|cpu\|A_st_data\[27\]~feeder\|combout " "     3.910      0.049 RR  CELL  inst\|cpu\|cpu\|A_st_data\[27\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.910      0.000 RR    IC  inst\|cpu\|cpu\|A_st_data\[27\]\|d " "     3.910      0.000 RR    IC  inst\|cpu\|cpu\|A_st_data\[27\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.965      0.055 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_st_data\[27\] " "     3.965      0.055 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_st_data\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.760      3.760  R        clock network delay " "     3.760      3.760  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.720     -0.040           clock pessimism removed " "     3.720     -0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.720      0.000           clock uncertainty " "     3.720      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.720      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_st_data\[27\] " "     3.720      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_st_data\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.965 " "Data Arrival Time  :     3.965" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.720 " "Data Required Time :     3.720" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.245  " "Slack              :     0.245 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045987 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873045987 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.325 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.325" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873045999 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873045999 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.325  " "Path #1: Hold slack is 0.325 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.217      2.217  R        clock network delay " "     2.217      2.217  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.217      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\] " "     2.217      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.217      0.000 RR  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\]\|q " "     2.217      0.000 RR  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.452      0.235 RR    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~45\|datad " "     2.452      0.235 RR    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~45\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.669      0.217 RR  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~45\|combout " "     2.669      0.217 RR  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~45\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.669      0.000 RR    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]\|d " "     2.669      0.000 RR    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.726      0.057 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\] " "     2.726      0.057 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.570      2.570  R        clock network delay " "     2.570      2.570  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.401     -0.169           clock pessimism removed " "     2.401     -0.169           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.401      0.000           clock uncertainty " "     2.401      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.401      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\] " "     2.401      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.726 " "Data Arrival Time  :     2.726" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.401 " "Data Required Time :     2.401" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.325  " "Slack              :     0.325 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046000 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873046000 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.591 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.591" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873046017 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.591  " "Path #1: Recovery slack is 14.591 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.749      3.749  R        clock network delay " "     3.749      3.749  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.749      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.749      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.749      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.749      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.427      4.678 FF    IC  inst\|cpu\|cpu\|d_writedata\[5\]\|clrn " "     8.427      4.678 FF    IC  inst\|cpu\|cpu\|d_writedata\[5\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.890      0.463 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\] " "     8.890      0.463 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.290      3.290  R        clock network delay " "    23.290      3.290  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.651      0.361           clock pessimism removed " "    23.651      0.361           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.481     -0.170           clock uncertainty " "    23.481     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.481      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\] " "    23.481      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.890 " "Data Arrival Time  :     8.890" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.481 " "Data Required Time :    23.481" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.591  " "Slack              :    14.591 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046017 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873046017 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.455 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.455" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046029 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046029 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873046029 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.455  " "Path #1: Recovery slack is 48.455 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.359      2.359  R        clock network delay " "     2.359      2.359  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.359      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.359      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.359      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.359      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.300      0.941 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     3.300      0.941 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.768      0.468 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     3.768      0.468 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.490      2.490  F        clock network delay " "    52.490      2.490  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.533      0.043           clock pessimism removed " "    52.533      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.223     -0.310           clock uncertainty " "    52.223     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.223      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    52.223      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.768 " "Data Arrival Time  :     3.768" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.223 " "Data Required Time :    52.223" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.455  " "Slack              :    48.455 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046030 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873046030 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.697 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.697" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873046033 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.697  " "Path #1: Removal slack is 0.697 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.060      2.060  R        clock network delay " "     2.060      2.060  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.060      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.060      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.060      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.060      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.668      0.608 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\]\|clrn " "     2.668      0.608 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.092      0.424 FR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\] " "     3.092      0.424 FR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.443      2.443  R        clock network delay " "     2.443      2.443  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.395     -0.048           clock pessimism removed " "     2.395     -0.048           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.395      0.000           clock uncertainty " "     2.395      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.395      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\] " "     2.395      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.092 " "Data Arrival Time  :     3.092" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.395 " "Data Required Time :     2.395" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.697  " "Slack              :     0.697 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046033 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873046033 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.885 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.885" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046048 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873046048 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.885  " "Path #1: Removal slack is 0.885 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[3\] " "To Node      : first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      3.298  R        clock network delay " "     3.298      3.298  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.298      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.298      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.858      0.560 FF    IC  inst\|led_pio\|data_out\[3\]\|clrn " "     3.858      0.560 FF    IC  inst\|led_pio\|data_out\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.270      0.412 FR  CELL  first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[3\] " "     4.270      0.412 FR  CELL  first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.765      3.765  R        clock network delay " "     3.765      3.765  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.385     -0.380           clock pessimism removed " "     3.385     -0.380           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.385      0.000           clock uncertainty " "     3.385      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.385      0.000      uTh  first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[3\] " "     3.385      0.000      uTh  first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.270 " "Data Arrival Time  :     4.270" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.385 " "Data Required Time :     3.385" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.885  " "Slack              :     0.885 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873046049 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873046049 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1642873046051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1642873046145 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1642873051433 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642873051753 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1642873051753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873051842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.224 " "Worst-case setup slack is 11.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873051981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873051981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.224               0.000 sopc_clk  " "   11.224               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873051981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.440               0.000 altera_reserved_tck  " "   23.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873051981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873051981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.220 " "Worst-case hold slack is 0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873052036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873052036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 sopc_clk  " "    0.220               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873052036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 altera_reserved_tck  " "    0.320               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873052036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873052036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.844 " "Worst-case recovery slack is 14.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873052043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873052043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.844               0.000 sopc_clk  " "   14.844               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873052043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.599               0.000 altera_reserved_tck  " "   48.599               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873052043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873052043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.671 " "Worst-case removal slack is 0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873052060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873052060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 altera_reserved_tck  " "    0.671               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873052060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 sopc_clk  " "    0.819               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873052060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873052060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.904 " "Worst-case minimum pulse width slack is 8.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873052063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873052063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.904               0.000 sopc_clk  " "    8.904               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873052063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.840               0.000 altera_reserved_tck  " "   48.840               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873052063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873052063 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873052094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873052094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873052094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873052094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873052094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.996 ns " "Worst Case Available Settling Time: 18.996 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873052094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873052094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873052094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873052094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873052094 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873052094 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052094 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.224 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.224" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052139 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.224  " "Path #1: Setup slack is 11.224 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_address_tag_field\[1\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_address_tag_field\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      3.797  R        clock network delay " "     3.797      3.797  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_address_tag_field\[1\] " "     3.797      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_address_tag_field\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      0.000 FF  CELL  inst\|cpu\|cpu\|d_address_tag_field\[1\]\|q " "     3.797      0.000 FF  CELL  inst\|cpu\|cpu\|d_address_tag_field\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.949      1.152 FF    IC  inst\|mm_interconnect_0\|router\|Equal2~0\|datab " "     4.949      1.152 FF    IC  inst\|mm_interconnect_0\|router\|Equal2~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.466      0.517 FF  CELL  inst\|mm_interconnect_0\|router\|Equal2~0\|combout " "     5.466      0.517 FF  CELL  inst\|mm_interconnect_0\|router\|Equal2~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.334      0.868 FF    IC  inst\|mm_interconnect_0\|router\|Equal3~0\|datac " "     6.334      0.868 FF    IC  inst\|mm_interconnect_0\|router\|Equal3~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.788      0.454 FF  CELL  inst\|mm_interconnect_0\|router\|Equal3~0\|combout " "     6.788      0.454 FF  CELL  inst\|mm_interconnect_0\|router\|Equal3~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.979      0.191 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~1\|datae " "     6.979      0.191 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.171      0.192 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~1\|combout " "     7.171      0.192 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.772      0.601 FF    IC  inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|datac " "     7.772      0.601 FF    IC  inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.221      0.449 FF  CELL  inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|combout " "     8.221      0.449 FF  CELL  inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.351      1.130 FF    IC  inst\|cpu\|cpu\|dc_wb_rd_port_en\|datab " "     9.351      1.130 FF    IC  inst\|cpu\|cpu\|dc_wb_rd_port_en\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.838      0.487 FF  CELL  inst\|cpu\|cpu\|dc_wb_rd_port_en\|combout " "     9.838      0.487 FF  CELL  inst\|cpu\|cpu\|dc_wb_rd_port_en\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.568      1.730 FF    IC  inst\|cpu\|cpu\|first_nios2_system_cpu_cpu_dc_victim\|the_altsyncram\|auto_generated\|ram_block1a0\|portbre " "    11.568      1.730 FF    IC  inst\|cpu\|cpu\|first_nios2_system_cpu_cpu_dc_victim\|the_altsyncram\|auto_generated\|ram_block1a0\|portbre" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.032      0.464 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg " "    12.032      0.464 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.391      3.391  R        clock network delay " "    23.391      3.391  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.426      0.035           clock pessimism removed " "    23.426      0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.256     -0.170           clock uncertainty " "    23.256     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.256      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg " "    23.256      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.032 " "Data Arrival Time  :    12.032" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.256 " "Data Required Time :    23.256" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.224  " "Slack              :    11.224 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052139 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052139 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052146 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.440  " "Path #1: Setup slack is 23.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      2.529  F        clock network delay " "    52.529      2.529  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      0.000     uTco  altera_internal_jtag~FF_13 " "    52.529      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo " "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o " "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      0.000 RR  CELL  altera_reserved_tdo " "    56.250      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.250 " "Data Arrival Time  :    56.250" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.440  " "Slack              :    23.440 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052146 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052146 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.220 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.220" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052201 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.220  " "Path #1: Hold slack is 0.220 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_st_data\[27\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_st_data\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_st_data\[27\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_st_data\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.364      3.364  R        clock network delay " "     3.364      3.364  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.364      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_st_data\[27\] " "     3.364      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_st_data\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.364      0.000 RR  CELL  inst\|cpu\|cpu\|M_st_data\[27\]\|q " "     3.364      0.000 RR  CELL  inst\|cpu\|cpu\|M_st_data\[27\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.870      0.506 RR    IC  inst\|cpu\|cpu\|A_st_data\[27\]~feeder\|dataf " "     3.870      0.506 RR    IC  inst\|cpu\|cpu\|A_st_data\[27\]~feeder\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.924      0.054 RR  CELL  inst\|cpu\|cpu\|A_st_data\[27\]~feeder\|combout " "     3.924      0.054 RR  CELL  inst\|cpu\|cpu\|A_st_data\[27\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.924      0.000 RR    IC  inst\|cpu\|cpu\|A_st_data\[27\]\|d " "     3.924      0.000 RR    IC  inst\|cpu\|cpu\|A_st_data\[27\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.981      0.057 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_st_data\[27\] " "     3.981      0.057 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_st_data\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.796      3.796  R        clock network delay " "     3.796      3.796  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.761     -0.035           clock pessimism removed " "     3.761     -0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.761      0.000           clock uncertainty " "     3.761      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.761      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_st_data\[27\] " "     3.761      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_st_data\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.981 " "Data Arrival Time  :     3.981" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.761 " "Data Required Time :     3.761" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.220  " "Slack              :     0.220 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052201 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052201 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.320 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.320" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052207 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.320  " "Path #1: Hold slack is 0.320 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.129      2.129  R        clock network delay " "     2.129      2.129  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.129      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\] " "     2.129      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.129      0.000 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\]\|q " "     2.129      0.000 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.309      0.180 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~45\|datad " "     2.309      0.180 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~45\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.569      0.260 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~45\|combout " "     2.569      0.260 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~45\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.569      0.000 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]\|d " "     2.569      0.000 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.627      0.058 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\] " "     2.627      0.058 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.462      2.462  R        clock network delay " "     2.462      2.462  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.307     -0.155           clock pessimism removed " "     2.307     -0.155           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.307      0.000           clock uncertainty " "     2.307      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.307      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\] " "     2.307      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.627 " "Data Arrival Time  :     2.627" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.307 " "Data Required Time :     2.307" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.320  " "Slack              :     0.320 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052207 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052207 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.844 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.844" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052224 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.844  " "Path #1: Recovery slack is 14.844 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.784      3.784  R        clock network delay " "     3.784      3.784  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.784      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.784      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.784      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.784      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.223      4.439 FF    IC  inst\|cpu\|cpu\|d_writedata\[5\]\|clrn " "     8.223      4.439 FF    IC  inst\|cpu\|cpu\|d_writedata\[5\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.675      0.452 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\] " "     8.675      0.452 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.333      3.333  R        clock network delay " "    23.333      3.333  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.689      0.356           clock pessimism removed " "    23.689      0.356           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.519     -0.170           clock uncertainty " "    23.519     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.519      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\] " "    23.519      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.675 " "Data Arrival Time  :     8.675" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.519 " "Data Required Time :    23.519" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.844  " "Slack              :    14.844 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052224 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052224 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.599 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.599" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052226 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052226 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.599  " "Path #1: Recovery slack is 48.599 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.278      2.278  R        clock network delay " "     2.278      2.278  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.278      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.278      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.278      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.278      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.156      0.878 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     3.156      0.878 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.615      0.459 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     3.615      0.459 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.484      2.484  F        clock network delay " "    52.484      2.484  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.524      0.040           clock pessimism removed " "    52.524      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.214     -0.310           clock uncertainty " "    52.214     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.214      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    52.214      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.615 " "Data Arrival Time  :     3.615" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.214 " "Data Required Time :    52.214" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.599  " "Slack              :    48.599 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052227 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.671 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.671" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052229 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.671  " "Path #1: Removal slack is 0.671 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.989      1.989  R        clock network delay " "     1.989      1.989  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.989      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.989      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.989      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.989      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.555      0.566 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\]\|clrn " "     2.555      0.566 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.968      0.413 FR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\] " "     2.968      0.413 FR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.343      2.343  R        clock network delay " "     2.343      2.343  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.297     -0.046           clock pessimism removed " "     2.297     -0.046           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.297      0.000           clock uncertainty " "     2.297      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.297      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\] " "     2.297      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.968 " "Data Arrival Time  :     2.968" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.297 " "Data Required Time :     2.297" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.671  " "Slack              :     0.671 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052229 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052229 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.819 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.819" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052251 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.819  " "Path #1: Removal slack is 0.819 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_pipe_flush_waddr\[14\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_pipe_flush_waddr\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      3.338  R        clock network delay " "     3.338      3.338  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.338      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.338      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.219      0.881 RR    IC  inst\|cpu\|cpu\|M_pipe_flush_waddr\[14\]\|clrn " "     4.219      0.881 RR    IC  inst\|cpu\|cpu\|M_pipe_flush_waddr\[14\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.640      0.421 RF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_pipe_flush_waddr\[14\] " "     4.640      0.421 RF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_pipe_flush_waddr\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.856      3.856  R        clock network delay " "     3.856      3.856  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.821     -0.035           clock pessimism removed " "     3.821     -0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.821      0.000           clock uncertainty " "     3.821      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.821      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_pipe_flush_waddr\[14\] " "     3.821      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_pipe_flush_waddr\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.640 " "Data Arrival Time  :     4.640" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.821 " "Data Required Time :     3.821" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.819  " "Slack              :     0.819 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873052251 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873052251 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1642873052252 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1642873052485 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1642873057562 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642873057927 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1642873057927 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.235 " "Worst-case setup slack is 14.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.235               0.000 sopc_clk  " "   14.235               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.357               0.000 altera_reserved_tck  " "   25.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873058090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.122 " "Worst-case hold slack is 0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 altera_reserved_tck  " "    0.122               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 sopc_clk  " "    0.160               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873058147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.197 " "Worst-case recovery slack is 16.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.197               0.000 sopc_clk  " "   16.197               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.477               0.000 altera_reserved_tck  " "   49.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873058169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.325 " "Worst-case removal slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 altera_reserved_tck  " "    0.325               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 sopc_clk  " "    0.480               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873058197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.478 " "Worst-case minimum pulse width slack is 8.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.478               0.000 sopc_clk  " "    8.478               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.763               0.000 altera_reserved_tck  " "   48.763               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873058201 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873058238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873058238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873058238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873058238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873058238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.381 ns " "Worst Case Available Settling Time: 19.381 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873058238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873058238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873058238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873058238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873058238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873058238 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058238 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.235 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.235" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058292 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.235  " "Path #1: Setup slack is 14.235 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_address_tag_field\[1\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_address_tag_field\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.981      1.981  R        clock network delay " "     1.981      1.981  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.981      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_address_tag_field\[1\] " "     1.981      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_address_tag_field\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.981      0.000 FF  CELL  inst\|cpu\|cpu\|d_address_tag_field\[1\]\|q " "     1.981      0.000 FF  CELL  inst\|cpu\|cpu\|d_address_tag_field\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.845      0.864 FF    IC  inst\|mm_interconnect_0\|router\|Equal2~0\|datab " "     2.845      0.864 FF    IC  inst\|mm_interconnect_0\|router\|Equal2~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.065      0.220 FF  CELL  inst\|mm_interconnect_0\|router\|Equal2~0\|combout " "     3.065      0.220 FF  CELL  inst\|mm_interconnect_0\|router\|Equal2~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.716      0.651 FF    IC  inst\|mm_interconnect_0\|router\|Equal3~0\|datac " "     3.716      0.651 FF    IC  inst\|mm_interconnect_0\|router\|Equal3~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.913      0.197 FF  CELL  inst\|mm_interconnect_0\|router\|Equal3~0\|combout " "     3.913      0.197 FF  CELL  inst\|mm_interconnect_0\|router\|Equal3~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.050      0.137 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~1\|datae " "     4.050      0.137 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.139      0.089 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~1\|combout " "     4.139      0.089 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.541      0.402 FF    IC  inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|datac " "     4.541      0.402 FF    IC  inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.734      0.193 FF  CELL  inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|combout " "     4.734      0.193 FF  CELL  inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.586      0.852 FF    IC  inst\|cpu\|cpu\|dc_wb_rd_port_en\|datab " "     5.586      0.852 FF    IC  inst\|cpu\|cpu\|dc_wb_rd_port_en\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.797      0.211 FF  CELL  inst\|cpu\|cpu\|dc_wb_rd_port_en\|combout " "     5.797      0.211 FF  CELL  inst\|cpu\|cpu\|dc_wb_rd_port_en\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.155      1.358 FF    IC  inst\|cpu\|cpu\|first_nios2_system_cpu_cpu_dc_victim\|the_altsyncram\|auto_generated\|ram_block1a0\|portbre " "     7.155      1.358 FF    IC  inst\|cpu\|cpu\|first_nios2_system_cpu_cpu_dc_victim\|the_altsyncram\|auto_generated\|ram_block1a0\|portbre" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.405      0.250 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg " "     7.405      0.250 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.768      1.768  R        clock network delay " "    21.768      1.768  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.810      0.042           clock pessimism removed " "    21.810      0.042           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.640     -0.170           clock uncertainty " "    21.640     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.640      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg " "    21.640      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.405 " "Data Arrival Time  :     7.405" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.640 " "Data Required Time :    21.640" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.235  " "Slack              :    14.235 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058292 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058292 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058309 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.357  " "Path #1: Setup slack is 25.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      1.719  F        clock network delay " "    51.719      1.719  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      0.000     uTco  altera_internal_jtag~FF_13 " "    51.719      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo " "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i " "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o " "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      0.000 FF  CELL  altera_reserved_tdo " "    54.333      0.000 FF  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  F  oExt  altera_reserved_tdo " "    79.690    -20.000  F  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.333 " "Data Arrival Time  :    54.333" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.357  " "Slack              :    25.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058309 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058309 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.122 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.122" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058327 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.122  " "Path #1: Hold slack is 0.122 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.098      1.098  R        clock network delay " "     1.098      1.098  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.098      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\] " "     1.098      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.098      0.000 RR  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\]\|q " "     1.098      0.000 RR  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.224      0.126 RR    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~45\|datad " "     1.224      0.126 RR    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~45\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.341      0.117 RR  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~45\|combout " "     1.341      0.117 RR  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~45\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.341      0.000 RR    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]\|d " "     1.341      0.000 RR    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.366      0.025 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\] " "     1.366      0.025 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.333      1.333  R        clock network delay " "     1.333      1.333  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.244     -0.089           clock pessimism removed " "     1.244     -0.089           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.244      0.000           clock uncertainty " "     1.244      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.244      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\] " "     1.244      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.366 " "Data Arrival Time  :     1.366" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.244 " "Data Required Time :     1.244" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.122  " "Slack              :     0.122 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058327 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058327 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.160 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.160" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058392 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.160  " "Path #1: Hold slack is 0.160 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_exc_illegal_inst_pri15 " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_exc_illegal_inst_pri15" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_exc_illegal_inst_pri15 " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_exc_illegal_inst_pri15" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.747      1.747  R        clock network delay " "     1.747      1.747  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.747      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_exc_illegal_inst_pri15 " "     1.747      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_exc_illegal_inst_pri15" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.747      0.000 RR  CELL  inst\|cpu\|cpu\|M_exc_illegal_inst_pri15\|q " "     1.747      0.000 RR  CELL  inst\|cpu\|cpu\|M_exc_illegal_inst_pri15\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.904      0.157 RR    IC  inst\|cpu\|cpu\|A_exc_illegal_inst_pri15_nxt~0\|datab " "     1.904      0.157 RR    IC  inst\|cpu\|cpu\|A_exc_illegal_inst_pri15_nxt~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.075      0.171 RR  CELL  inst\|cpu\|cpu\|A_exc_illegal_inst_pri15_nxt~0\|combout " "     2.075      0.171 RR  CELL  inst\|cpu\|cpu\|A_exc_illegal_inst_pri15_nxt~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.075      0.000 RR    IC  inst\|cpu\|cpu\|A_exc_illegal_inst_pri15\|d " "     2.075      0.000 RR    IC  inst\|cpu\|cpu\|A_exc_illegal_inst_pri15\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.100      0.025 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_exc_illegal_inst_pri15 " "     2.100      0.025 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_exc_illegal_inst_pri15" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.982      1.982  R        clock network delay " "     1.982      1.982  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.940     -0.042           clock pessimism removed " "     1.940     -0.042           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.940      0.000           clock uncertainty " "     1.940      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.940      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_exc_illegal_inst_pri15 " "     1.940      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|A_exc_illegal_inst_pri15" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.100 " "Data Arrival Time  :     2.100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.940 " "Data Required Time :     1.940" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.160  " "Slack              :     0.160 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058392 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058392 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.197 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.197" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058422 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.197  " "Path #1: Recovery slack is 16.197 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.973      1.973  R        clock network delay " "     1.973      1.973  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.973      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     1.973      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.973      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     1.973      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.338      3.365 FF    IC  inst\|cpu\|cpu\|d_writedata\[5\]\|clrn " "     5.338      3.365 FF    IC  inst\|cpu\|cpu\|d_writedata\[5\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.566      0.228 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\] " "     5.566      0.228 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.721      1.721  R        clock network delay " "    21.721      1.721  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.933      0.212           clock pessimism removed " "    21.933      0.212           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.763     -0.170           clock uncertainty " "    21.763     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.763      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\] " "    21.763      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.566 " "Data Arrival Time  :     5.566" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.763 " "Data Required Time :    21.763" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.197  " "Slack              :    16.197 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058422 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058422 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.477 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.477" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058425 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.477  " "Path #1: Recovery slack is 49.477 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.207      1.207  R        clock network delay " "     1.207      1.207  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.207      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.207      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.207      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.207      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.831      0.624 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     1.831      0.624 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.062      0.231 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     2.062      0.231 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.831      1.831  F        clock network delay " "    51.831      1.831  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.849      0.018           clock pessimism removed " "    51.849      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.539     -0.310           clock uncertainty " "    51.539     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.539      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    51.539      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.062 " "Data Arrival Time  :     2.062" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.539 " "Data Required Time :    51.539" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.477  " "Slack              :    49.477 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058425 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058425 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.325 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.325" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058437 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.325  " "Path #1: Removal slack is 0.325 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.999      0.999  R        clock network delay " "     0.999      0.999  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.999      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.999      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.999      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.999      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.352      0.353 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\]\|clrn " "     1.352      0.353 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.558      0.206 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\] " "     1.558      0.206 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.254      1.254  R        clock network delay " "     1.254      1.254  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.233     -0.021           clock pessimism removed " "     1.233     -0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.233      0.000           clock uncertainty " "     1.233      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.233      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\] " "     1.233      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.558 " "Data Arrival Time  :     1.558" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.233 " "Data Required Time :     1.233" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.325  " "Slack              :     0.325 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058437 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058437 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.480 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.480" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058459 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.480  " "Path #1: Removal slack is 0.480 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[5\] " "To Node      : first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      1.721  R        clock network delay " "     1.721      1.721  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     1.721      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     1.721      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.032      0.311 RR    IC  inst\|led_pio\|data_out\[5\]\|clrn " "     2.032      0.311 RR    IC  inst\|led_pio\|data_out\[5\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.242      0.210 RF  CELL  first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[5\] " "     2.242      0.210 RF  CELL  first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.981      1.981  R        clock network delay " "     1.981      1.981  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.762     -0.219           clock pessimism removed " "     1.762     -0.219           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.762      0.000           clock uncertainty " "     1.762      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.762      0.000      uTh  first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[5\] " "     1.762      0.000      uTh  first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.242 " "Data Arrival Time  :     2.242" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.762 " "Data Required Time :     1.762" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.480  " "Slack              :     0.480 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873058459 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058459 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1642873058461 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1642873058792 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1642873058792 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873058880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.849 " "Worst-case setup slack is 14.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.849               0.000 sopc_clk  " "   14.849               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.535               0.000 altera_reserved_tck  " "   25.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873058927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.101 " "Worst-case hold slack is 0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 altera_reserved_tck  " "    0.101               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 sopc_clk  " "    0.127               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873058971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.681 " "Worst-case recovery slack is 16.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.681               0.000 sopc_clk  " "   16.681               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.621               0.000 altera_reserved_tck  " "   49.621               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873058984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.285 " "Worst-case removal slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 altera_reserved_tck  " "    0.285               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 sopc_clk  " "    0.438               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873058993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.432 " "Worst-case minimum pulse width slack is 8.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.432               0.000 sopc_clk  " "    8.432               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.744               0.000 altera_reserved_tck  " "   48.744               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642873058997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1642873058997 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873059036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873059036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873059036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873059036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873059036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.413 ns " "Worst Case Available Settling Time: 19.413 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873059036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873059036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873059036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873059036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873059036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1642873059036 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059036 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.849 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.849" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059091 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059091 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.849  " "Path #1: Setup slack is 14.849 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_address_tag_field\[1\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_address_tag_field\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.914      1.914  R        clock network delay " "     1.914      1.914  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.914      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_address_tag_field\[1\] " "     1.914      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_address_tag_field\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.914      0.000 FF  CELL  inst\|cpu\|cpu\|d_address_tag_field\[1\]\|q " "     1.914      0.000 FF  CELL  inst\|cpu\|cpu\|d_address_tag_field\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.659      0.745 FF    IC  inst\|mm_interconnect_0\|router\|Equal2~0\|datab " "     2.659      0.745 FF    IC  inst\|mm_interconnect_0\|router\|Equal2~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.878      0.219 FF  CELL  inst\|mm_interconnect_0\|router\|Equal2~0\|combout " "     2.878      0.219 FF  CELL  inst\|mm_interconnect_0\|router\|Equal2~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.442      0.564 FF    IC  inst\|mm_interconnect_0\|router\|Equal3~0\|datac " "     3.442      0.564 FF    IC  inst\|mm_interconnect_0\|router\|Equal3~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.639      0.197 FF  CELL  inst\|mm_interconnect_0\|router\|Equal3~0\|combout " "     3.639      0.197 FF  CELL  inst\|mm_interconnect_0\|router\|Equal3~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.756      0.117 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~1\|datae " "     3.756      0.117 FF    IC  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.841      0.085 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~1\|combout " "     3.841      0.085 FF  CELL  inst\|mm_interconnect_0\|cmd_demux\|sink_ready~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.195      0.354 FF    IC  inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|datac " "     4.195      0.354 FF    IC  inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.389      0.194 FF  CELL  inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|combout " "     4.389      0.194 FF  CELL  inst\|mm_interconnect_0\|cpu_data_master_agent\|av_waitrequest\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.123      0.734 FF    IC  inst\|cpu\|cpu\|dc_wb_rd_port_en\|datab " "     5.123      0.734 FF    IC  inst\|cpu\|cpu\|dc_wb_rd_port_en\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.333      0.210 FF  CELL  inst\|cpu\|cpu\|dc_wb_rd_port_en\|combout " "     5.333      0.210 FF  CELL  inst\|cpu\|cpu\|dc_wb_rd_port_en\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.500      1.167 FF    IC  inst\|cpu\|cpu\|first_nios2_system_cpu_cpu_dc_victim\|the_altsyncram\|auto_generated\|ram_block1a0\|portbre " "     6.500      1.167 FF    IC  inst\|cpu\|cpu\|first_nios2_system_cpu_cpu_dc_victim\|the_altsyncram\|auto_generated\|ram_block1a0\|portbre" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.747      0.247 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg " "     6.747      0.247 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.723      1.723  R        clock network delay " "    21.723      1.723  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.766      0.043           clock pessimism removed " "    21.766      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.596     -0.170           clock uncertainty " "    21.596     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.596      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg " "    21.596      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|ram_block1a0~portb_re_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.747 " "Data Arrival Time  :     6.747" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.596 " "Data Required Time :    21.596" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.849  " "Slack              :    14.849 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059092 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059092 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059107 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.535  " "Path #1: Setup slack is 25.535 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      1.756  F        clock network delay " "    51.756      1.756  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      0.000     uTco  altera_internal_jtag~FF_13 " "    51.756      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo " "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i " "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o " "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      0.000 RR  CELL  altera_reserved_tdo " "    54.155      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.155 " "Data Arrival Time  :    54.155" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.535  " "Slack              :    25.535 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059107 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059107 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.101 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.101" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059120 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059120 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059120 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059120 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.101  " "Path #1: Hold slack is 0.101 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.993      0.993  R        clock network delay " "     0.993      0.993  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.993      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\] " "     0.993      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.993      0.000 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\]\|q " "     0.993      0.000 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[17\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.095      0.102 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~45\|datad " "     1.095      0.102 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~45\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.212      0.117 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~45\|combout " "     1.212      0.117 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~45\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.212      0.000 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]\|d " "     1.212      0.000 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.236      0.024 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\] " "     1.236      0.024 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.214      1.214  R        clock network delay " "     1.214      1.214  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.135     -0.079           clock pessimism removed " "     1.135     -0.079           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.135      0.000           clock uncertainty " "     1.135      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.135      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\] " "     1.135      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.236 " "Data Arrival Time  :     1.236" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.135 " "Data Required Time :     1.135" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.101  " "Slack              :     0.101 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059121 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059121 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.127 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.127" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059188 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.127  " "Path #1: Hold slack is 0.127 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|ic_fill_tag\[2\]~DUPLICATE " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|ic_fill_tag\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ldj1:auto_generated\|ram_block1a0~porta_datain_reg2 " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ldj1:auto_generated\|ram_block1a0~porta_datain_reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.691      1.691  R        clock network delay " "     1.691      1.691  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.691      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|ic_fill_tag\[2\]~DUPLICATE " "     1.691      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|ic_fill_tag\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.691      0.000 RR  CELL  inst\|cpu\|cpu\|ic_fill_tag\[2\]~DUPLICATE\|q " "     1.691      0.000 RR  CELL  inst\|cpu\|cpu\|ic_fill_tag\[2\]~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.920      0.229 RR    IC  inst\|cpu\|cpu\|first_nios2_system_cpu_cpu_ic_tag\|the_altsyncram\|auto_generated\|ram_block1a0\|portadatain\[2\] " "     1.920      0.229 RR    IC  inst\|cpu\|cpu\|first_nios2_system_cpu_cpu_ic_tag\|the_altsyncram\|auto_generated\|ram_block1a0\|portadatain\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.954      0.034 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ldj1:auto_generated\|ram_block1a0~porta_datain_reg2 " "     1.954      0.034 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ldj1:auto_generated\|ram_block1a0~porta_datain_reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.056      2.056  R        clock network delay " "     2.056      2.056  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.827     -0.229           clock pessimism removed " "     1.827     -0.229           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.827      0.000           clock uncertainty " "     1.827      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.827      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ldj1:auto_generated\|ram_block1a0~porta_datain_reg2 " "     1.827      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ldj1:auto_generated\|ram_block1a0~porta_datain_reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.954 " "Data Arrival Time  :     1.954" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.827 " "Data Required Time :     1.827" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.127  " "Slack              :     0.127 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059188 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059188 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.681 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.681" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059204 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059204 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.681  " "Path #1: Recovery slack is 16.681 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.906      1.906  R        clock network delay " "     1.906      1.906  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.906      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     1.906      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.906      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     1.906      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.806      2.900 FF    IC  inst\|cpu\|cpu\|d_writedata\[5\]\|clrn " "     4.806      2.900 FF    IC  inst\|cpu\|cpu\|d_writedata\[5\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.019      0.213 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\] " "     5.019      0.213 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.657      1.657  R        clock network delay " "    21.657      1.657  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.870      0.213           clock pessimism removed " "    21.870      0.213           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.700     -0.170           clock uncertainty " "    21.700     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.700      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\] " "    21.700      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_writedata\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.019 " "Data Arrival Time  :     5.019" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.700 " "Data Required Time :    21.700" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.681  " "Slack              :    16.681 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059205 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059205 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.621 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.621" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.621  " "Path #1: Recovery slack is 49.621 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.108      1.108  R        clock network delay " "     1.108      1.108  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.108      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.108      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.108      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.108      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.651      0.543 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     1.651      0.543 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.867      0.216 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     1.867      0.216 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.781      1.781  F        clock network delay " "    51.781      1.781  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.798      0.017           clock pessimism removed " "    51.798      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.488     -0.310           clock uncertainty " "    51.488     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.488      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    51.488      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.867 " "Data Arrival Time  :     1.867" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.488 " "Data Required Time :    51.488" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.621  " "Slack              :    49.621 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059212 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.285 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.285" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059215 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.285  " "Path #1: Removal slack is 0.285 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.909      0.909  R        clock network delay " "     0.909      0.909  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.909      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.909      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.909      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.909      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.308 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\]\|clrn " "     1.217      0.308 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.410      0.193 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\] " "     1.410      0.193 RF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.146      1.146  R        clock network delay " "     1.146      1.146  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.125     -0.021           clock pessimism removed " "     1.125     -0.021           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.125      0.000           clock uncertainty " "     1.125      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.125      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\] " "     1.125      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|splitter_nodes_receive_1\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.410 " "Data Arrival Time  :     1.410" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.125 " "Data Required Time :     1.125" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.285  " "Slack              :     0.285 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059215 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059215 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.438 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.438" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059234 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059234 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.438  " "Path #1: Removal slack is 0.438 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[5\] " "To Node      : first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.658      1.658  R        clock network delay " "     1.658      1.658  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.658      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     1.658      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.658      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     1.658      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.935      0.277 RR    IC  inst\|led_pio\|data_out\[5\]\|clrn " "     1.935      0.277 RR    IC  inst\|led_pio\|data_out\[5\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.131      0.196 RF  CELL  first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[5\] " "     2.131      0.196 RF  CELL  first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.915      1.915  R        clock network delay " "     1.915      1.915  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693     -0.222           clock pessimism removed " "     1.693     -0.222           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693      0.000           clock uncertainty " "     1.693      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693      0.000      uTh  first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[5\] " "     1.693      0.000      uTh  first_nios2_system:inst\|first_nios2_system_led_pio:led_pio\|data_out\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.131 " "Data Arrival Time  :     2.131" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.693 " "Data Required Time :     1.693" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.438  " "Slack              :     0.438 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1642873059235 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1642873059235 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1642873061054 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1642873061054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "899 " "Peak virtual memory: 899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642873061149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 22 17:37:41 2022 " "Processing ended: Sat Jan 22 17:37:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642873061149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642873061149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642873061149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1642873061149 ""}
