{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733270227312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733270227312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 17:57:07 2024 " "Processing started: Tue Dec  3 17:57:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733270227312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270227312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off high_fives_hits_the_game -c high_fives_hits_the_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off high_fives_hits_the_game -c high_fives_hits_the_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270227312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733270227630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733270227630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "SEG7_LUT_6.v" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/SEG7_LUT_6.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "../src/hardware/rtl/Line_Buffer1.v" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "../src/hardware/rtl/RAW2RGB.v" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "../src/hardware/rtl/Reset_Delay.v" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../src/hardware/rtl/I2C_Controller.v" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "../src/hardware/rtl/I2C_CCD_Config.v" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "../src/hardware/rtl/CCD_Capture.v" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/img_proc/ipu_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/img_proc/ipu_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IPU_wrapper " "Found entity 1: IPU_wrapper" {  } { { "../src/hardware/img_proc/IPU_wrapper.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/img_proc/IPU_wrapper.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/img_proc/ipu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/img_proc/ipu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IPU " "Found entity 1: IPU" {  } { { "../src/hardware/img_proc/IPU.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/img_proc/IPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/img_proc/group_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/img_proc/group_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 group_detection " "Found entity 1: group_detection" {  } { { "../src/hardware/img_proc/group_detection.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/img_proc/group_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/img_proc/color_filter_unified.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/img_proc/color_filter_unified.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_filter_unified " "Found entity 1: color_filter_unified" {  } { { "../src/hardware/img_proc/color_filter_unified.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/img_proc/color_filter_unified.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/pc_and_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/pc_and_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_and_Branch " "Found entity 1: PC_and_Branch" {  } { { "../src/hardware/rtl/cpu/PC_and_Branch.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/PC_and_Branch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/packages.sv 5 0 " "Found 5 design units, including 0 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/packages.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 br_definitions (SystemVerilog) " "Found design unit 1: br_definitions (SystemVerilog)" {  } { { "../src/hardware/rtl/cpu/packages.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/packages.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233610 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_definitions (SystemVerilog) " "Found design unit 2: alu_definitions (SystemVerilog)" {  } { { "../src/hardware/rtl/cpu/packages.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/packages.sv" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233610 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sext_definitions (SystemVerilog) " "Found design unit 3: sext_definitions (SystemVerilog)" {  } { { "../src/hardware/rtl/cpu/packages.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/packages.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233610 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pc_defnitions (SystemVerilog) " "Found design unit 4: pc_defnitions (SystemVerilog)" {  } { { "../src/hardware/rtl/cpu/packages.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/packages.sv" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233610 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mem_definitions (SystemVerilog) " "Found design unit 5: mem_definitions (SystemVerilog)" {  } { { "../src/hardware/rtl/cpu/packages.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/packages.sv" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../src/hardware/rtl/cpu/memory.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/mem_wb_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/mem_wb_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_buffer " "Found entity 1: mem_wb_buffer" {  } { { "../src/hardware/rtl/cpu/mem_wb_buffer.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/mem_wb_buffer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/if_id_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/if_id_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_id_buffer " "Found entity 1: if_id_buffer" {  } { { "../src/hardware/rtl/cpu/if_id_buffer.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/if_id_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/id_ex_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/id_ex_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex_buffer " "Found entity 1: id_ex_buffer" {  } { { "../src/hardware/rtl/cpu/id_ex_buffer.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/id_ex_buffer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/forwardtomem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/forwardtomem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardToMem " "Found entity 1: forwardToMem" {  } { { "../src/hardware/rtl/cpu/forwardToMem.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/forwardToMem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/forwardtoex.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/forwardtoex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardToEX " "Found entity 1: forwardToEX" {  } { { "../src/hardware/rtl/cpu/forwardToEx.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/forwardToEx.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/forwardtod.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/forwardtod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardToD " "Found entity 1: forwardToD" {  } { { "../src/hardware/rtl/cpu/forwardToD.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/forwardToD.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../src/hardware/rtl/cpu/fetch.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/fetch.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ex_JAL_addr ex_jal_addr execute.sv(12) " "Verilog HDL Declaration information at execute.sv(12): object \"ex_JAL_addr\" differs only in case from object \"ex_jal_addr\" in the same scope" {  } { { "../src/hardware/rtl/cpu/execute.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/execute.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733270233622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "../src/hardware/rtl/cpu/execute.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/execute.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/ex_m_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/ex_m_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex_m_buffer " "Found entity 1: ex_m_buffer" {  } { { "../src/hardware/rtl/cpu/ex_m_buffer.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/ex_m_buffer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/dmem32.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/dmem32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem32 " "Found entity 1: dmem32" {  } { { "../src/hardware/rtl/cpu/dmem32.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/dmem32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/definitions.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/definitions.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../src/hardware/rtl/cpu/decode.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/decode.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/hardware/rtl/cpu/control.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/control.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/cpu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/hardware/rtl/cpu/alu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/spart/spart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/spart/spart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spart_tx " "Found entity 1: spart_tx" {  } { { "../src/hardware/rtl/spart/spart_tx.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/spart/spart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/spart/spart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/spart/spart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spart_rx " "Found entity 1: spart_rx" {  } { { "../src/hardware/rtl/spart/spart_rx.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/spart/spart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/spart/spart_bus_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/spart/spart_bus_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spart_bus_intf " "Found entity 1: spart_bus_intf" {  } { { "../src/hardware/rtl/spart/spart_bus_intf.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/spart/spart_bus_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/spart/spart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/spart/spart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spart " "Found entity 1: spart" {  } { { "../src/hardware/rtl/spart/spart.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/spart/spart.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/spart/baud_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/spart/baud_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_gen " "Found entity 1: baud_gen" {  } { { "../src/hardware/rtl/spart/baud_gen.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/spart/baud_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../src/hardware/rtl/timer.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/led_mm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/led_mm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_mm " "Found entity 1: led_mm" {  } { { "../src/hardware/rtl/led_mm.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/led_mm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/bootloader.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/rtl/bootloader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bootloader " "Found entity 1: bootloader" {  } { { "../src/hardware/rtl/bootloader.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/bootloader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/async_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/bzhan/documents/ece/ece554/highfives/capstone/src/hardware/async_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "../src/hardware/async_fifo.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/async_fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233643 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iX_Cont IPU_wrapper.sv(42) " "Verilog HDL Implicit Net warning at IPU_wrapper.sv(42): created implicit net for \"iX_Cont\"" {  } { { "../src/hardware/img_proc/IPU_wrapper.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/img_proc/IPU_wrapper.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iY_Cont IPU_wrapper.sv(43) " "Verilog HDL Implicit Net warning at IPU_wrapper.sv(43): created implicit net for \"iY_Cont\"" {  } { { "../src/hardware/img_proc/IPU_wrapper.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/img_proc/IPU_wrapper.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oDVAL IPU_wrapper.sv(47) " "Verilog HDL Implicit Net warning at IPU_wrapper.sv(47): created implicit net for \"oDVAL\"" {  } { { "../src/hardware/img_proc/IPU_wrapper.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/img_proc/IPU_wrapper.sv" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oPresent IPU_wrapper.sv(48) " "Verilog HDL Implicit Net warning at IPU_wrapper.sv(48): created implicit net for \"oPresent\"" {  } { { "../src/hardware/img_proc/IPU_wrapper.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/img_proc/IPU_wrapper.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_full IPU_wrapper.sv(66) " "Verilog HDL Implicit Net warning at IPU_wrapper.sv(66): created implicit net for \"o_full\"" {  } { { "../src/hardware/img_proc/IPU_wrapper.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/img_proc/IPU_wrapper.sv" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs IPU_wrapper.sv(94) " "Verilog HDL Implicit Net warning at IPU_wrapper.sv(94): created implicit net for \"cs\"" {  } { { "../src/hardware/img_proc/IPU_wrapper.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/img_proc/IPU_wrapper.sv" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrite decode.sv(49) " "Verilog HDL Implicit Net warning at decode.sv(49): created implicit net for \"RegWrite\"" {  } { { "../src/hardware/rtl/cpu/decode.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/decode.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_enable cpu.sv(72) " "Verilog HDL Implicit Net warning at cpu.sv(72): created implicit net for \"PC_enable\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_RegWrite cpu.sv(117) " "Verilog HDL Implicit Net warning at cpu.sv(117): created implicit net for \"wb_RegWrite\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_MemToReg cpu.sv(124) " "Verilog HDL Implicit Net warning at cpu.sv(124): created implicit net for \"id_MemToReg\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_RegWrite cpu.sv(125) " "Verilog HDL Implicit Net warning at cpu.sv(125): created implicit net for \"id_RegWrite\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_JAL cpu.sv(126) " "Verilog HDL Implicit Net warning at cpu.sv(126): created implicit net for \"id_JAL\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_LUI cpu.sv(127) " "Verilog HDL Implicit Net warning at cpu.sv(127): created implicit net for \"id_LUI\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_MemWrite cpu.sv(128) " "Verilog HDL Implicit Net warning at cpu.sv(128): created implicit net for \"id_MemWrite\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_MemRead cpu.sv(129) " "Verilog HDL Implicit Net warning at cpu.sv(129): created implicit net for \"id_MemRead\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_ALU_pc cpu.sv(131) " "Verilog HDL Implicit Net warning at cpu.sv(131): created implicit net for \"id_ALU_pc\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_ALU_imm cpu.sv(132) " "Verilog HDL Implicit Net warning at cpu.sv(132): created implicit net for \"id_ALU_imm\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_JAL_addr cpu.sv(133) " "Verilog HDL Implicit Net warning at cpu.sv(133): created implicit net for \"id_JAL_addr\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_MemToReg cpu.sv(157) " "Verilog HDL Implicit Net warning at cpu.sv(157): created implicit net for \"ex_MemToReg\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_RegWrite cpu.sv(158) " "Verilog HDL Implicit Net warning at cpu.sv(158): created implicit net for \"ex_RegWrite\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_MemWrite cpu.sv(165) " "Verilog HDL Implicit Net warning at cpu.sv(165): created implicit net for \"ex_MemWrite\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_MemRead cpu.sv(166) " "Verilog HDL Implicit Net warning at cpu.sv(166): created implicit net for \"ex_MemRead\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_JAL cpu.sv(168) " "Verilog HDL Implicit Net warning at cpu.sv(168): created implicit net for \"ex_JAL\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_LUI cpu.sv(169) " "Verilog HDL Implicit Net warning at cpu.sv(169): created implicit net for \"ex_LUI\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_ALU_pc cpu.sv(178) " "Verilog HDL Implicit Net warning at cpu.sv(178): created implicit net for \"ex_ALU_pc\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_ALU_imm cpu.sv(179) " "Verilog HDL Implicit Net warning at cpu.sv(179): created implicit net for \"ex_ALU_imm\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_JAL_addr cpu.sv(181) " "Verilog HDL Implicit Net warning at cpu.sv(181): created implicit net for \"ex_JAL_addr\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_MemToReg cpu.sv(228) " "Verilog HDL Implicit Net warning at cpu.sv(228): created implicit net for \"m_MemToReg\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_RegWrite cpu.sv(229) " "Verilog HDL Implicit Net warning at cpu.sv(229): created implicit net for \"m_RegWrite\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_MemWrite cpu.sv(236) " "Verilog HDL Implicit Net warning at cpu.sv(236): created implicit net for \"m_MemWrite\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_MemRead cpu.sv(237) " "Verilog HDL Implicit Net warning at cpu.sv(237): created implicit net for \"m_MemRead\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_JAL cpu.sv(238) " "Verilog HDL Implicit Net warning at cpu.sv(238): created implicit net for \"m_JAL\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_LUI cpu.sv(239) " "Verilog HDL Implicit Net warning at cpu.sv(239): created implicit net for \"m_LUI\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 239 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_forward cpu.sv(269) " "Verilog HDL Implicit Net warning at cpu.sv(269): created implicit net for \"wb_forward\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 269 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_MemToReg cpu.sv(300) " "Verilog HDL Implicit Net warning at cpu.sv(300): created implicit net for \"wb_MemToReg\"" {  } { { "../src/hardware/rtl/cpu/cpu.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/cpu/cpu.sv" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_ack spart_bus_intf.sv(33) " "Verilog HDL Implicit Net warning at spart_bus_intf.sv(33): created implicit net for \"tx_ack\"" {  } { { "../src/hardware/rtl/spart/spart_bus_intf.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/spart/spart_bus_intf.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_ack spart_bus_intf.sv(34) " "Verilog HDL Implicit Net warning at spart_bus_intf.sv(34): created implicit net for \"rx_ack\"" {  } { { "../src/hardware/rtl/spart/spart_bus_intf.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/spart/spart_bus_intf.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable spart.sv(18) " "Verilog HDL Implicit Net warning at spart.sv(18): created implicit net for \"enable\"" {  } { { "../src/hardware/rtl/spart/spart.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/spart/spart.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_write spart.sv(18) " "Verilog HDL Implicit Net warning at spart.sv(18): created implicit net for \"tx_write\"" {  } { { "../src/hardware/rtl/spart/spart.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/spart/spart.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tbr spart.sv(18) " "Verilog HDL Implicit Net warning at spart.sv(18): created implicit net for \"tbr\"" {  } { { "../src/hardware/rtl/spart/spart.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/spart/spart.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_read spart.sv(21) " "Verilog HDL Implicit Net warning at spart.sv(21): created implicit net for \"rx_read\"" {  } { { "../src/hardware/rtl/spart/spart.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/spart/spart.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rda spart.sv(21) " "Verilog HDL Implicit Net warning at spart.sv(21): created implicit net for \"rda\"" {  } { { "../src/hardware/rtl/spart/spart.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/spart/spart.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs timer.sv(27) " "Verilog HDL Implicit Net warning at timer.sv(27): created implicit net for \"cs\"" {  } { { "../src/hardware/rtl/timer.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/timer.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs led_mm.sv(27) " "Verilog HDL Implicit Net warning at led_mm.sv(27): created implicit net for \"cs\"" {  } { { "../src/hardware/rtl/led_mm.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/src/hardware/rtl/led_mm.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233645 ""}
{ "Warning" "WSGN_SEARCH_FILE" "high_fives_hits_the_game.sv 1 1 " "Using design file high_fives_hits_the_game.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 high_fives_hits_the_game " "Found entity 1: high_fives_hits_the_game" {  } { { "high_fives_hits_the_game.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/high_fives_hits_the_game.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733270233709 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733270233709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rxd high_fives_hits_the_game.sv(95) " "Verilog HDL Implicit Net warning at high_fives_hits_the_game.sv(95): created implicit net for \"rxd\"" {  } { { "high_fives_hits_the_game.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/high_fives_hits_the_game.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "auto_start high_fives_hits_the_game.sv(97) " "Verilog HDL Implicit Net warning at high_fives_hits_the_game.sv(97): created implicit net for \"auto_start\"" {  } { { "high_fives_hits_the_game.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/high_fives_hits_the_game.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST_0 high_fives_hits_the_game.sv(102) " "Verilog HDL Implicit Net warning at high_fives_hits_the_game.sv(102): created implicit net for \"DLY_RST_0\"" {  } { { "high_fives_hits_the_game.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/high_fives_hits_the_game.sv" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST_2 high_fives_hits_the_game.sv(104) " "Verilog HDL Implicit Net warning at high_fives_hits_the_game.sv(104): created implicit net for \"DLY_RST_2\"" {  } { { "high_fives_hits_the_game.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/high_fives_hits_the_game.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST_3 high_fives_hits_the_game.sv(105) " "Verilog HDL Implicit Net warning at high_fives_hits_the_game.sv(105): created implicit net for \"DLY_RST_3\"" {  } { { "high_fives_hits_the_game.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/high_fives_hits_the_game.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST_4 high_fives_hits_the_game.sv(106) " "Verilog HDL Implicit Net warning at high_fives_hits_the_game.sv(106): created implicit net for \"DLY_RST_4\"" {  } { { "high_fives_hits_the_game.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/high_fives_hits_the_game.sv" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lut_rx_counter high_fives_hits_the_game.sv(126) " "Verilog HDL Implicit Net warning at high_fives_hits_the_game.sv(126): created implicit net for \"lut_rx_counter\"" {  } { { "high_fives_hits_the_game.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/high_fives_hits_the_game.sv" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lut_instr_count high_fives_hits_the_game.sv(127) " "Verilog HDL Implicit Net warning at high_fives_hits_the_game.sv(127): created implicit net for \"lut_instr_count\"" {  } { { "high_fives_hits_the_game.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/high_fives_hits_the_game.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txd high_fives_hits_the_game.sv(165) " "Verilog HDL Implicit Net warning at high_fives_hits_the_game.sv(165): created implicit net for \"txd\"" {  } { { "high_fives_hits_the_game.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/high_fives_hits_the_game.sv" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Frame_Cont high_fives_hits_the_game.sv(194) " "Verilog HDL Implicit Net warning at high_fives_hits_the_game.sv(194): created implicit net for \"Frame_Cont\"" {  } { { "high_fives_hits_the_game.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/high_fives_hits_the_game.sv" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233709 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "lut_instr_count high_fives_hits_the_game.sv(134) " "Verilog HDL error at high_fives_hits_the_game.sv(134): can't index object \"lut_instr_count\" with zero packed or unpacked array dimensions" {  } { { "high_fives_hits_the_game.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/high_fives_hits_the_game.sv" 134 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1733270233710 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "lut_rx_counter high_fives_hits_the_game.sv(134) " "Verilog HDL error at high_fives_hits_the_game.sv(134): can't index object \"lut_rx_counter\" with zero packed or unpacked array dimensions" {  } { { "high_fives_hits_the_game.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/high_fives_hits_the_game.sv" 134 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1733270233710 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "lut_instr_count high_fives_hits_the_game.sv(134) " "Verilog HDL Expression error at high_fives_hits_the_game.sv(134): indexed name specifies too many indices for array \"lut_instr_count\"" {  } { { "high_fives_hits_the_game.sv" "" { Text "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/high_fives_hits_the_game.sv" 134 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733270233711 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/high_fives_hits_the_game.map.smsg " "Generated suppressed messages file C:/Users/bzhan/Documents/ECE/ECE554/HighFives/Capstone/high_fives_hits_the_game/high_fives_hits_the_game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233737 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 56 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733270233777 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec  3 17:57:13 2024 " "Processing ended: Tue Dec  3 17:57:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733270233777 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733270233777 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733270233777 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270233777 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 56 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 56 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733270234408 ""}
