;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-0
	SUB -7, <-420
	SPL 270
	SUB -7, <-420
	SUB #72, @201
	SUB 0, @2
	SUB -7, <-20
	SUB 0, @2
	SUB @127, 100
	SUB -7, <-20
	SUB -7, <-20
	SUB 0, @2
	SUB #72, @240
	ADD 270, 0
	CMP 121, 103
	SUB #72, @240
	SUB 121, 103
	SUB @0, @2
	SUB -7, <-420
	SUB @0, @2
	CMP 2, @10
	SUB @127, 100
	SUB @121, 106
	CMP 2, @10
	SUB <100, @0
	CMP -7, <-420
	SUB 100, -100
	SUB @127, 100
	ADD 270, 60
	SUB 210, 60
	SUB 210, 60
	SUB #72, 201
	SUB 210, 60
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB 210, <-30
	MOV -1, <-20
	SUB @127, 100
	SPL 0, <-2
	CMP -7, <-420
	DJN -801, @-0
	DJN -1, @-0
	SUB <100, @0
	SUB 121, 103
	SUB @0, @2
	DJN -1, @-0
	SUB -7, <-420
