// Seed: 1533034242
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input wire id_2,
    input uwire id_3,
    output wire id_4,
    input tri id_5,
    input uwire id_6,
    output tri0 id_7,
    output supply0 id_8,
    input uwire id_9,
    input wor id_10,
    input tri id_11,
    output tri id_12,
    output tri0 id_13,
    input wor id_14,
    output wire id_15
);
  reg   id_17;
  logic id_18;
  always id_17 = -1 - id_5;
endmodule
module module_1 #(
    parameter id_7 = 32'd61,
    parameter id_9 = 32'd81
) (
    output tri1 id_0,
    output uwire id_1,
    input wor id_2,
    input wor id_3,
    input supply1 id_4,
    input wor id_5
    , id_16,
    output wor id_6,
    input supply0 _id_7,
    input tri id_8,
    input tri0 _id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wire id_12,
    input supply1 id_13,
    input tri1 id_14
);
  localparam id_17 = -1'b0;
  if ((1'b0)) begin : LABEL_0
    assign id_16[id_9] = id_10;
    wire id_18 = id_18;
    logic [id_7 : id_7] id_19;
  end
  module_0 modCall_1 (
      id_4,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_5,
      id_6,
      id_1,
      id_12,
      id_8,
      id_5,
      id_6,
      id_6,
      id_2,
      id_1
  );
  assign modCall_1.id_11 = 0;
endmodule
