INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/bldc-driver-fpga/hardware_design/vivado_project/adc_trigger/adc_trigger.srcs/sources_1/new/trigger_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trigger_module'
