# Compile of testfixture.v was successful.
# Compile of MPQ.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.test
# vsim work.test 
# Start time: 22:28:49 on Jun 02,2024
# Loading work.test
# Loading work.MPQ
# Loading work.RAM
vsim work.test
# End time: 22:29:09 on Jun 02,2024, Elapsed time: 0:00:20
# Errors: 0, Warnings: 2
# vsim work.test 
# Start time: 22:29:09 on Jun 02,2024
# Loading work.test
# Loading work.MPQ
# Loading work.RAM
add wave -position insertpoint  \
sim:/test/clk \
sim:/test/rst \
sim:/test/data_valid \
sim:/test/data \
sim:/test/cmd_valid \
sim:/test/cmd \
sim:/test/index \
sim:/test/value \
sim:/test/busy \
sim:/test/RAM_valid \
sim:/test/RAM_A \
sim:/test/RAM_D \
sim:/test/done
run -all
#  ****************************               
#  **                        **               
#  **  Congratulations !!    **               
#  **                        **       |__||  
#  **  Simulation PASS !!    **      / O.O  | 
#  **                        **    /_____   | 
#  **  Your score =100       **   /^ ^ ^ \  |
#  **                        **  |^ ^ ^ ^ |w| 
#  ****************************   \m___m__|_|
# ** Note: $finish    : D:/DIC/HW4/testfixture.v(157)
#    Time: 98510 ns  Iteration: 0  Instance: /test
# 1
# Break in Module test at D:/DIC/HW4/testfixture.v line 157
add wave -position insertpoint  \
sim:/test/U_MPQ/nxt_state \
sim:/test/U_MPQ/ret_state
add wave -position insertpoint  \
sim:/test/U_MPQ/state
restart
run -all
# GetModuleFileName: 找不到指定的模組。
# 
# 
#  ****************************               
#  **                        **               
#  **  Congratulations !!    **               
#  **                        **       |__||  
#  **  Simulation PASS !!    **      / O.O  | 
#  **                        **    /_____   | 
#  **  Your score =100       **   /^ ^ ^ \  |
#  **                        **  |^ ^ ^ ^ |w| 
#  ****************************   \m___m__|_|
# ** Note: $finish    : D:/DIC/HW4/testfixture.v(157)
#    Time: 98510 ns  Iteration: 0  Instance: /test
# 1
# Break in Module test at D:/DIC/HW4/testfixture.v line 157
add wave -position insertpoint  \
sim:/test/U_MPQ/A
restart
run -all
# GetModuleFileName: 找不到指定的模組。
# 
# 
#  ****************************               
#  **                        **               
#  **  Congratulations !!    **               
#  **                        **       |__||  
#  **  Simulation PASS !!    **      / O.O  | 
#  **                        **    /_____   | 
#  **  Your score =100       **   /^ ^ ^ \  |
#  **                        **  |^ ^ ^ ^ |w| 
#  ****************************   \m___m__|_|
# ** Note: $finish    : D:/DIC/HW4/testfixture.v(157)
#    Time: 98510 ns  Iteration: 0  Instance: /test
# 1
# Break in Module test at D:/DIC/HW4/testfixture.v line 157
# Compile of testfixture.v was successful.
# Compile of MPQ.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.test
# End time: 22:43:29 on Jun 02,2024, Elapsed time: 0:14:20
# Errors: 0, Warnings: 2
# vsim work.test 
# Start time: 22:43:29 on Jun 02,2024
# Loading work.test
# Loading work.MPQ
# Loading work.RAM
add wave -position insertpoint  \
sim:/test/clk \
sim:/test/rst \
sim:/test/data_valid \
sim:/test/data \
sim:/test/cmd_valid \
sim:/test/cmd \
sim:/test/index \
sim:/test/value \
sim:/test/busy \
sim:/test/RAM_valid \
sim:/test/RAM_A \
sim:/test/RAM_D \
sim:/test/done
add wave -position insertpoint  \
sim:/test/U_MPQ/A
add wave -position insertpoint  \
sim:/test/U_MPQ/state \
sim:/test/U_MPQ/nxt_state
run -all
#  ****************************               
#  **                        **               
#  **  Congratulations !!    **               
#  **                        **       |__||  
#  **  Simulation PASS !!    **      / O.O  | 
#  **                        **    /_____   | 
#  **  Your score =100       **   /^ ^ ^ \  |
#  **                        **  |^ ^ ^ ^ |w| 
#  ****************************   \m___m__|_|
# ** Note: $finish    : D:/DIC/HW4/testfixture.v(157)
#    Time: 98510 ns  Iteration: 0  Instance: /test
# 1
# Break in Module test at D:/DIC/HW4/testfixture.v line 157
# Compile of testfixture.v was successful.
# Compile of MPQ.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.test
# End time: 22:48:46 on Jun 02,2024, Elapsed time: 0:05:17
# Errors: 0, Warnings: 2
# vsim work.test 
# Start time: 22:48:46 on Jun 02,2024
# Loading work.test
# Loading work.MPQ
# Loading work.RAM
add wave -position insertpoint  \
sim:/test/clk \
sim:/test/rst \
sim:/test/data_valid \
sim:/test/data \
sim:/test/cmd_valid \
sim:/test/cmd \
sim:/test/index \
sim:/test/value \
sim:/test/busy \
sim:/test/RAM_valid \
sim:/test/RAM_A \
sim:/test/RAM_D \
sim:/test/done
add wave -position insertpoint  \
sim:/test/U_MPQ/A
add wave -position insertpoint  \
sim:/test/U_MPQ/state \
sim:/test/U_MPQ/nxt_state
run -all
#  **************************************               
#  **                                  **       |__||  
#  **  Failed waiting valid signal !   **      / X,X  | 
#  **                                  **    /_____   | 
#  **  Simulation STOP  !!             **   /^ ^ ^ \  |
#  **                                  **  |^ ^ ^ ^ |w| 
#  **************************************   \m___m__|_|
# ** Note: $finish    : D:/DIC/HW4/testfixture.v(127)
#    Time: 10000500 ns  Iteration: 1  Instance: /test
# 1
# Break in Module test at D:/DIC/HW4/testfixture.v line 127
# End time: 00:13:00 on Jun 03,2024, Elapsed time: 1:24:14
# Errors: 0, Warnings: 1
