--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml PC.twx PC.ncd -o PC.twr PC.pcf

Design file:              PC.ncd
Physical constraint file: PC.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PC_next<0>  |    3.556(R)|   -0.815(R)|clk_BUFGP         |   0.000|
PC_next<1>  |    3.555(R)|   -0.813(R)|clk_BUFGP         |   0.000|
PC_next<2>  |    3.546(R)|   -0.803(R)|clk_BUFGP         |   0.000|
PC_next<3>  |    3.558(R)|   -0.817(R)|clk_BUFGP         |   0.000|
PC_next<4>  |    0.500(R)|    0.887(R)|clk_BUFGP         |   0.000|
PC_next<5>  |   -0.051(R)|    1.327(R)|clk_BUFGP         |   0.000|
PC_next<6>  |    0.495(R)|    0.892(R)|clk_BUFGP         |   0.000|
PC_next<7>  |    0.596(R)|    0.815(R)|clk_BUFGP         |   0.000|
PC_next<8>  |    0.352(R)|    1.010(R)|clk_BUFGP         |   0.000|
PC_next<9>  |   -0.030(R)|    1.319(R)|clk_BUFGP         |   0.000|
PC_next<10> |    0.552(R)|    0.850(R)|clk_BUFGP         |   0.000|
PC_next<11> |   -0.035(R)|    1.319(R)|clk_BUFGP         |   0.000|
PC_next<12> |    0.217(R)|    1.118(R)|clk_BUFGP         |   0.000|
PC_next<13> |   -0.035(R)|    1.319(R)|clk_BUFGP         |   0.000|
PC_next<14> |   -0.039(R)|    1.323(R)|clk_BUFGP         |   0.000|
PC_next<15> |   -0.014(R)|    1.308(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PC<0>       |    8.280(R)|clk_BUFGP         |   0.000|
PC<1>       |    8.087(R)|clk_BUFGP         |   0.000|
PC<2>       |    8.969(R)|clk_BUFGP         |   0.000|
PC<3>       |    8.716(R)|clk_BUFGP         |   0.000|
PC<4>       |    6.023(R)|clk_BUFGP         |   0.000|
PC<5>       |    6.022(R)|clk_BUFGP         |   0.000|
PC<6>       |    6.025(R)|clk_BUFGP         |   0.000|
PC<7>       |    6.033(R)|clk_BUFGP         |   0.000|
PC<8>       |    6.035(R)|clk_BUFGP         |   0.000|
PC<9>       |    6.048(R)|clk_BUFGP         |   0.000|
PC<10>      |    6.035(R)|clk_BUFGP         |   0.000|
PC<11>      |    6.034(R)|clk_BUFGP         |   0.000|
PC<12>      |    6.035(R)|clk_BUFGP         |   0.000|
PC<13>      |    6.034(R)|clk_BUFGP         |   0.000|
PC<14>      |    6.036(R)|clk_BUFGP         |   0.000|
PC<15>      |    6.051(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Mon Nov 20 10:09:59 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 332 MB



