/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [24:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [34:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [13:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [27:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[15] & in_data[74]);
  assign celloutsig_0_12z = ~(celloutsig_0_10z[3] & celloutsig_0_0z);
  assign celloutsig_0_36z = ~(celloutsig_0_5z | celloutsig_0_17z[0]);
  assign celloutsig_0_4z = ~(celloutsig_0_1z[0] | celloutsig_0_1z[4]);
  assign celloutsig_0_5z = ~(celloutsig_0_0z | celloutsig_0_1z[7]);
  assign celloutsig_1_17z = ~((celloutsig_1_10z[7] | celloutsig_1_1z[12]) & celloutsig_1_3z[2]);
  assign celloutsig_0_8z = ~((celloutsig_0_4z | celloutsig_0_3z) & celloutsig_0_7z[3]);
  assign celloutsig_0_3z = ~(celloutsig_0_1z[0] ^ celloutsig_0_2z);
  assign celloutsig_0_43z = ~(celloutsig_0_36z ^ celloutsig_0_10z[4]);
  assign celloutsig_1_11z = ~(celloutsig_1_4z ^ celloutsig_1_7z[6]);
  assign celloutsig_1_19z = ~(celloutsig_1_0z[9] ^ celloutsig_1_17z);
  assign celloutsig_0_9z = ~(celloutsig_0_4z ^ celloutsig_0_0z);
  assign celloutsig_0_15z = ~(celloutsig_0_4z ^ celloutsig_0_12z);
  assign celloutsig_0_11z = { celloutsig_0_6z[5:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z } & { celloutsig_0_7z[6:1], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_1_2z = in_data[154:144] / { 1'h1, in_data[132:123] };
  assign celloutsig_0_6z = { celloutsig_0_1z[8:2], celloutsig_0_2z } / { 1'h1, in_data[40], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_13z = { celloutsig_0_7z[12:6], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_5z } / { 1'h1, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_17z = { in_data[8:3], celloutsig_0_14z } / { 1'h1, celloutsig_0_16z[5:0] };
  assign celloutsig_0_42z = { in_data[90:89], celloutsig_0_9z, celloutsig_0_25z } >= { celloutsig_0_1z[1:0], celloutsig_0_21z, celloutsig_0_5z };
  assign celloutsig_1_4z = in_data[99:96] >= celloutsig_1_2z[10:7];
  assign celloutsig_0_20z = { celloutsig_0_16z[12:10], celloutsig_0_2z } >= celloutsig_0_11z[18:15];
  assign celloutsig_0_21z = { celloutsig_0_13z[17:13], celloutsig_0_0z } >= { celloutsig_0_17z[4:1], celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_0_2z = in_data[56:37] >= in_data[55:36];
  assign celloutsig_1_5z = celloutsig_1_2z[10:2] < celloutsig_1_0z[8:0];
  assign celloutsig_0_14z = in_data[32:25] < { in_data[18], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_25z = { celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_15z } < celloutsig_0_16z;
  assign celloutsig_1_0z = in_data[132:122] ~^ in_data[170:160];
  assign celloutsig_1_10z = { in_data[130:106], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z } ~^ in_data[180:153];
  assign celloutsig_1_3z = in_data[117:113] ^ celloutsig_1_2z[7:3];
  assign celloutsig_1_14z = { celloutsig_1_10z[11:0], celloutsig_1_11z } ^ { celloutsig_1_0z[4], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_7z = { celloutsig_0_1z[6:2], celloutsig_0_3z, celloutsig_0_6z } ^ in_data[86:73];
  assign celloutsig_0_10z = { celloutsig_0_7z[9:6], celloutsig_0_3z } ^ in_data[71:67];
  assign celloutsig_0_1z = in_data[14:5] ^ in_data[94:85];
  assign celloutsig_1_8z = ~((celloutsig_1_2z[0] & celloutsig_1_1z[15]) | celloutsig_1_2z[5]);
  assign celloutsig_1_9z = ~((celloutsig_1_2z[6] & celloutsig_1_7z[7]) | celloutsig_1_3z[3]);
  assign celloutsig_1_16z = ~((celloutsig_1_11z & celloutsig_1_4z) | celloutsig_1_14z[8]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 9'h000;
    else if (clkin_data[0]) celloutsig_1_7z = { celloutsig_1_2z[6:0], celloutsig_1_5z, celloutsig_1_5z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_16z = 14'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_16z = { celloutsig_0_7z[13:1], celloutsig_0_12z };
  assign celloutsig_1_1z[17:11] = celloutsig_1_0z[10:4] ^ in_data[131:125];
  assign { out_data[129], out_data[142:136], out_data[128] } = { celloutsig_1_16z, celloutsig_1_14z[9:3], celloutsig_1_4z } & { celloutsig_1_9z, celloutsig_1_1z[17:11], celloutsig_1_8z };
  assign celloutsig_1_1z[10:0] = 11'h000;
  assign { out_data[135:130], out_data[96], out_data[32], out_data[0] } = { 6'h00, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
