INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.srcs/sources_1/new/next_state_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity next_state_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.srcs/sources_1/new/output_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity output_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.srcs/sim_1/new/l5_posloupnost_test_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l5_posloupnost_test_v2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.srcs/sim_1/new/l5_posloupnost_test_v2_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l5_posloupnost_test_v2_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.srcs/sources_1/new/next_state_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity next_state_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.srcs/sources_1/new/output_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity output_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.srcs/sources_1/new/output_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity output_logic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.ip_user_files/bd/seq_detector/ip/seq_detector_next_state_logic_0_0/sim/seq_detector_next_state_logic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity seq_detector_next_state_logic_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.ip_user_files/bd/seq_detector/ip/seq_detector_output_logic_0_0/sim/seq_detector_output_logic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity seq_detector_output_logic_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.ip_user_files/bd/seq_detector/ipshared/9628/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.ip_user_files/bd/seq_detector/ip/seq_detector_dff_0_0/sim/seq_detector_dff_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity seq_detector_dff_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.ip_user_files/bd/seq_detector/ip/seq_detector_dff_0_1/sim/seq_detector_dff_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity seq_detector_dff_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.ip_user_files/bd/seq_detector/ip/seq_detector_dff_0_2/sim/seq_detector_dff_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity seq_detector_dff_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.ip_user_files/bd/seq_detector/ipshared/c2d1/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.ip_user_files/bd/seq_detector/ip/seq_detector_debounce_0_0/sim/seq_detector_debounce_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity seq_detector_debounce_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.ip_user_files/bd/seq_detector/sim/seq_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity seq_detector
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.srcs/sim_1/new/l5_posloupnost_test_v2_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity l5_posloupnost_test_v2_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jaroslav/Desktop/CTU_FIT/BI-SAP/lab5/lab5.ip_user_files/bd/seq_detector/sim/seq_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity seq_detector
