
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2853.375 ; gain = 2.020 ; free physical = 19443 ; free virtual = 329306
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma" "*.svh"]] 
# }
# synth_design -top wb_dma_top \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top wb_dma_top -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18115
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.523 ; gain = 0.000 ; free physical = 3209 ; free virtual = 299079
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wb_dma_top' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_top.v:92]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_rf' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_rf.v:92]
	Parameter ch0_conf bound to: 4'b0001 
	Parameter ch1_conf bound to: 4'b0000 
	Parameter ch2_conf bound to: 4'b0000 
	Parameter ch3_conf bound to: 4'b0000 
	Parameter ch4_conf bound to: 4'b0000 
	Parameter ch5_conf bound to: 4'b0000 
	Parameter ch6_conf bound to: 4'b0000 
	Parameter ch7_conf bound to: 4'b0000 
	Parameter ch8_conf bound to: 4'b0000 
	Parameter ch9_conf bound to: 4'b0000 
	Parameter ch10_conf bound to: 4'b0000 
	Parameter ch11_conf bound to: 4'b0000 
	Parameter ch12_conf bound to: 4'b0000 
	Parameter ch13_conf bound to: 4'b0000 
	Parameter ch14_conf bound to: 4'b0000 
	Parameter ch15_conf bound to: 4'b0000 
	Parameter ch16_conf bound to: 4'b0000 
	Parameter ch17_conf bound to: 4'b0000 
	Parameter ch18_conf bound to: 4'b0000 
	Parameter ch19_conf bound to: 4'b0000 
	Parameter ch20_conf bound to: 4'b0000 
	Parameter ch21_conf bound to: 4'b0000 
	Parameter ch22_conf bound to: 4'b0000 
	Parameter ch23_conf bound to: 4'b0000 
	Parameter ch24_conf bound to: 4'b0000 
	Parameter ch25_conf bound to: 4'b0000 
	Parameter ch26_conf bound to: 4'b0000 
	Parameter ch27_conf bound to: 4'b0000 
	Parameter ch28_conf bound to: 4'b0000 
	Parameter ch29_conf bound to: 4'b0000 
	Parameter ch30_conf bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b00000 
	Parameter CH_EN bound to: 1'b1 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element ch_am0_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:458]
WARNING: [Synth 8-6014] Unused sequential element ch_am1_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:487]
WARNING: [Synth 8-6014] Unused sequential element sw_pointer_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:494]
WARNING: [Synth 8-3848] Net ch_txsz_s in module/entity wb_dma_ch_rf does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:177]
WARNING: [Synth 8-3848] Net ch_adr0_s in module/entity wb_dma_ch_rf does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:185]
WARNING: [Synth 8-3848] Net ch_adr1_s in module/entity wb_dma_ch_rf does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:185]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b00001 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element ch_rl_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:255]
WARNING: [Synth 8-6014] Unused sequential element ptr_valid_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:264]
WARNING: [Synth 8-6014] Unused sequential element ch_eol_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:243]
WARNING: [Synth 8-6014] Unused sequential element pointer_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:293]
WARNING: [Synth 8-6014] Unused sequential element pointer_sr_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:300]
WARNING: [Synth 8-6014] Unused sequential element ch_csr_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:306]
WARNING: [Synth 8-6014] Unused sequential element ch_done_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:320]
WARNING: [Synth 8-6014] Unused sequential element ch_busy_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:331]
WARNING: [Synth 8-6014] Unused sequential element ch_err_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:339]
WARNING: [Synth 8-6014] Unused sequential element ch_csr_r2_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:350]
WARNING: [Synth 8-6014] Unused sequential element rest_en_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:356]
WARNING: [Synth 8-6014] Unused sequential element ch_csr_r3_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:362]
WARNING: [Synth 8-6014] Unused sequential element int_src_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:368]
WARNING: [Synth 8-6014] Unused sequential element int_src_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:378]
WARNING: [Synth 8-6014] Unused sequential element int_src_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:388]
WARNING: [Synth 8-6014] Unused sequential element ch_am0_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:458]
WARNING: [Synth 8-6014] Unused sequential element ch_am1_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:487]
WARNING: [Synth 8-6014] Unused sequential element sw_pointer_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:494]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized0' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b00010 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element ch_rl_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:255]
WARNING: [Synth 8-6014] Unused sequential element ptr_valid_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:264]
WARNING: [Synth 8-6014] Unused sequential element ch_eol_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:243]
WARNING: [Synth 8-6014] Unused sequential element pointer_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:293]
WARNING: [Synth 8-6014] Unused sequential element pointer_sr_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:300]
WARNING: [Synth 8-6014] Unused sequential element ch_csr_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:306]
WARNING: [Synth 8-6014] Unused sequential element ch_done_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:320]
WARNING: [Synth 8-6014] Unused sequential element ch_busy_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:331]
WARNING: [Synth 8-6014] Unused sequential element ch_err_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:339]
WARNING: [Synth 8-6014] Unused sequential element ch_csr_r2_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:350]
WARNING: [Synth 8-6014] Unused sequential element rest_en_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:356]
WARNING: [Synth 8-6014] Unused sequential element ch_csr_r3_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:362]
WARNING: [Synth 8-6014] Unused sequential element int_src_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:368]
WARNING: [Synth 8-6014] Unused sequential element int_src_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:378]
WARNING: [Synth 8-6014] Unused sequential element int_src_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:388]
WARNING: [Synth 8-6014] Unused sequential element ch_am0_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:458]
WARNING: [Synth 8-6014] Unused sequential element ch_am1_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:487]
WARNING: [Synth 8-6014] Unused sequential element sw_pointer_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:494]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized1' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b00011 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element ch_rl_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:255]
WARNING: [Synth 8-6014] Unused sequential element ptr_valid_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:264]
WARNING: [Synth 8-6014] Unused sequential element ch_eol_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:243]
WARNING: [Synth 8-6014] Unused sequential element pointer_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:293]
WARNING: [Synth 8-6014] Unused sequential element pointer_sr_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:300]
WARNING: [Synth 8-6014] Unused sequential element ch_csr_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:306]
WARNING: [Synth 8-6014] Unused sequential element ch_done_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:320]
WARNING: [Synth 8-6014] Unused sequential element ch_busy_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:331]
WARNING: [Synth 8-6014] Unused sequential element ch_err_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:339]
WARNING: [Synth 8-6014] Unused sequential element ch_csr_r2_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:350]
WARNING: [Synth 8-6014] Unused sequential element rest_en_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:356]
WARNING: [Synth 8-6014] Unused sequential element ch_csr_r3_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:362]
WARNING: [Synth 8-6014] Unused sequential element int_src_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:368]
WARNING: [Synth 8-6014] Unused sequential element int_src_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:378]
WARNING: [Synth 8-6014] Unused sequential element int_src_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:388]
WARNING: [Synth 8-6014] Unused sequential element ch_am0_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:458]
WARNING: [Synth 8-6014] Unused sequential element ch_am1_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:487]
WARNING: [Synth 8-6014] Unused sequential element sw_pointer_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:494]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized2' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b00100 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element ch_rl_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:255]
WARNING: [Synth 8-6014] Unused sequential element ptr_valid_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:264]
WARNING: [Synth 8-6014] Unused sequential element ch_eol_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:243]
WARNING: [Synth 8-6014] Unused sequential element pointer_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:293]
WARNING: [Synth 8-6014] Unused sequential element pointer_sr_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:300]
WARNING: [Synth 8-6014] Unused sequential element ch_csr_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:306]
WARNING: [Synth 8-6014] Unused sequential element ch_done_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:320]
WARNING: [Synth 8-6014] Unused sequential element ch_busy_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:331]
WARNING: [Synth 8-6014] Unused sequential element ch_err_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:339]
WARNING: [Synth 8-6014] Unused sequential element ch_csr_r2_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:350]
WARNING: [Synth 8-6014] Unused sequential element rest_en_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:356]
WARNING: [Synth 8-6014] Unused sequential element ch_csr_r3_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:362]
WARNING: [Synth 8-6014] Unused sequential element int_src_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:368]
WARNING: [Synth 8-6014] Unused sequential element int_src_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:378]
WARNING: [Synth 8-6014] Unused sequential element int_src_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:388]
WARNING: [Synth 8-6014] Unused sequential element ch_am0_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:458]
WARNING: [Synth 8-6014] Unused sequential element ch_am1_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:487]
WARNING: [Synth 8-6014] Unused sequential element sw_pointer_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:494]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized3' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b00101 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element ch_rl_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:255]
WARNING: [Synth 8-6014] Unused sequential element ptr_valid_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:264]
WARNING: [Synth 8-6014] Unused sequential element ch_eol_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:243]
WARNING: [Synth 8-6014] Unused sequential element pointer_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:293]
WARNING: [Synth 8-6014] Unused sequential element pointer_sr_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:300]
WARNING: [Synth 8-6014] Unused sequential element ch_csr_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:306]
WARNING: [Synth 8-6014] Unused sequential element ch_done_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:320]
WARNING: [Synth 8-6014] Unused sequential element ch_busy_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:331]
WARNING: [Synth 8-6014] Unused sequential element ch_err_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:339]
WARNING: [Synth 8-6014] Unused sequential element ch_csr_r2_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:350]
WARNING: [Synth 8-6014] Unused sequential element rest_en_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:356]
WARNING: [Synth 8-6014] Unused sequential element ch_csr_r3_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:362]
WARNING: [Synth 8-6014] Unused sequential element int_src_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:368]
WARNING: [Synth 8-6014] Unused sequential element int_src_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:378]
WARNING: [Synth 8-6014] Unused sequential element int_src_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:388]
WARNING: [Synth 8-6014] Unused sequential element ch_am0_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:458]
WARNING: [Synth 8-6014] Unused sequential element ch_am1_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:487]
WARNING: [Synth 8-6014] Unused sequential element sw_pointer_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:494]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized4' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b00110 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element ch_rl_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:255]
WARNING: [Synth 8-6014] Unused sequential element ptr_valid_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:264]
WARNING: [Synth 8-6014] Unused sequential element ch_eol_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:243]
WARNING: [Synth 8-6014] Unused sequential element pointer_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:293]
WARNING: [Synth 8-6014] Unused sequential element pointer_sr_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:300]
WARNING: [Synth 8-6014] Unused sequential element ch_csr_r_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:306]
WARNING: [Synth 8-6014] Unused sequential element ch_done_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:320]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized5' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized6' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b00111 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized6' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized7' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b01000 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized7' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized8' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b01001 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized8' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized9' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b01010 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized9' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized10' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b01011 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized10' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized11' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b01100 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized11' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized12' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b01101 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized12' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized13' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b01110 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized13' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized14' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b01111 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized14' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized15' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b10000 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized15' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized16' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b10001 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized16' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized17' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b10010 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized17' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized18' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b10011 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized18' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized19' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b10100 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized19' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized20' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b10101 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized20' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized21' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b10110 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized21' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized22' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b10111 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized22' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized23' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b11000 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized23' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized24' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b11001 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized24' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized25' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b11010 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized25' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized26' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b11011 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized26' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized27' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b11100 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized27' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized28' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b11101 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized28' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized29' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b11110 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized29' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_rf' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_rf.v:92]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_sel' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_sel.v:93]
	Parameter pri_sel bound to: 2'b00 
	Parameter ch0_conf bound to: 4'b0001 
	Parameter ch1_conf bound to: 4'b0000 
	Parameter ch2_conf bound to: 4'b0000 
	Parameter ch3_conf bound to: 4'b0000 
	Parameter ch4_conf bound to: 4'b0000 
	Parameter ch5_conf bound to: 4'b0000 
	Parameter ch6_conf bound to: 4'b0000 
	Parameter ch7_conf bound to: 4'b0000 
	Parameter ch8_conf bound to: 4'b0000 
	Parameter ch9_conf bound to: 4'b0000 
	Parameter ch10_conf bound to: 4'b0000 
	Parameter ch11_conf bound to: 4'b0000 
	Parameter ch12_conf bound to: 4'b0000 
	Parameter ch13_conf bound to: 4'b0000 
	Parameter ch14_conf bound to: 4'b0000 
	Parameter ch15_conf bound to: 4'b0000 
	Parameter ch16_conf bound to: 4'b0000 
	Parameter ch17_conf bound to: 4'b0000 
	Parameter ch18_conf bound to: 4'b0000 
	Parameter ch19_conf bound to: 4'b0000 
	Parameter ch20_conf bound to: 4'b0000 
	Parameter ch21_conf bound to: 4'b0000 
	Parameter ch22_conf bound to: 4'b0000 
	Parameter ch23_conf bound to: 4'b0000 
	Parameter ch24_conf bound to: 4'b0000 
	Parameter ch25_conf bound to: 4'b0000 
	Parameter ch26_conf bound to: 4'b0000 
	Parameter ch27_conf bound to: 4'b0000 
	Parameter ch28_conf bound to: 4'b0000 
	Parameter ch29_conf bound to: 4'b0000 
	Parameter ch30_conf bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_pri_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_pri_enc.v:93]
	Parameter pri_sel bound to: 2'b00 
	Parameter ch0_conf bound to: 4'b0001 
	Parameter ch1_conf bound to: 4'b0000 
	Parameter ch2_conf bound to: 4'b0000 
	Parameter ch3_conf bound to: 4'b0000 
	Parameter ch4_conf bound to: 4'b0000 
	Parameter ch5_conf bound to: 4'b0000 
	Parameter ch6_conf bound to: 4'b0000 
	Parameter ch7_conf bound to: 4'b0000 
	Parameter ch8_conf bound to: 4'b0000 
	Parameter ch9_conf bound to: 4'b0000 
	Parameter ch10_conf bound to: 4'b0000 
	Parameter ch11_conf bound to: 4'b0000 
	Parameter ch12_conf bound to: 4'b0000 
	Parameter ch13_conf bound to: 4'b0000 
	Parameter ch14_conf bound to: 4'b0000 
	Parameter ch15_conf bound to: 4'b0000 
	Parameter ch16_conf bound to: 4'b0000 
	Parameter ch17_conf bound to: 4'b0000 
	Parameter ch18_conf bound to: 4'b0000 
	Parameter ch19_conf bound to: 4'b0000 
	Parameter ch20_conf bound to: 4'b0000 
	Parameter ch21_conf bound to: 4'b0000 
	Parameter ch22_conf bound to: 4'b0000 
	Parameter ch23_conf bound to: 4'b0000 
	Parameter ch24_conf bound to: 4'b0000 
	Parameter ch25_conf bound to: 4'b0000 
	Parameter ch26_conf bound to: 4'b0000 
	Parameter ch27_conf bound to: 4'b0000 
	Parameter ch28_conf bound to: 4'b0000 
	Parameter ch29_conf bound to: 4'b0000 
	Parameter ch30_conf bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'wb_dma_pri_enc_sub' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_pri_enc_sub.v:78]
	Parameter ch_conf bound to: 4'b0000 
	Parameter pri_sel bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_pri_enc_sub' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_pri_enc_sub.v:78]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_pri_enc' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_pri_enc.v:93]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_arb' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_arb.v:88]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_arb' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_arb.v:88]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_r_reg' and it is trimmed from '31' to '1' bits. [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_sel.v:407]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_sel' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_ch_sel.v:93]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_de' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_de.v:84]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_inc30r' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_inc30r.v:73]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_inc30r' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_inc30r.v:73]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_de' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_de.v:84]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_wb_if' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_wb_if.v:77]
	Parameter rf_addr bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wb_dma_wb_mast' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_wb_mast.v:73]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_wb_mast' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_wb_mast.v:73]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_wb_slv' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_wb_slv.v:83]
	Parameter rf_addr bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_wb_slv' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_wb_slv.v:83]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_wb_if' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_wb_if.v:77]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_top' (12#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_top.v:92]
WARNING: [Synth 8-7129] Port rst in module wb_dma_wb_slv is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module wb_dma_wb_mast is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[31] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[30] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[29] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[28] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[27] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[26] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[25] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[24] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[23] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[22] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[21] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[20] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[19] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[18] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[17] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[16] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[15] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[14] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[13] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[11] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[10] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[9] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[6] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[5] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[0] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port pointer[3] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port pointer[2] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port pointer[1] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port txsz[31] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port txsz[30] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port txsz[29] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port txsz[28] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port txsz[27] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port txsz[26] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port txsz[25] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port txsz[14] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port txsz[13] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port txsz[12] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port adr0[1] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port adr0[0] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port adr1[1] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port adr1[0] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port am0[3] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port am0[2] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port am0[1] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port am0[0] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port am1[3] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port am1[2] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port am1[1] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port am1[0] in module wb_dma_de is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid in module wb_dma_pri_enc_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port pri_in[2] in module wb_dma_pri_enc_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port pri_in[1] in module wb_dma_pri_enc_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port pri_in[0] in module wb_dma_pri_enc_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[31] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[30] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[29] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[28] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[27] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[26] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[25] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[24] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[23] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[22] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[21] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[20] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[19] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[18] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[17] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[16] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[15] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[14] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[13] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[12] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[11] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[10] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[9] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[8] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[7] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[6] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[5] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[4] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[3] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[2] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[1] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_din[0] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_adr[7] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_adr[6] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_adr[5] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_adr[4] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_adr[3] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_adr[2] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_adr[1] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_adr[0] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_we in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_rf_re in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch_sel[4] in module wb_dma_ch_rf__parameterized29 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2853.523 ; gain = 0.000 ; free physical = 16902 ; free virtual = 312872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2853.523 ; gain = 0.000 ; free physical = 15378 ; free virtual = 311366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2861.383 ; gain = 7.859 ; free physical = 15335 ; free virtual = 311324
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wb_dma_ch_arb'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wb_dma_de'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  grant0 |                            00000 |                            00000
                 grant30 |                            00001 |                            11110
                 grant29 |                            00010 |                            11101
                 grant28 |                            00011 |                            11100
                 grant27 |                            00100 |                            11011
                 grant26 |                            00101 |                            11010
                 grant25 |                            00110 |                            11001
                 grant24 |                            00111 |                            11000
                 grant23 |                            01000 |                            10111
                 grant22 |                            01001 |                            10110
                 grant21 |                            01010 |                            10101
                 grant20 |                            01011 |                            10100
                 grant19 |                            01100 |                            10011
                 grant18 |                            01101 |                            10010
                 grant17 |                            01110 |                            10001
                 grant16 |                            01111 |                            10000
                 grant15 |                            10000 |                            01111
                 grant14 |                            10001 |                            01110
                 grant13 |                            10010 |                            01101
                 grant12 |                            10011 |                            01100
                 grant11 |                            10100 |                            01011
                 grant10 |                            10101 |                            01010
                  grant9 |                            10110 |                            01001
                  grant8 |                            10111 |                            01000
                  grant7 |                            11000 |                            00111
                  grant6 |                            11001 |                            00110
                  grant5 |                            11010 |                            00101
                  grant4 |                            11011 |                            00100
                  grant3 |                            11100 |                            00011
                  grant2 |                            11101 |                            00010
                  grant1 |                            11110 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'wb_dma_ch_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                      00000000001 |                      00000000001
                   PAUSE |                      10000000000 |                      10000000000
                LD_DESC1 |                      00000010000 |                      00000010000
                LD_DESC2 |                      00000100000 |                      00000100000
                LD_DESC3 |                      00001000000 |                      00001000000
                LD_DESC4 |                      00010000000 |                      00010000000
                LD_DESC5 |                      00100000000 |                      00100000000
                    READ |                      00000000010 |                      00000000010
                   WRITE |                      00000000100 |                      00000000100
                  UPDATE |                      00000001000 |                      00000001000
                      WB |                      01000000000 |                      01000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'wb_dma_de'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 19601 ; free virtual = 316144
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'u1/u3' (wb_dma_ch_arb) to 'u1/u4'
INFO: [Synth 8-223] decloning instance 'u1/u3' (wb_dma_ch_arb) to 'u1/u5'
INFO: [Synth 8-223] decloning instance 'u1/u3' (wb_dma_ch_arb) to 'u1/u6'
INFO: [Synth 8-223] decloning instance 'u1/u3' (wb_dma_ch_arb) to 'u1/u7'
INFO: [Synth 8-223] decloning instance 'u1/u3' (wb_dma_ch_arb) to 'u1/u8'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 133   
+---Muxes : 
	   2 Input   71 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 7     
	   2 Input   30 Bit        Muxes := 10    
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 2     
	  12 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	  31 Input    5 Bit        Muxes := 3     
	 931 Input    5 Bit        Muxes := 3     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	  12 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 24    
	  30 Input    1 Bit        Muxes := 93    
	  31 Input    1 Bit        Muxes := 3     
	  32 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'u3/u1/slv_adr_reg' and it is trimmed from '32' to '10' bits. [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/wb_dma_wb_slv.v:161]
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[4]) is unused and will be removed from module wb_dma_ch_arb__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[3]) is unused and will be removed from module wb_dma_ch_arb__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module wb_dma_ch_arb__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module wb_dma_ch_arb__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module wb_dma_ch_arb__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[4]) is unused and will be removed from module wb_dma_ch_arb.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[3]) is unused and will be removed from module wb_dma_ch_arb.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module wb_dma_ch_arb.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module wb_dma_ch_arb.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module wb_dma_ch_arb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 17688 ; free virtual = 314375
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 17268 ; free virtual = 313968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (u1/u1/FSM_sequential_state_reg[4]) is unused and will be removed from module wb_dma_top.
WARNING: [Synth 8-3332] Sequential element (u1/u1/FSM_sequential_state_reg[3]) is unused and will be removed from module wb_dma_top.
WARNING: [Synth 8-3332] Sequential element (u1/u1/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_dma_top.
WARNING: [Synth 8-3332] Sequential element (u1/u1/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_dma_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 16526 ; free virtual = 313253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 19486 ; free virtual = 316318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 19469 ; free virtual = 316302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 19593 ; free virtual = 316427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 19726 ; free virtual = 316561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 19842 ; free virtual = 316677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 19900 ; free virtual = 316735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |    15|
|4     |LUT2   |    77|
|5     |LUT3   |   178|
|6     |LUT4   |    38|
|7     |LUT5   |   149|
|8     |LUT6   |   187|
|9     |FDCE   |    99|
|10    |FDPE   |     1|
|11    |FDRE   |   428|
|12    |IBUF   |   216|
|13    |OBUF   |   215|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |  1623|
|2     |  u0     |wb_dma_rf        |   273|
|3     |    u0   |wb_dma_ch_rf     |   144|
|4     |  u1     |wb_dma_ch_sel    |   114|
|5     |    u1   |wb_dma_ch_arb    |   101|
|6     |  u2     |wb_dma_de        |   487|
|7     |    u0   |wb_dma_inc30r    |   118|
|8     |    u1   |wb_dma_inc30r_3  |    27|
|9     |  u3     |wb_dma_wb_if     |   177|
|10    |    u0   |wb_dma_wb_mast_1 |    38|
|11    |    u1   |wb_dma_wb_slv_2  |   139|
|12    |  u4     |wb_dma_wb_if_0   |    90|
|13    |    u0   |wb_dma_wb_mast   |    82|
|14    |    u1   |wb_dma_wb_slv    |     8|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 19965 ; free virtual = 316800
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5823 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 20296 ; free virtual = 317131
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 2861.387 ; gain = 7.863 ; free physical = 20283 ; free virtual = 317119
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2882.484 ; gain = 0.000 ; free physical = 19639 ; free virtual = 316488
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.484 ; gain = 0.000 ; free physical = 21429 ; free virtual = 318313
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d4021d54
INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 220 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:16 . Memory (MB): peak = 2882.484 ; gain = 29.109 ; free physical = 21248 ; free virtual = 318122
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/util_temp_wb_dma_top_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/timing_temp_wb_dma_top_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2982.152 ; gain = 99.668 ; free physical = 17166 ; free virtual = 314184
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/power_temp_wb_dma_top_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/wb_dma/power_temp_wb_dma_top_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 00:01:39 2022...
real 122.82
user 121.25
sys 12.66
