// Seed: 3249720534
module module_0;
  tri0 id_2 = 1'b0;
  tri  id_3 = 1, id_4;
  if (1'd0) assign id_4 = id_3;
  id_5(
      id_2, 1, id_3, 1, (1)
  );
  wire id_6;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input tri id_2,
    output tri id_3,
    input tri1 id_4,
    input wire id_5,
    input wire id_6,
    output tri id_7,
    input tri0 id_8,
    output uwire id_9,
    input wire id_10
    , id_57,
    input uwire id_11,
    output wor id_12,
    input uwire id_13,
    input wor id_14,
    output supply0 id_15,
    input tri0 id_16,
    input supply0 id_17,
    input tri1 id_18,
    input tri0 id_19,
    input supply1 id_20,
    output wire id_21,
    input wire id_22,
    output wire id_23,
    input wor id_24,
    output supply1 id_25,
    output tri id_26,
    input wand id_27,
    input wire id_28,
    input supply1 id_29,
    input supply1 id_30
    , id_58,
    output supply0 id_31,
    output supply1 id_32
    , id_59,
    output wire id_33,
    input tri id_34,
    input tri1 id_35,
    input supply1 id_36,
    input wand id_37,
    input tri id_38,
    inout tri0 id_39,
    input wor id_40,
    output tri1 id_41,
    input supply0 id_42,
    input tri1 id_43,
    input tri1 id_44,
    output wor id_45,
    output supply1 id_46,
    output wor id_47,
    input wire id_48,
    input uwire id_49
    , id_60,
    output supply0 id_50,
    inout tri0 id_51,
    input tri0 id_52,
    input wire id_53,
    output wand id_54,
    input wire id_55
);
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
