{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 12 07:37:52 2018 " "Info: Processing started: Sat May 12 07:37:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "flag\[2\] " "Info: Assuming node \"flag\[2\]\" is an undefined clock" {  } { { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "flag\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "18 " "Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst19 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst19\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1128 720 784 1176 "inst19" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst14 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst14\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 888 720 784 936 "inst14" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst3 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst3\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 552 -144 -80 600 "inst6" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst9 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst9\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 256 320 424 "inst9" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst26~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst26~0\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 976 800 864 1024 "inst26" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst26~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0\" as buffer" {  } { { "db/decode_d9f.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/decode_d9f.tdf" 56 12 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[1\] register CPU:inst2\|GENERAL_REGISTERS:inst1\|GENERAL_REGISTER:bl\|lpm_ff:lpm_ff_component\|dffs\[1\] 130.75 MHz 7.648 ns Internal " "Info: Clock \"clk\" has Internal fmax of 130.75 MHz between source memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[1\]\" and destination register \"CPU:inst2\|GENERAL_REGISTERS:inst1\|GENERAL_REGISTER:bl\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (period= 7.648 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.372 ns + Longest memory register " "Info: + Longest memory to register delay is 1.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[1\] 1 MEM M4K_X20_Y19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X20_Y19; Fanout = 2; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.053 ns) 1.217 ns RW_RAM_BUSTRI:inst3\|lpm_bustri:lpm_bustri_component\|din\[1\]~14 2 COMB LCCOMB_X9_Y20_N16 1 " "Info: 2: + IC(1.113 ns) + CELL(0.053 ns) = 1.217 ns; Loc. = LCCOMB_X9_Y20_N16; Fanout = 1; COMB Node = 'RW_RAM_BUSTRI:inst3\|lpm_bustri:lpm_bustri_component\|din\[1\]~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[1]~14 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.372 ns CPU:inst2\|GENERAL_REGISTERS:inst1\|GENERAL_REGISTER:bl\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X9_Y20_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.372 ns; Loc. = LCFF_X9_Y20_N17; Fanout = 1; REG Node = 'CPU:inst2\|GENERAL_REGISTERS:inst1\|GENERAL_REGISTER:bl\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[1]~14 CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:bl|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.259 ns ( 18.88 % ) " "Info: Total cell delay = 0.259 ns ( 18.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.113 ns ( 81.12 % ) " "Info: Total interconnect delay = 1.113 ns ( 81.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[1]~14 CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:bl|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.372 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] {} RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[1]~14 {} CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:bl|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.113ns 0.000ns } { 0.051ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.050 ns - Smallest " "Info: - Smallest clock skew is -6.050 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.481 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns CPU:inst2\|GENERAL_REGISTERS:inst1\|GENERAL_REGISTER:bl\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X9_Y20_N17 1 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X9_Y20_N17; Fanout = 1; REG Node = 'CPU:inst2\|GENERAL_REGISTERS:inst1\|GENERAL_REGISTER:bl\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk~clkctrl CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:bl|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:bl|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:bl|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.531 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 8.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.712 ns) 3.357 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\] 2 REG LCFF_X9_Y19_N19 44 " "Info: 2: + IC(1.791 ns) + CELL(0.712 ns) = 3.357 ns; Loc. = LCFF_X9_Y19_N19; Fanout = 44; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.357 ns) 4.003 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 3 COMB LCCOMB_X9_Y19_N12 6 " "Info: 3: + IC(0.289 ns) + CELL(0.357 ns) = 4.003 ns; Loc. = LCCOMB_X9_Y19_N12; Fanout = 6; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 256 320 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.712 ns) 5.029 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\] 4 REG LCFF_X10_Y19_N23 3 " "Info: 4: + IC(0.314 ns) + CELL(0.712 ns) = 5.029 ns; Loc. = LCFF_X10_Y19_N23; Fanout = 3; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.357 ns) 5.663 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0 5 COMB LCCOMB_X10_Y19_N14 36 " "Info: 5: + IC(0.277 ns) + CELL(0.357 ns) = 5.663 ns; Loc. = LCCOMB_X10_Y19_N14; Fanout = 36; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 } "NODE_NAME" } } { "db/decode_d9f.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/decode_d9f.tdf" 56 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.053 ns) 6.034 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst19 6 COMB LCCOMB_X9_Y19_N10 1 " "Info: 6: + IC(0.318 ns) + CELL(0.053 ns) = 6.034 ns; Loc. = LCCOMB_X9_Y19_N10; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.371 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|inst19 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1128 720 784 1176 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.000 ns) 7.414 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst19~clkctrl 7 COMB CLKCTRL_G0 16 " "Info: 7: + IC(1.380 ns) + CELL(0.000 ns) = 7.414 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst19~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst19 CPU:inst2|CONTROL_DEVICE:inst|inst19~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1128 720 784 1176 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.472 ns) 8.531 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[1\] 8 MEM M4K_X20_Y19 2 " "Info: 8: + IC(0.645 ns) + CELL(0.472 ns) = 8.531 ns; Loc. = M4K_X20_Y19; Fanout = 2; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst19~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.517 ns ( 41.23 % ) " "Info: Total cell delay = 3.517 ns ( 41.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.014 ns ( 58.77 % ) " "Info: Total interconnect delay = 5.014 ns ( 58.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.531 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|inst19 CPU:inst2|CONTROL_DEVICE:inst|inst19~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.531 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst19 {} CPU:inst2|CONTROL_DEVICE:inst|inst19~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.791ns 0.289ns 0.314ns 0.277ns 0.318ns 1.380ns 0.645ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.357ns 0.053ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:bl|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:bl|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.531 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|inst19 CPU:inst2|CONTROL_DEVICE:inst|inst19~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.531 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst19 {} CPU:inst2|CONTROL_DEVICE:inst|inst19~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.791ns 0.289ns 0.314ns 0.277ns 0.318ns 1.380ns 0.645ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.357ns 0.053ns 0.000ns 0.472ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[1]~14 CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:bl|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.372 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] {} RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[1]~14 {} CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:bl|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 1.113ns 0.000ns } { 0.051ns 0.053ns 0.155ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:bl|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:bl|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.531 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|inst19 CPU:inst2|CONTROL_DEVICE:inst|inst19~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.531 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst19 {} CPU:inst2|CONTROL_DEVICE:inst|inst19~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[1] {} } { 0.000ns 0.000ns 1.791ns 0.289ns 0.314ns 0.277ns 0.318ns 1.380ns 0.645ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.357ns 0.053ns 0.000ns 0.472ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "flag\[2\] register register CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\] 500.0 MHz Internal " "Info: Clock \"flag\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]\" and destination register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.091 ns + Longest register register " "Info: + Longest register to register delay is 1.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 1 REG LCFF_X9_Y16_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y16_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X9_Y16_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X9_Y16_N0; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X9_Y16_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X9_Y16_N2; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X9_Y16_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X9_Y16_N4; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.563 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X9_Y16_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X9_Y16_N6; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.598 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X9_Y16_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X9_Y16_N8; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita4~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.633 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X9_Y16_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X9_Y16_N10; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita5~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.668 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X9_Y16_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X9_Y16_N12; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita6~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.764 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X9_Y16_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 0.764 ns; Loc. = LCCOMB_X9_Y16_N14; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita7~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.799 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X9_Y16_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.799 ns; Loc. = LCCOMB_X9_Y16_N16; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita8~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.834 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X9_Y16_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.834 ns; Loc. = LCCOMB_X9_Y16_N18; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita9~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.869 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X9_Y16_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.869 ns; Loc. = LCCOMB_X9_Y16_N20; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita10~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.994 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita11 13 COMB LCCOMB_X9_Y16_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 0.994 ns; Loc. = LCCOMB_X9_Y16_N22; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.091 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\] 14 REG LCFF_X9_Y16_N23 2 " "Info: 14: + IC(0.000 ns) + CELL(0.097 ns) = 1.091 ns; Loc. = LCFF_X9_Y16_N23; Fanout = 2; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.091 ns ( 100.00 % ) " "Info: Total cell delay = 1.091 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.091 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "flag\[2\] destination 5.117 ns + Shortest register " "Info: + Shortest clock path from clock \"flag\[2\]\" to destination register is 5.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns flag\[2\] 1 CLK PIN_C14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_C14; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.053 ns) 2.078 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 2 COMB LCCOMB_X10_Y19_N30 3 " "Info: 2: + IC(1.188 ns) + CELL(0.053 ns) = 2.078 ns; Loc. = LCCOMB_X10_Y19_N30; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.053 ns) 2.434 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 3 COMB LCCOMB_X9_Y19_N28 1 " "Info: 3: + IC(0.303 ns) + CELL(0.053 ns) = 2.434 ns; Loc. = LCCOMB_X9_Y19_N28; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.356 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.000 ns) 3.832 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 4 COMB CLKCTRL_G1 12 " "Info: 4: + IC(1.398 ns) + CELL(0.000 ns) = 3.832 ns; Loc. = CLKCTRL_G1; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 5.117 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\] 5 REG LCFF_X9_Y16_N23 2 " "Info: 5: + IC(0.667 ns) + CELL(0.618 ns) = 5.117 ns; Loc. = LCFF_X9_Y16_N23; Fanout = 2; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.561 ns ( 30.51 % ) " "Info: Total cell delay = 1.561 ns ( 30.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.556 ns ( 69.49 % ) " "Info: Total interconnect delay = 3.556 ns ( 69.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.117 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.117 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 1.188ns 0.303ns 1.398ns 0.667ns } { 0.000ns 0.837ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "flag\[2\] source 5.117 ns - Longest register " "Info: - Longest clock path from clock \"flag\[2\]\" to source register is 5.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns flag\[2\] 1 CLK PIN_C14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_C14; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.053 ns) 2.078 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 2 COMB LCCOMB_X10_Y19_N30 3 " "Info: 2: + IC(1.188 ns) + CELL(0.053 ns) = 2.078 ns; Loc. = LCCOMB_X10_Y19_N30; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.053 ns) 2.434 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 3 COMB LCCOMB_X9_Y19_N28 1 " "Info: 3: + IC(0.303 ns) + CELL(0.053 ns) = 2.434 ns; Loc. = LCCOMB_X9_Y19_N28; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.356 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.000 ns) 3.832 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 4 COMB CLKCTRL_G1 12 " "Info: 4: + IC(1.398 ns) + CELL(0.000 ns) = 3.832 ns; Loc. = CLKCTRL_G1; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 5.117 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 5 REG LCFF_X9_Y16_N1 11 " "Info: 5: + IC(0.667 ns) + CELL(0.618 ns) = 5.117 ns; Loc. = LCFF_X9_Y16_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.561 ns ( 30.51 % ) " "Info: Total cell delay = 1.561 ns ( 30.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.556 ns ( 69.49 % ) " "Info: Total interconnect delay = 3.556 ns ( 69.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.117 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.117 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.188ns 0.303ns 1.398ns 0.667ns } { 0.000ns 0.837ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.117 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.117 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 1.188ns 0.303ns 1.398ns 0.667ns } { 0.000ns 0.837ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.117 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.117 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.188ns 0.303ns 1.398ns 0.667ns } { 0.000ns 0.837ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.091 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.117 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.117 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 1.188ns 0.303ns 1.398ns 0.667ns } { 0.000ns 0.837ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.117 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.117 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.188ns 0.303ns 1.398ns 0.667ns } { 0.000ns 0.837ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } {  } {  } "" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a7~porta_datain_reg0 clk 4.931 ns " "Info: Found hold time violation between source  pin or register \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]\" and destination pin or register \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a7~porta_datain_reg0\" for clock \"clk\" (Hold time is 4.931 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.196 ns + Largest " "Info: + Largest clock skew is 6.196 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.459 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 9.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.712 ns) 3.357 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\] 2 REG LCFF_X9_Y19_N19 44 " "Info: 2: + IC(1.791 ns) + CELL(0.712 ns) = 3.357 ns; Loc. = LCFF_X9_Y19_N19; Fanout = 44; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.357 ns) 4.003 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 3 COMB LCCOMB_X9_Y19_N12 6 " "Info: 3: + IC(0.289 ns) + CELL(0.357 ns) = 4.003 ns; Loc. = LCCOMB_X9_Y19_N12; Fanout = 6; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 256 320 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.712 ns) 5.029 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\] 4 REG LCFF_X10_Y19_N23 3 " "Info: 4: + IC(0.314 ns) + CELL(0.712 ns) = 5.029 ns; Loc. = LCFF_X10_Y19_N23; Fanout = 3; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.357 ns) 5.663 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0 5 COMB LCCOMB_X10_Y19_N14 36 " "Info: 5: + IC(0.277 ns) + CELL(0.357 ns) = 5.663 ns; Loc. = LCCOMB_X10_Y19_N14; Fanout = 36; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 } "NODE_NAME" } } { "db/decode_d9f.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/decode_d9f.tdf" 56 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.366 ns) 6.595 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst14 6 COMB LCCOMB_X9_Y19_N6 1 " "Info: 6: + IC(0.566 ns) + CELL(0.366 ns) = 6.595 ns; Loc. = LCCOMB_X9_Y19_N6; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|inst14 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 888 720 784 936 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(0.000 ns) 8.321 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst14~clkctrl 7 COMB CLKCTRL_G2 224 " "Info: 7: + IC(1.726 ns) + CELL(0.000 ns) = 8.321 ns; Loc. = CLKCTRL_G2; Fanout = 224; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst14~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst14 CPU:inst2|CONTROL_DEVICE:inst|inst14~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 888 720 784 936 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.481 ns) 9.459 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a7~porta_datain_reg0 8 MEM M4K_X8_Y18 1 " "Info: 8: + IC(0.657 ns) + CELL(0.481 ns) = 9.459 ns; Loc. = M4K_X8_Y18; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst14~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 177 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.839 ns ( 40.59 % ) " "Info: Total cell delay = 3.839 ns ( 40.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.620 ns ( 59.41 % ) " "Info: Total interconnect delay = 5.620 ns ( 59.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.459 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|inst14 CPU:inst2|CONTROL_DEVICE:inst|inst14~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.459 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst14 {} CPU:inst2|CONTROL_DEVICE:inst|inst14~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a7~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.791ns 0.289ns 0.314ns 0.277ns 0.566ns 1.726ns 0.657ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.357ns 0.366ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.263 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.618 ns) 3.263 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\] 2 REG LCFF_X9_Y19_N19 44 " "Info: 2: + IC(1.791 ns) + CELL(0.618 ns) = 3.263 ns; Loc. = LCFF_X9_Y19_N19; Fanout = 44; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.409 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 45.11 % ) " "Info: Total cell delay = 1.472 ns ( 45.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.791 ns ( 54.89 % ) " "Info: Total interconnect delay = 1.791 ns ( 54.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.263 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.791ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.459 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|inst14 CPU:inst2|CONTROL_DEVICE:inst|inst14~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.459 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst14 {} CPU:inst2|CONTROL_DEVICE:inst|inst14~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a7~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.791ns 0.289ns 0.314ns 0.277ns 0.566ns 1.726ns 0.657ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.357ns 0.366ns 0.000ns 0.481ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.263 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.791ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.374 ns - Shortest register memory " "Info: - Shortest register to memory delay is 1.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\] 1 REG LCFF_X9_Y19_N19 44 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y19_N19; Fanout = 44; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.154 ns) 0.773 ns lpm_ram_io:inst1\|datatri\[7\]~8 2 COMB LCCOMB_X9_Y18_N16 1 " "Info: 2: + IC(0.619 ns) + CELL(0.154 ns) = 0.773 ns; Loc. = LCCOMB_X9_Y18_N16; Fanout = 1; COMB Node = 'lpm_ram_io:inst1\|datatri\[7\]~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] lpm_ram_io:inst1|datatri[7]~8 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.096 ns) 1.374 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a7~porta_datain_reg0 3 MEM M4K_X8_Y18 1 " "Info: 3: + IC(0.505 ns) + CELL(0.096 ns) = 1.374 ns; Loc. = M4K_X8_Y18; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { lpm_ram_io:inst1|datatri[7]~8 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 177 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.250 ns ( 18.20 % ) " "Info: Total cell delay = 0.250 ns ( 18.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 81.80 % ) " "Info: Total interconnect delay = 1.124 ns ( 81.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] lpm_ram_io:inst1|datatri[7]~8 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.374 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} lpm_ram_io:inst1|datatri[7]~8 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a7~porta_datain_reg0 {} } { 0.000ns 0.619ns 0.505ns } { 0.000ns 0.154ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 177 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.459 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|inst14 CPU:inst2|CONTROL_DEVICE:inst|inst14~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.459 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[15] {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst14 {} CPU:inst2|CONTROL_DEVICE:inst|inst14~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a7~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.791ns 0.289ns 0.314ns 0.277ns 0.566ns 1.726ns 0.657ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.357ns 0.366ns 0.000ns 0.481ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.263 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.263 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.791ns } { 0.000ns 0.854ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] lpm_ram_io:inst1|datatri[7]~8 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.374 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} lpm_ram_io:inst1|datatri[7]~8 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a7~porta_datain_reg0 {} } { 0.000ns 0.619ns 0.505ns } { 0.000ns 0.154ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] flag\[2\] flag\[2\] -0.473 ns register " "Info: tsu for register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]\" (data pin = \"flag\[2\]\", clock pin = \"flag\[2\]\") is -0.473 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.554 ns + Longest pin register " "Info: + Longest pin to register delay is 4.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns flag\[2\] 1 CLK PIN_C14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_C14; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.053 ns) 2.078 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 2 COMB LCCOMB_X10_Y19_N30 3 " "Info: 2: + IC(1.188 ns) + CELL(0.053 ns) = 2.078 ns; Loc. = LCCOMB_X10_Y19_N30; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.357 ns) 3.262 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst4~0 3 COMB LCCOMB_X9_Y18_N22 12 " "Info: 3: + IC(0.827 ns) + CELL(0.357 ns) = 3.262 ns; Loc. = LCCOMB_X9_Y18_N22; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst4~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst4~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 624 1192 1256 672 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.746 ns) 4.554 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 4 REG LCFF_X9_Y16_N1 11 " "Info: 4: + IC(0.546 ns) + CELL(0.746 ns) = 4.554 ns; Loc. = LCFF_X9_Y16_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst4~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.993 ns ( 43.76 % ) " "Info: Total cell delay = 1.993 ns ( 43.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.561 ns ( 56.24 % ) " "Info: Total interconnect delay = 2.561 ns ( 56.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.554 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst4~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.554 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst4~0 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.188ns 0.827ns 0.546ns } { 0.000ns 0.837ns 0.053ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "flag\[2\] destination 5.117 ns - Shortest register " "Info: - Shortest clock path from clock \"flag\[2\]\" to destination register is 5.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns flag\[2\] 1 CLK PIN_C14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_C14; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.053 ns) 2.078 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 2 COMB LCCOMB_X10_Y19_N30 3 " "Info: 2: + IC(1.188 ns) + CELL(0.053 ns) = 2.078 ns; Loc. = LCCOMB_X10_Y19_N30; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.053 ns) 2.434 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 3 COMB LCCOMB_X9_Y19_N28 1 " "Info: 3: + IC(0.303 ns) + CELL(0.053 ns) = 2.434 ns; Loc. = LCCOMB_X9_Y19_N28; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.356 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.000 ns) 3.832 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 4 COMB CLKCTRL_G1 12 " "Info: 4: + IC(1.398 ns) + CELL(0.000 ns) = 3.832 ns; Loc. = CLKCTRL_G1; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 5.117 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 5 REG LCFF_X9_Y16_N1 11 " "Info: 5: + IC(0.667 ns) + CELL(0.618 ns) = 5.117 ns; Loc. = LCFF_X9_Y16_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.561 ns ( 30.51 % ) " "Info: Total cell delay = 1.561 ns ( 30.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.556 ns ( 69.49 % ) " "Info: Total interconnect delay = 3.556 ns ( 69.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.117 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.117 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.188ns 0.303ns 1.398ns 0.667ns } { 0.000ns 0.837ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.554 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst4~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.554 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst4~0 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.188ns 0.827ns 0.546ns } { 0.000ns 0.837ns 0.053ns 0.357ns 0.746ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.117 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.117 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.188ns 0.303ns 1.398ns 0.667ns } { 0.000ns 0.837ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ip\[7\] CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[7\] 12.597 ns register " "Info: tco from clock \"clk\" to destination pin \"ip\[7\]\" through register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[7\]\" is 12.597 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.816 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.712 ns) 3.357 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\] 2 REG LCFF_X9_Y19_N19 44 " "Info: 2: + IC(1.791 ns) + CELL(0.712 ns) = 3.357 ns; Loc. = LCFF_X9_Y19_N19; Fanout = 44; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.357 ns) 4.003 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 3 COMB LCCOMB_X9_Y19_N12 6 " "Info: 3: + IC(0.289 ns) + CELL(0.357 ns) = 4.003 ns; Loc. = LCCOMB_X9_Y19_N12; Fanout = 6; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 256 320 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.712 ns) 5.029 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\] 4 REG LCFF_X10_Y19_N25 3 " "Info: 4: + IC(0.314 ns) + CELL(0.712 ns) = 5.029 ns; Loc. = LCFF_X10_Y19_N25; Fanout = 3; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.378 ns) 5.777 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 5 COMB LCCOMB_X10_Y19_N30 3 " "Info: 5: + IC(0.370 ns) + CELL(0.378 ns) = 5.777 ns; Loc. = LCCOMB_X10_Y19_N30; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.053 ns) 6.133 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 6 COMB LCCOMB_X9_Y19_N28 1 " "Info: 6: + IC(0.303 ns) + CELL(0.053 ns) = 6.133 ns; Loc. = LCCOMB_X9_Y19_N28; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.356 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.000 ns) 7.531 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 7 COMB CLKCTRL_G1 12 " "Info: 7: + IC(1.398 ns) + CELL(0.000 ns) = 7.531 ns; Loc. = CLKCTRL_G1; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 8.816 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[7\] 8 REG LCFF_X9_Y16_N15 11 " "Info: 8: + IC(0.667 ns) + CELL(0.618 ns) = 8.816 ns; Loc. = LCFF_X9_Y16_N15; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.684 ns ( 41.79 % ) " "Info: Total cell delay = 3.684 ns ( 41.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.132 ns ( 58.21 % ) " "Info: Total interconnect delay = 5.132 ns ( 58.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.816 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.816 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.791ns 0.289ns 0.314ns 0.370ns 0.303ns 1.398ns 0.667ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.687 ns + Longest register pin " "Info: + Longest register to pin delay is 3.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[7\] 1 REG LCFF_X9_Y16_N15 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y16_N15; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(2.144 ns) 3.687 ns ip\[7\] 2 PIN PIN_P21 0 " "Info: 2: + IC(1.543 ns) + CELL(2.144 ns) = 3.687 ns; Loc. = PIN_P21; Fanout = 0; PIN Node = 'ip\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.687 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[7] ip[7] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 144 800 976 160 "ip\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 58.15 % ) " "Info: Total cell delay = 2.144 ns ( 58.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.543 ns ( 41.85 % ) " "Info: Total interconnect delay = 1.543 ns ( 41.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.687 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[7] ip[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.687 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[7] {} ip[7] {} } { 0.000ns 1.543ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.816 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.816 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.791ns 0.289ns 0.314ns 0.370ns 0.303ns 1.398ns 0.667ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.687 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[7] ip[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.687 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[7] {} ip[7] {} } { 0.000ns 1.543ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] flag\[2\] clk 4.758 ns register " "Info: th for register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]\" (data pin = \"flag\[2\]\", clock pin = \"clk\") is 4.758 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.816 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.712 ns) 3.357 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\] 2 REG LCFF_X9_Y19_N19 44 " "Info: 2: + IC(1.791 ns) + CELL(0.712 ns) = 3.357 ns; Loc. = LCFF_X9_Y19_N19; Fanout = 44; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.357 ns) 4.003 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 3 COMB LCCOMB_X9_Y19_N12 6 " "Info: 3: + IC(0.289 ns) + CELL(0.357 ns) = 4.003 ns; Loc. = LCCOMB_X9_Y19_N12; Fanout = 6; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 256 320 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.712 ns) 5.029 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\] 4 REG LCFF_X10_Y19_N25 3 " "Info: 4: + IC(0.314 ns) + CELL(0.712 ns) = 5.029 ns; Loc. = LCFF_X10_Y19_N25; Fanout = 3; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.378 ns) 5.777 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 5 COMB LCCOMB_X10_Y19_N30 3 " "Info: 5: + IC(0.370 ns) + CELL(0.378 ns) = 5.777 ns; Loc. = LCCOMB_X10_Y19_N30; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.053 ns) 6.133 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 6 COMB LCCOMB_X9_Y19_N28 1 " "Info: 6: + IC(0.303 ns) + CELL(0.053 ns) = 6.133 ns; Loc. = LCCOMB_X9_Y19_N28; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.356 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.000 ns) 7.531 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 7 COMB CLKCTRL_G1 12 " "Info: 7: + IC(1.398 ns) + CELL(0.000 ns) = 7.531 ns; Loc. = CLKCTRL_G1; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 1192 1256 624 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 8.816 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 8 REG LCFF_X9_Y16_N1 11 " "Info: 8: + IC(0.667 ns) + CELL(0.618 ns) = 8.816 ns; Loc. = LCFF_X9_Y16_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.684 ns ( 41.79 % ) " "Info: Total cell delay = 3.684 ns ( 41.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.132 ns ( 58.21 % ) " "Info: Total interconnect delay = 5.132 ns ( 58.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.816 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.816 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.791ns 0.289ns 0.314ns 0.370ns 0.303ns 1.398ns 0.667ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.207 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns flag\[2\] 1 CLK PIN_C14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_C14; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.053 ns) 2.078 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 2 COMB LCCOMB_X10_Y19_N30 3 " "Info: 2: + IC(1.188 ns) + CELL(0.053 ns) = 2.078 ns; Loc. = LCCOMB_X10_Y19_N30; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.272 ns) 3.163 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~1 3 COMB LCCOMB_X9_Y18_N26 12 " "Info: 3: + IC(0.813 ns) + CELL(0.272 ns) = 3.163 ns; Loc. = LCCOMB_X9_Y18_N26; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst23~1 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 576 840 904 624 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.503 ns) 4.207 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 4 REG LCFF_X9_Y16_N1 11 " "Info: 4: + IC(0.541 ns) + CELL(0.503 ns) = 4.207 ns; Loc. = LCFF_X9_Y16_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~1 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.665 ns ( 39.58 % ) " "Info: Total cell delay = 1.665 ns ( 39.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.542 ns ( 60.42 % ) " "Info: Total interconnect delay = 2.542 ns ( 60.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst23~1 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.207 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst23~1 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.188ns 0.813ns 0.541ns } { 0.000ns 0.837ns 0.053ns 0.272ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.816 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "8.816 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[1] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[13] {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.791ns 0.289ns 0.314ns 0.370ns 0.303ns 1.398ns 0.667ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.712ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.207 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst23~1 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.207 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst23~1 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.188ns 0.813ns 0.541ns } { 0.000ns 0.837ns 0.053ns 0.272ns 0.503ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 12 07:37:53 2018 " "Info: Processing ended: Sat May 12 07:37:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
