Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> 
Reading design: En_System.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "En_System.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "En_System"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : En_System
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Div_Bresenham.vhd" into library work
Parsing entity <En_Div_Bresenham>.
Parsing architecture <Arq_Div_Bresenham> of entity <en_div_bresenham>.
Parsing VHDL file "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Recupera_CLK.vhd" into library work
Parsing entity <En_Recupera_CLK>.
Parsing architecture <Arq_Recupera_CLK> of entity <en_recupera_clk>.
Parsing VHDL file "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Deco_Stuffing.vhd" into library work
Parsing entity <En_Deco_Stuffing>.
Parsing architecture <Arq_Deco_Stuffing> of entity <en_deco_stuffing>.
Parsing VHDL file "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/Codificador/Sources/Cod_Stuffing.vhd" into library work
Parsing entity <En_Cod_Stuffing>.
Parsing architecture <Arq_Cod_Stuffing> of entity <en_cod_stuffing>.
Parsing VHDL file "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/System/Sources/System.vhd" into library work
Parsing entity <En_System>.
Parsing architecture <Arq_System> of entity <en_system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <En_System> (architecture <Arq_System>) from library <work>.

Elaborating entity <En_Cod_Stuffing> (architecture <Arq_Cod_Stuffing>) from library <work>.

Elaborating entity <En_Deco_Stuffing> (architecture <Arq_Deco_Stuffing>) from library <work>.

Elaborating entity <En_Recupera_CLK> (architecture <Arq_Recupera_CLK>) from library <work>.

Elaborating entity <En_Div_Bresenham> (architecture <Arq_Div_Bresenham>) from library <work>.
WARNING:HDLCompiler:92 - "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Div_Bresenham.vhd" Line 30: num should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Recupera_CLK.vhd" Line 72: datain_edge should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Recupera_CLK.vhd" Line 75: num_next should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Recupera_CLK.vhd" Line 76: div_next should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Recupera_CLK.vhd" Line 77: num_aux should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Deco_Stuffing.vhd" Line 44: Assignment to ssync ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <En_System>.
    Related source file is "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/System/Sources/System.vhd".
INFO:Xst:3210 - "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/System/Sources/System.vhd" line 35: Output port <Error> of the instance <Ins_Deco> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <En_System> synthesized.

Synthesizing Unit <En_Cod_Stuffing>.
    Related source file is "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/Codificador/Sources/Cod_Stuffing.vhd".
    Found 1-bit register for signal <EnaTx>.
    Found 1-bit register for signal <DataOut>.
    Found 1-bit register for signal <sDataOut>.
    Found 4-bit register for signal <Count_Ones>.
    Found 2-bit register for signal <State>.
    Found 4-bit register for signal <index>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | Reloj (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <Count_Ones[3]_GND_6_o_add_1_OUT> created at line 43.
    Found 4-bit adder for signal <index[3]_GND_6_o_add_8_OUT> created at line 61.
    Found 16x1-bit Read Only RAM for signal <index[3]_X_6_o_Mux_7_o>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <En_Cod_Stuffing> synthesized.

Synthesizing Unit <En_Deco_Stuffing>.
    Related source file is "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Deco_Stuffing.vhd".
    Found 1-bit register for signal <Sync>.
    Found 1-bit register for signal <EnaRx>.
    Found 1-bit register for signal <Datos>.
    Found 1-bit register for signal <Error>.
    Found 1-bit register for signal <DataSync_Ant>.
    Found 13-bit register for signal <Register_Temp>.
    Found 4-bit register for signal <count_ones>.
    Found 1-bit register for signal <Data>.
    Found 4-bit adder for signal <count_ones[3]_GND_7_o_add_2_OUT> created at line 78.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <En_Deco_Stuffing> synthesized.

Synthesizing Unit <En_Recupera_CLK>.
    Related source file is "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Recupera_CLK.vhd".
    Found 1-bit register for signal <DataSync>.
    Found 10-bit register for signal <Count_Slow>.
    Found 10-bit register for signal <Count_Fast>.
    Found 1-bit register for signal <BeforeEdge>.
    Found 1-bit register for signal <sDataIn>.
    Found 8-bit adder for signal <NUM_AUX_LAST[7]_GND_8_o_add_6_OUT> created at line 60.
    Found 8-bit adder for signal <NUM_AUX[7]_GND_8_o_add_12_OUT> created at line 67.
    Found 10-bit adder for signal <Count_Fast[9]_GND_8_o_add_14_OUT> created at line 85.
    Found 10-bit adder for signal <Count_Slow[9]_GND_8_o_add_16_OUT> created at line 89.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_5_OUT<7:0>> created at line 61.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_12_OUT<7:0>> created at line 68.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DIV<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DIV<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DIV<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DIV<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DIV<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DIV<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DIV<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DIV<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM_AUX_LAST<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM_AUX_LAST<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM_AUX_LAST<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM_AUX_LAST<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM_AUX_LAST<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM_AUX_LAST<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM_AUX_LAST<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NUM_AUX_LAST<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <Count_Fast[9]_Count_Slow[9]_LessThan_1_o> created at line 60
    Found 8-bit comparator greater for signal <NUM_AUX_LAST[7]_GND_8_o_LessThan_2_o> created at line 60
    Found 10-bit comparator greater for signal <Count_Slow[9]_Count_Fast[9]_LessThan_3_o> created at line 61
    Found 8-bit comparator greater for signal <GND_8_o_NUM_AUX_LAST[7]_LessThan_4_o> created at line 61
    Found 8-bit comparator greater for signal <NUM_AUX[7]_GND_8_o_LessThan_9_o> created at line 64
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred  24 Latch(s).
	inferred   5 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <En_Recupera_CLK> synthesized.

Synthesizing Unit <En_Div_Bresenham>.
    Related source file is "/home/fede/Documents/Jaquenod/GIT/Modulo4/Guia4/ISE/Actividad 4_2/Decodificador/Sources/Div_Bresenham.vhd".
    Found 1-bit register for signal <Tick_Out>.
    Found 9-bit register for signal <Counter>.
    Found 8-bit register for signal <DownCount>.
    Found 1-bit register for signal <NextAdd<8>>.
    Found 1-bit register for signal <NextAdd<7>>.
    Found 1-bit register for signal <NextAdd<6>>.
    Found 1-bit register for signal <NextAdd<5>>.
    Found 1-bit register for signal <NextAdd<4>>.
    Found 1-bit register for signal <NextAdd<3>>.
    Found 1-bit register for signal <NextAdd<2>>.
    Found 1-bit register for signal <NextAdd<1>>.
    Found 1-bit register for signal <NextAdd<0>>.
    Found 9-bit adder for signal <NextCounter> created at line 23.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_4_OUT<8:0>> created at line 38.
    Found 8-bit subtractor for signal <GND_9_o_GND_9_o_sub_5_OUT<7:0>> created at line 42.
    Found 8-bit subtractor for signal <GND_9_o_GND_9_o_sub_8_OUT<7:0>> created at line 45.
    Found 9-bit comparator greater for signal <NextCounter[8]_GND_9_o_LessThan_3_o> created at line 37
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <En_Div_Bresenham> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x1-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 2
 4-bit adder                                           : 3
 8-bit addsub                                          : 2
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 30
 1-bit register                                        : 22
 10-bit register                                       : 2
 13-bit register                                       : 1
 4-bit register                                        : 3
 8-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 24
 1-bit latch                                           : 24
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 8-bit comparator greater                              : 3
 9-bit comparator greater                              : 1
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 8
 13-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <sDataIn> in Unit <Ins_Recu_CLK> is equivalent to the following FF/Latch, which will be removed : <DataSync> 
INFO:Xst:2261 - The FF/Latch <DIV_6> in Unit <Ins_Recu_CLK> is equivalent to the following 3 FFs/Latches, which will be removed : <DIV_7> <DIV_5> <DIV_4> 
INFO:Xst:2261 - The FF/Latch <DIV_1> in Unit <Ins_Recu_CLK> is equivalent to the following 2 FFs/Latches, which will be removed : <DIV_2> <DIV_0> 
WARNING:Xst:1293 - FF/Latch <DIV_6> has a constant value of 0 in block <Ins_Recu_CLK>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <En_Cod_Stuffing>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_index[3]_X_6_o_Mux_7_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <index>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <En_Cod_Stuffing> synthesized (advanced).

Synthesizing (advanced) Unit <En_Div_Bresenham>.
The following registers are absorbed into accumulator <Counter>: 1 register on signal <Counter>.
Unit <En_Div_Bresenham> synthesized (advanced).

Synthesizing (advanced) Unit <En_Recupera_CLK>.
The following registers are absorbed into counter <Count_Slow>: 1 register on signal <Count_Slow>.
The following registers are absorbed into counter <Count_Fast>: 1 register on signal <Count_Fast>.
Unit <En_Recupera_CLK> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x1-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 2
 8-bit addsub                                          : 2
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Accumulators                                         : 1
 9-bit up accumulator                                  : 1
# Registers                                            : 51
 Flip-Flops                                            : 51
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 8-bit comparator greater                              : 3
 9-bit comparator greater                              : 1
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 16
 13-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 4
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <DIV_7> has a constant value of 0 in block <En_Recupera_CLK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DIV_4> has a constant value of 0 in block <En_Recupera_CLK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DIV_6> has a constant value of 0 in block <En_Recupera_CLK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DIV_5> has a constant value of 0 in block <En_Recupera_CLK>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <sDataIn> in Unit <En_Recupera_CLK> is equivalent to the following FF/Latch, which will be removed : <DataSync> 
INFO:Xst:2261 - The FF/Latch <DIV_2> in Unit <En_Recupera_CLK> is equivalent to the following 2 FFs/Latches, which will be removed : <DIV_1> <DIV_0> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Ins_Cod/FSM_0> on signal <State[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    NextAdd_0 in unit <En_Div_Bresenham>
    NextAdd_1 in unit <En_Div_Bresenham>
    NextAdd_2 in unit <En_Div_Bresenham>
    NextAdd_4 in unit <En_Div_Bresenham>
    NextAdd_5 in unit <En_Div_Bresenham>
    NextAdd_3 in unit <En_Div_Bresenham>
    NextAdd_7 in unit <En_Div_Bresenham>
    NextAdd_6 in unit <En_Div_Bresenham>


Optimizing unit <En_System> ...

Optimizing unit <En_Cod_Stuffing> ...

Optimizing unit <En_Deco_Stuffing> ...

Optimizing unit <En_Recupera_CLK> ...
WARNING:Xst:1293 - FF/Latch <NUM_AUX_LAST_7> has a constant value of 0 in block <En_Recupera_CLK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NUM_AUX_LAST_6> has a constant value of 0 in block <En_Recupera_CLK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NUM_AUX_LAST_5> has a constant value of 0 in block <En_Recupera_CLK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NUM_AUX_LAST_0> has a constant value of 0 in block <En_Recupera_CLK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NUM_6> has a constant value of 0 in block <En_Recupera_CLK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NUM_7> has a constant value of 0 in block <En_Recupera_CLK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <NUM_5> has a constant value of 0 in block <En_Recupera_CLK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NUM_0> has a constant value of 0 in block <En_Recupera_CLK>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <En_Div_Bresenham> ...
WARNING:Xst:1710 - FF/Latch <Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_0> (without init value) has a constant value of 0 in block <En_System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Ins_Deco/Error> of sequential type is unconnected in block <En_System>.
WARNING:Xst:1710 - FF/Latch <Ins_Cod/Count_Ones_3> (without init value) has a constant value of 0 in block <En_System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ins_Deco/count_ones_3> has a constant value of 0 in block <En_System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Counter_0> (without init value) has a constant value of 0 in block <En_System>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_5> in Unit <En_System> is equivalent to the following 2 FFs/Latches, which will be removed : <Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_7> <Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block En_System, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : En_System.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 257
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 18
#      LUT2                        : 20
#      LUT3                        : 20
#      LUT4                        : 29
#      LUT5                        : 24
#      LUT6                        : 58
#      MUXCY                       : 40
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 36
# FlipFlops/Latches                : 95
#      FD                          : 1
#      FDC                         : 25
#      FDCE                        : 45
#      FDE                         : 5
#      FDP                         : 5
#      LD                          : 10
#      LDC                         : 4
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 8
#      IBUF                        : 3
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              95  out of  126800     0%  
 Number of Slice LUTs:                  174  out of  63400     0%  
    Number used as Logic:               174  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    189
   Number with an unused Flip Flop:      94  out of    189    49%  
   Number with an unused LUT:            15  out of    189     7%  
   Number of fully used LUT-FF pairs:    80  out of    189    42%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    210     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
Clock Signal                                                                                                   | Clock buffer(FF name)                                 | Load  |
---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
Reloj                                                                                                          | BUFGP                                                 | 11    |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out                                                                       | BUFG                                                  | 21    |
Reloj8x                                                                                                        | BUFGP                                                 | 49    |
Ins_Deco/Ins_Recu_CLK/Reset_DataIn_edge_OR_11_o(Ins_Deco/Ins_Recu_CLK/Reset_DataIn_edge_OR_11_o1:O)            | NONE(*)(Ins_Deco/Ins_Recu_CLK/NUM_2)                  | 10    |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[1]_AND_15_o(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[1]_AND_15_o1:O)| NONE(*)(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_1_LDC)| 1     |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[2]_AND_13_o(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[2]_AND_13_o1:O)| NONE(*)(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_2_LDC)| 1     |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[4]_AND_9_o(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[4]_AND_9_o1:O)  | NONE(*)(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_4_LDC)| 1     |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[3]_AND_11_o(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[3]_AND_11_o1:O)| NONE(*)(Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_3_LDC)| 1     |
---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.084ns (Maximum Frequency: 324.202MHz)
   Minimum input arrival time before clock: 1.455ns
   Maximum output required time after clock: 0.645ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Reloj'
  Clock period: 1.446ns (frequency: 691.515MHz)
  Total number of paths / destination ports: 50 / 18
-------------------------------------------------------------------------
Delay:               1.446ns (Levels of Logic = 2)
  Source:            Ins_Cod/sDataOut (FF)
  Destination:       Ins_Cod/sDataOut (FF)
  Source Clock:      Reloj rising
  Destination Clock: Reloj rising

  Data Path: Ins_Cod/sDataOut to Ins_Cod/sDataOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.361   0.703  Ins_Cod/sDataOut (Ins_Cod/sDataOut)
     LUT6:I0->O            1   0.097   0.000  Ins_Cod/State[1]_sDataOut_Mux_11_o_F (N113)
     MUXF7:I0->O           1   0.277   0.000  Ins_Cod/State[1]_sDataOut_Mux_11_o (Ins_Cod/State[1]_sDataOut_Mux_11_o)
     FDC:D                     0.008          Ins_Cod/sDataOut
    ----------------------------------------
    Total                      1.446ns (0.743ns logic, 0.703ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out'
  Clock period: 2.417ns (frequency: 413.668MHz)
  Total number of paths / destination ports: 435 / 33
-------------------------------------------------------------------------
Delay:               2.417ns (Levels of Logic = 2)
  Source:            Ins_Deco/Register_Temp_7 (FF)
  Destination:       Ins_Deco/Register_Temp_12 (FF)
  Source Clock:      Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out rising
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out rising

  Data Path: Ins_Deco/Register_Temp_7 to Ins_Deco/Register_Temp_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.697  Ins_Deco/Register_Temp_7 (Ins_Deco/Register_Temp_7)
     LUT6:I0->O           10   0.097   0.735  Ins_Deco/Data_GND_7_o_AND_24_o2 (Ins_Deco/Data_GND_7_o_AND_24_o2)
     LUT6:I0->O           13   0.097   0.335  Ins_Deco/_n0042_inv1 (Ins_Deco/_n0042_inv)
     FDCE:CE                   0.095          Ins_Deco/Register_Temp_0
    ----------------------------------------
    Total                      2.417ns (0.650ns logic, 1.767ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Reloj8x'
  Clock period: 3.084ns (frequency: 324.202MHz)
  Total number of paths / destination ports: 3219 / 97
-------------------------------------------------------------------------
Delay:               3.084ns (Levels of Logic = 5)
  Source:            Ins_Deco/Ins_Recu_CLK/Ins_Reloj/DownCount_4 (FF)
  Destination:       Ins_Deco/Ins_Recu_CLK/Ins_Reloj/DownCount_5 (FF)
  Source Clock:      Reloj8x rising
  Destination Clock: Reloj8x rising

  Data Path: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/DownCount_4 to Ins_Deco/Ins_Recu_CLK/Ins_Reloj/DownCount_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.361   0.734  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/DownCount_4 (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/DownCount_4)
     LUT6:I1->O            3   0.097   0.305  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/mux311_F (N107)
     LUT3:I2->O            6   0.097   0.716  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/mux3111 (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Mmux_GND_9_o_GND_9_o_mux_10_OUT_rs_A<3>)
     LUT6:I0->O            1   0.097   0.000  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextCounter[8]_GND_9_o_LessThan_3_o1_SW22_F (N99)
     MUXF7:I0->O           1   0.277   0.295  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextCounter[8]_GND_9_o_LessThan_3_o1_SW22 (N74)
     LUT6:I5->O            1   0.097   0.000  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Mmux_GND_9_o_GND_9_o_mux_10_OUT_rs_xor<5>11 (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/GND_9_o_GND_9_o_mux_10_OUT<5>)
     FDC:D                     0.008          Ins_Deco/Ins_Recu_CLK/Ins_Reloj/DownCount_5
    ----------------------------------------
    Total                      3.084ns (1.034ns logic, 2.050ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Ins_Deco/Ins_Recu_CLK/Reset_DataIn_edge_OR_11_o'
  Clock period: 1.774ns (frequency: 563.666MHz)
  Total number of paths / destination ports: 46 / 10
-------------------------------------------------------------------------
Delay:               1.774ns (Levels of Logic = 2)
  Source:            Ins_Deco/Ins_Recu_CLK/NUM_AUX_LAST_1 (LATCH)
  Destination:       Ins_Deco/Ins_Recu_CLK/NUM_1 (LATCH)
  Source Clock:      Ins_Deco/Ins_Recu_CLK/Reset_DataIn_edge_OR_11_o falling
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Reset_DataIn_edge_OR_11_o falling

  Data Path: Ins_Deco/Ins_Recu_CLK/NUM_AUX_LAST_1 to Ins_Deco/Ins_Recu_CLK/NUM_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.472   0.725  Ins_Deco/Ins_Recu_CLK/NUM_AUX_LAST_1 (Ins_Deco/Ins_Recu_CLK/NUM_AUX_LAST_1)
     LUT5:I0->O            2   0.097   0.383  Ins_Deco/Ins_Recu_CLK/NUM_AUX<1>21 (Ins_Deco/Ins_Recu_CLK/NUM_AUX<1>_bdd1)
     LUT3:I1->O            1   0.097   0.000  Ins_Deco/Ins_Recu_CLK/NUM_Next<1>1 (Ins_Deco/Ins_Recu_CLK/NUM_Next<1>)
     LD:D                     -0.028          Ins_Deco/Ins_Recu_CLK/NUM_1
    ----------------------------------------
    Total                      1.774ns (0.666ns logic, 1.108ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reloj'
  Total number of paths / destination ports: 25 / 17
-------------------------------------------------------------------------
Offset:              1.108ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Cod/index_3 (FF)
  Destination Clock: Reloj rising

  Data Path: Reset to Ins_Cod/index_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            57   0.001   0.622  Reset_IBUF (Reset_IBUF)
     LUT3:I0->O            4   0.097   0.293  Ins_Cod/_n0073_inv1 (Ins_Cod/_n0073_inv)
     FDE:CE                    0.095          Ins_Cod/index_0
    ----------------------------------------
    Total                      1.108ns (0.193ns logic, 0.915ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              0.878ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Data (FF)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out rising

  Data Path: Reset to Ins_Deco/Data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            57   0.001   0.390  Reset_IBUF (Reset_IBUF)
     INV:I->O              1   0.113   0.279  Ins_Deco/Reset_inv1_INV_0 (Ins_Deco/Reset_inv)
     FDE:CE                    0.095          Ins_Deco/Data
    ----------------------------------------
    Total                      0.878ns (0.209ns logic, 0.669ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reloj8x'
  Total number of paths / destination ports: 48 / 48
-------------------------------------------------------------------------
Offset:              1.455ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/Count_Slow_9 (FF)
  Destination Clock: Reloj8x rising

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/Count_Slow_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            57   0.001   0.622  Reset_IBUF (Reset_IBUF)
     LUT3:I0->O           31   0.097   0.386  Ins_Deco/Ins_Recu_CLK/Reset_DataIn_edge_OR_11_o1 (Ins_Deco/Ins_Recu_CLK/Reset_DataIn_edge_OR_11_o)
     FDCE:CLR                  0.349          Ins_Deco/Ins_Recu_CLK/BeforeEdge
    ----------------------------------------
    Total                      1.455ns (0.447ns logic, 1.008ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[1]_AND_15_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.136ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_1_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[1]_AND_15_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            57   0.001   0.406  Reset_IBUF (Reset_IBUF)
     LUT2:I1->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[1]_AND_16_o1 (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[1]_AND_16_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_1_LDC
    ----------------------------------------
    Total                      1.136ns (0.447ns logic, 0.689ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[2]_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.136ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_2_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[2]_AND_13_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            57   0.001   0.406  Reset_IBUF (Reset_IBUF)
     LUT2:I1->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[2]_AND_14_o1 (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[2]_AND_14_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_2_LDC
    ----------------------------------------
    Total                      1.136ns (0.447ns logic, 0.689ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[4]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.136ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_4_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[4]_AND_9_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            57   0.001   0.406  Reset_IBUF (Reset_IBUF)
     LUT2:I1->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[4]_AND_10_o1 (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[4]_AND_10_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_4_LDC
    ----------------------------------------
    Total                      1.136ns (0.447ns logic, 0.689ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[3]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.136ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_3_LDC (LATCH)
  Destination Clock: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[3]_AND_11_o falling

  Data Path: Reset to Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            57   0.001   0.406  Reset_IBUF (Reset_IBUF)
     LUT2:I1->O            2   0.097   0.283  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[3]_AND_12_o1 (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[3]_AND_12_o)
     LDC:CLR                   0.349          Ins_Deco/Ins_Recu_CLK/Ins_Reloj/NextAdd_3_LDC
    ----------------------------------------
    Total                      1.136ns (0.447ns logic, 0.689ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reloj'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            Ins_Cod/EnaTx (FF)
  Destination:       EnaTx (PAD)
  Source Clock:      Reloj rising

  Data Path: Ins_Cod/EnaTx to EnaTx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.361   0.279  Ins_Cod/EnaTx (Ins_Cod/EnaTx)
     OBUF:I->O                 0.000          EnaTx_OBUF (EnaTx)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            Ins_Deco/Datos (FF)
  Destination:       Data_Out (PAD)
  Source Clock:      Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out rising

  Data Path: Ins_Deco/Datos to Data_Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  Ins_Deco/Datos (Ins_Deco/Datos)
     OBUF:I->O                 0.000          Data_Out_OBUF (Data_Out)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reloj8x'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out (FF)
  Destination:       Reloj_Rec (PAD)
  Source Clock:      Reloj8x rising

  Data Path: Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out to Reloj_Rec
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out (Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out)
     OBUF:I->O                 0.000          Reloj_Rec_OBUF (Reloj_Rec)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[1]_AND_15_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Reset_DataIn_edge_OR_11_o|         |         |    1.591|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[2]_AND_13_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Reset_DataIn_edge_OR_11_o|         |         |    1.618|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[3]_AND_11_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Reset_DataIn_edge_OR_11_o|         |         |    1.613|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[4]_AND_9_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Reset_DataIn_edge_OR_11_o|         |         |    1.604|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Tick_Out|    2.417|         |         |         |
Reloj8x                                 |    0.855|         |         |         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ins_Deco/Ins_Recu_CLK/Reset_DataIn_edge_OR_11_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Reset_DataIn_edge_OR_11_o|         |         |    1.774|         |
Reloj8x                                        |         |         |    3.337|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Reloj
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Reloj          |    1.446|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Reloj8x
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[1]_AND_15_o|         |    3.236|         |         |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[2]_AND_13_o|         |    3.213|         |         |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[3]_AND_11_o|         |    3.190|         |         |
Ins_Deco/Ins_Recu_CLK/Ins_Reloj/Reset_Num[4]_AND_9_o |         |    3.064|         |         |
Ins_Deco/Ins_Recu_CLK/Reset_DataIn_edge_OR_11_o      |         |    3.214|         |         |
Reloj                                                |    1.576|         |         |         |
Reloj8x                                              |    3.084|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 60.00 secs
Total CPU time to Xst completion: 55.27 secs
 
--> 


Total memory usage is 209940 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   49 (   0 filtered)
Number of infos    :   10 (   0 filtered)

