Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 24 17:48:25 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MASTER_FILE_timing_summary_routed.rpt -pb MASTER_FILE_timing_summary_routed.pb -rpx MASTER_FILE_timing_summary_routed.rpx -warn_on_violation
| Design       : MASTER_FILE
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       80          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (195)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (165)
5. checking no_input_delay (22)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (195)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: Ext_ADC_RDY (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Ext_CLK_FROM_INT_MEM (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: Ext_CLK_IN (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Ext_DnB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte2_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: PulseGen1/active_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: PulseGen1/stop_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (165)
--------------------------------------------------
 There are 165 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.349        0.000                      0                   87        0.192        0.000                      0                   87       16.667        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
PLL_1/inst/clk_in1    {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 41.666}     83.333          12.000          
  clkfbout_clk_wiz_0  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PLL_1/inst/clk_in1                                                                                                                                                     16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       79.349        0.000                      0                   87        0.192        0.000                      0                   87       41.166        0.000                       0                    45  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PLL_1/inst/clk_in1
  To Clock:  PLL_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_1/inst/clk_in1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       79.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.349ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/STATE_OUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 1.125ns (33.125%)  route 2.271ns (66.875%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 80.397 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.927 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=17, routed)          0.824    -1.103    PulseGen1/Q[0]
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.321    -0.782 f  PulseGen1/STATE_OUT[2]_i_3/O
                         net (fo=4, routed)           0.856     0.075    MEM_DIST1/trig_pulse_byte2_reg_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.326     0.401 r  MEM_DIST1/STATE_OUT[0]_i_1/O
                         net (fo=1, routed)           0.591     0.991    MEM_DIST1/STATE_OUT[0]_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                  IBUF                         0.000    83.333 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162    84.495    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    77.273 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    78.861    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.952 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.445    80.397    MEM_DIST1/clk_out1
    SLICE_X33Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[0]/C
                         clock pessimism              0.492    80.889    
                         clock uncertainty           -0.344    80.545    
    SLICE_X33Y46         FDRE (Setup_fdre_C_CE)      -0.205    80.340    MEM_DIST1/STATE_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         80.340    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 79.349    

Slack (MET) :             79.394ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.766ns (25.263%)  route 2.266ns (74.737%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 80.397 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.887 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.997    -0.890    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.124    -0.766 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3/O
                         net (fo=3, routed)           0.317    -0.448    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=16, routed)          0.951     0.627    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1_n_0
    SLICE_X30Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                  IBUF                         0.000    83.333 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162    84.495    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    77.273 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    78.861    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.952 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.445    80.397    MEM_DIST1/clk_out1
    SLICE_X30Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
                         clock pessimism              0.492    80.889    
                         clock uncertainty           -0.344    80.545    
    SLICE_X30Y43         FDSE (Setup_fdse_C_S)       -0.524    80.021    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]
  -------------------------------------------------------------------
                         required time                         80.021    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 79.394    

Slack (MET) :             79.394ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.766ns (25.263%)  route 2.266ns (74.737%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 80.397 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.887 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.997    -0.890    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.124    -0.766 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3/O
                         net (fo=3, routed)           0.317    -0.448    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=16, routed)          0.951     0.627    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1_n_0
    SLICE_X30Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                  IBUF                         0.000    83.333 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162    84.495    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    77.273 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    78.861    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.952 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.445    80.397    MEM_DIST1/clk_out1
    SLICE_X30Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
                         clock pessimism              0.492    80.889    
                         clock uncertainty           -0.344    80.545    
    SLICE_X30Y43         FDSE (Setup_fdse_C_S)       -0.524    80.021    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]
  -------------------------------------------------------------------
                         required time                         80.021    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 79.394    

Slack (MET) :             79.394ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.766ns (25.263%)  route 2.266ns (74.737%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 80.397 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.887 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.997    -0.890    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.124    -0.766 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3/O
                         net (fo=3, routed)           0.317    -0.448    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=16, routed)          0.951     0.627    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1_n_0
    SLICE_X30Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                  IBUF                         0.000    83.333 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162    84.495    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    77.273 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    78.861    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.952 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.445    80.397    MEM_DIST1/clk_out1
    SLICE_X30Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
                         clock pessimism              0.492    80.889    
                         clock uncertainty           -0.344    80.545    
    SLICE_X30Y43         FDSE (Setup_fdse_C_S)       -0.524    80.021    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]
  -------------------------------------------------------------------
                         required time                         80.021    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 79.394    

Slack (MET) :             79.394ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.766ns (25.263%)  route 2.266ns (74.737%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 80.397 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.887 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.997    -0.890    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.124    -0.766 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3/O
                         net (fo=3, routed)           0.317    -0.448    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=16, routed)          0.951     0.627    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1_n_0
    SLICE_X30Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                  IBUF                         0.000    83.333 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162    84.495    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    77.273 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    78.861    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.952 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.445    80.397    MEM_DIST1/clk_out1
    SLICE_X30Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
                         clock pessimism              0.492    80.889    
                         clock uncertainty           -0.344    80.545    
    SLICE_X30Y43         FDSE (Setup_fdse_C_S)       -0.524    80.021    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]
  -------------------------------------------------------------------
                         required time                         80.021    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 79.394    

Slack (MET) :             79.394ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.766ns (25.263%)  route 2.266ns (74.737%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 80.397 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.887 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.997    -0.890    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.124    -0.766 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3/O
                         net (fo=3, routed)           0.317    -0.448    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=16, routed)          0.951     0.627    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1_n_0
    SLICE_X30Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                  IBUF                         0.000    83.333 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162    84.495    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    77.273 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    78.861    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.952 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.445    80.397    MEM_DIST1/clk_out1
    SLICE_X30Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[14]/C
                         clock pessimism              0.492    80.889    
                         clock uncertainty           -0.344    80.545    
    SLICE_X30Y43         FDSE (Setup_fdse_C_S)       -0.524    80.021    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[14]
  -------------------------------------------------------------------
                         required time                         80.021    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 79.394    

Slack (MET) :             79.394ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.766ns (25.263%)  route 2.266ns (74.737%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 80.397 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.887 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.997    -0.890    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.124    -0.766 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3/O
                         net (fo=3, routed)           0.317    -0.448    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=16, routed)          0.951     0.627    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1_n_0
    SLICE_X30Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                  IBUF                         0.000    83.333 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162    84.495    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    77.273 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    78.861    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.952 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.445    80.397    MEM_DIST1/clk_out1
    SLICE_X30Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/C
                         clock pessimism              0.492    80.889    
                         clock uncertainty           -0.344    80.545    
    SLICE_X30Y43         FDSE (Setup_fdse_C_S)       -0.524    80.021    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]
  -------------------------------------------------------------------
                         required time                         80.021    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 79.394    

Slack (MET) :             79.559ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.766ns (26.731%)  route 2.100ns (73.269%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 80.396 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.887 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.997    -0.890    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.124    -0.766 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3/O
                         net (fo=3, routed)           0.317    -0.448    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=16, routed)          0.785     0.461    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1_n_0
    SLICE_X30Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                  IBUF                         0.000    83.333 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162    84.495    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    77.273 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    78.861    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.952 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.444    80.396    MEM_DIST1/clk_out1
    SLICE_X30Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C
                         clock pessimism              0.492    80.888    
                         clock uncertainty           -0.344    80.544    
    SLICE_X30Y41         FDSE (Setup_fdse_C_S)       -0.524    80.020    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         80.020    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                 79.559    

Slack (MET) :             79.559ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.766ns (26.731%)  route 2.100ns (73.269%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 80.396 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.887 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.997    -0.890    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.124    -0.766 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3/O
                         net (fo=3, routed)           0.317    -0.448    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=16, routed)          0.785     0.461    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1_n_0
    SLICE_X30Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                  IBUF                         0.000    83.333 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162    84.495    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    77.273 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    78.861    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.952 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.444    80.396    MEM_DIST1/clk_out1
    SLICE_X30Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
                         clock pessimism              0.492    80.888    
                         clock uncertainty           -0.344    80.544    
    SLICE_X30Y41         FDSE (Setup_fdse_C_S)       -0.524    80.020    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                         80.020    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                 79.559    

Slack (MET) :             79.559ns  (required time - arrival time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.766ns (26.731%)  route 2.100ns (73.269%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 80.396 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.344ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.887 r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/Q
                         net (fo=24, routed)          0.997    -0.890    MEM_DIST1/FSM_onehot_s_byte_reg_n_0_[0]
    SLICE_X33Y47         LUT2 (Prop_lut2_I0_O)        0.124    -0.766 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3/O
                         net (fo=3, routed)           0.317    -0.448    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124    -0.324 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=16, routed)          0.785     0.461    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1_n_0
    SLICE_X30Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                  IBUF                         0.000    83.333 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162    84.495    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    77.273 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    78.861    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    78.952 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.444    80.396    MEM_DIST1/clk_out1
    SLICE_X30Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
                         clock pessimism              0.492    80.888    
                         clock uncertainty           -0.344    80.544    
    SLICE_X30Y41         FDSE (Setup_fdse_C_S)       -0.524    80.020    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]
  -------------------------------------------------------------------
                         required time                         80.020    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                 79.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/STATE_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.125%)  route 0.339ns (61.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.562    -0.846    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/Q
                         net (fo=5, routed)           0.339    -0.343    MEM_DIST1/trig_pulse_byte2
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.298 r  MEM_DIST1/STATE_OUT[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.298    MEM_DIST1/STATE_OUT[2]_i_2_n_0
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[2]/C
                         clock pessimism              0.690    -0.581    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    -0.490    MEM_DIST1/STATE_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/trig_pulse_byte2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.825%)  route 0.109ns (34.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.562    -0.846    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.682 f  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=30, routed)          0.109    -0.573    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.045    -0.528 r  MEM_DIST1/trig_pulse_byte2_i_1/O
                         net (fo=1, routed)           0.000    -0.528    MEM_DIST1/trig_pulse_byte2_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  MEM_DIST1/trig_pulse_byte2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X35Y46         FDRE                                         r  MEM_DIST1/trig_pulse_byte2_reg/C
                         clock pessimism              0.439    -0.833    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092    -0.741    MEM_DIST1/trig_pulse_byte2_reg
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/STATE_OUT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.504%)  route 0.261ns (55.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.562    -0.846    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/Q
                         net (fo=5, routed)           0.130    -0.552    MEM_DIST1/trig_pulse_byte2
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.507 r  MEM_DIST1/STATE_OUT[2]_i_1/O
                         net (fo=2, routed)           0.131    -0.376    MEM_DIST1/STATE_OUT[2]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[2]/C
                         clock pessimism              0.690    -0.581    
    SLICE_X36Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.620    MEM_DIST1/STATE_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.172%)  route 0.120ns (44.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.562    -0.846    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.698 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=17, routed)          0.120    -0.578    MEM_DIST1/Q[0]
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                         clock pessimism              0.426    -0.846    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.022    -0.824    MEM_DIST1/FSM_onehot_s_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.562    -0.846    MEM_DIST1/clk_out1
    SLICE_X30Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/Q
                         net (fo=2, routed)           0.177    -0.504    MEM_DIST1/D[16]
    SLICE_X30Y42         LUT4 (Prop_lut4_I3_O)        0.045    -0.459 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.459    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1_n_0
    SLICE_X30Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X30Y42         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C
                         clock pessimism              0.426    -0.846    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.120    -0.726    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.660%)  route 0.204ns (49.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.562    -0.846    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/Q
                         net (fo=10, routed)          0.204    -0.478    MEM_DIST1/trig_pulse_byte1
    SLICE_X34Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.433 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.433    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1_n_0
    SLICE_X34Y47         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X34Y47         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
                         clock pessimism              0.442    -0.829    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.120    -0.709    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/trig_pulse_byte1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.917%)  route 0.172ns (45.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.562    -0.846    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/Q
                         net (fo=10, routed)          0.172    -0.510    MEM_DIST1/trig_pulse_byte1
    SLICE_X35Y46         LUT5 (Prop_lut5_I3_O)        0.045    -0.465 r  MEM_DIST1/trig_pulse_byte1_i_1/O
                         net (fo=1, routed)           0.000    -0.465    MEM_DIST1/trig_pulse_byte1_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X35Y46         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/C
                         clock pessimism              0.439    -0.833    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091    -0.742    MEM_DIST1/trig_pulse_byte1_reg
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.452%)  route 0.222ns (57.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.562    -0.846    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/Q
                         net (fo=5, routed)           0.222    -0.459    MEM_DIST1/trig_pulse_byte2
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                         clock pessimism              0.426    -0.846    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.786    MEM_DIST1/FSM_onehot_s_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.786    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.328%)  route 0.233ns (58.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.562    -0.846    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  MEM_DIST1/FSM_onehot_s_byte_reg[1]/Q
                         net (fo=10, routed)          0.233    -0.449    MEM_DIST1/trig_pulse_byte1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                         clock pessimism              0.426    -0.846    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.063    -0.783    MEM_DIST1/FSM_onehot_s_byte_reg[2]
  -------------------------------------------------------------------
                         required time                          0.783    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.027%)  route 0.246ns (59.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.440     0.440    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.562    -0.846    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=30, routed)          0.246    -0.436    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_0
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X34Y46         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
                         clock pessimism              0.426    -0.846    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.063    -0.783    MEM_DIST1/FSM_onehot_s_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.783    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.347    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         83.333      82.333     SLICE_X31Y41     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         83.333      82.333     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         83.333      82.333     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         83.333      82.333     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         83.333      82.333     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         83.333      82.333     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         83.333      82.333     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X30Y42     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         41.666      41.167     SLICE_X31Y41     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         41.666      41.166     SLICE_X31Y41     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         41.666      41.167     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         41.666      41.166     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         41.666      41.167     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         41.666      41.166     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         41.666      41.167     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         41.666      41.166     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         41.666      41.167     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         41.666      41.166     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         41.666      41.167     SLICE_X31Y41     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         41.666      41.167     SLICE_X31Y41     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         41.667      41.167     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         41.667      41.167     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         41.667      41.167     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         41.667      41.167     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         41.667      41.167     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         41.667      41.167     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         41.667      41.167     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         41.667      41.167     SLICE_X30Y43     MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.860ns  (logic 4.971ns (35.867%)  route 8.889ns (64.133%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          8.889    10.339    gen_io_port_extRam[7].IOBUF_inst/T
    U14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521    13.860 r  gen_io_port_extRam[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.860    Ext_Mem_IO_ext[7]
    U14                                                               r  Ext_Mem_IO_ext[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.715ns  (logic 4.966ns (36.207%)  route 8.749ns (63.793%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          8.749    10.199    gen_io_port_extRam[6].IOBUF_inst/T
    V14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.516    13.715 r  gen_io_port_extRam[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.715    Ext_Mem_IO_ext[6]
    V14                                                               r  Ext_Mem_IO_ext[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.568ns  (logic 4.969ns (36.623%)  route 8.599ns (63.377%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          8.599    10.049    gen_io_port_extRam[5].IOBUF_inst/T
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519    13.568 r  gen_io_port_extRam[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.568    Ext_Mem_IO_ext[5]
    V13                                                               r  Ext_Mem_IO_ext[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.419ns  (logic 4.970ns (37.036%)  route 8.449ns (62.964%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          8.449     9.899    gen_io_port_extRam[4].IOBUF_inst/T
    U16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520    13.419 r  gen_io_port_extRam[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.419    Ext_Mem_IO_ext[4]
    U16                                                               r  Ext_Mem_IO_ext[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.279ns  (logic 4.980ns (37.500%)  route 8.299ns (62.500%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          8.299     9.749    gen_io_port_extRam[3].IOBUF_inst/T
    U15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530    13.279 r  gen_io_port_extRam[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.279    Ext_Mem_IO_ext[3]
    U15                                                               r  Ext_Mem_IO_ext[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.119ns  (logic 4.970ns (37.881%)  route 8.149ns (62.119%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          8.149     9.599    gen_io_port_extRam[2].IOBUF_inst/T
    W14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520    13.119 r  gen_io_port_extRam[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.119    Ext_Mem_IO_ext[2]
    W14                                                               r  Ext_Mem_IO_ext[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.116ns  (logic 5.327ns (40.611%)  route 7.789ns (59.389%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          4.412     5.862    MEM_DIST1/Ext_RnW_TO_MEM_DIST_OBUF
    SLICE_X37Y41         LUT2 (Prop_lut2_I0_O)        0.154     6.016 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.377     9.393    Ext_DATA_TO_INT_MEM_OBUF[7]
    U5                   OBUF (Prop_obuf_I_O)         3.723    13.116 r  Ext_DATA_TO_INT_MEM_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.116    Ext_DATA_TO_INT_MEM[7]
    U5                                                                r  Ext_DATA_TO_INT_MEM[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.978ns  (logic 4.979ns (38.363%)  route 7.999ns (61.637%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          7.999     9.449    gen_io_port_extRam[1].IOBUF_inst/T
    W13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.529    12.978 r  gen_io_port_extRam[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.978    Ext_Mem_IO_ext[1]
    W13                                                               r  Ext_Mem_IO_ext[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.899ns  (logic 5.337ns (41.377%)  route 7.562ns (58.623%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          4.350     5.800    MEM_DIST1/Ext_RnW_TO_MEM_DIST_OBUF
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.150     5.950 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.212     9.162    Ext_DATA_TO_INT_MEM_OBUF[11]
    V8                   OBUF (Prop_obuf_I_O)         3.738    12.899 r  Ext_DATA_TO_INT_MEM_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.899    Ext_DATA_TO_INT_MEM[11]
    V8                                                                r  Ext_DATA_TO_INT_MEM[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_DATA_TO_INT_MEM[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.874ns  (logic 5.105ns (39.656%)  route 7.769ns (60.344%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          4.339     5.789    MEM_DIST1/Ext_RnW_TO_MEM_DIST_OBUF
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.913 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.430     9.342    Ext_DATA_TO_INT_MEM_OBUF[8]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.874 r  Ext_DATA_TO_INT_MEM_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.874    Ext_DATA_TO_INT_MEM[8]
    U7                                                                r  Ext_DATA_TO_INT_MEM[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.146ns (68.827%)  route 0.066ns (31.173%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[5]/C
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER1/sample_count_reg[5]/Q
                         net (fo=2, routed)           0.066     0.212    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[0]
    SLICE_X33Y43         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.146ns (55.111%)  route 0.119ns (44.889%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[10]/C
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER1/sample_count_reg[10]/Q
                         net (fo=2, routed)           0.119     0.265    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[5]
    SLICE_X33Y43         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.146ns (54.187%)  route 0.123ns (45.813%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[13]/C
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER1/sample_count_reg[13]/Q
                         net (fo=2, routed)           0.123     0.269    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[8]
    SLICE_X33Y43         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.146ns (53.528%)  route 0.127ns (46.472%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[6]/C
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER1/sample_count_reg[6]/Q
                         net (fo=2, routed)           0.127     0.273    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[1]
    SLICE_X33Y43         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.146ns (53.340%)  route 0.128ns (46.660%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[8]/C
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER1/sample_count_reg[8]/Q
                         net (fo=2, routed)           0.128     0.274    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[3]
    SLICE_X33Y43         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (50.060%)  route 0.141ns (49.940%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/Q
                         net (fo=3, routed)           0.141     0.282    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[3]
    SLICE_X32Y41         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE                         0.000     0.000 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/Q
                         net (fo=4, routed)           0.124     0.288    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[3]
    SLICE_X34Y40         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PulseGen1/done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PulseGen1/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.148ns (50.607%)  route 0.144ns (49.393%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE                         0.000     0.000 r  PulseGen1/done_reg/C
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  PulseGen1/done_reg/Q
                         net (fo=8, routed)           0.144     0.292    PulseGen1/sig_PulseGen1_pulse_complete
    SLICE_X34Y45         FDCE                                         f  PulseGen1/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.146ns (46.520%)  route 0.168ns (53.480%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[15]/C
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER1/sample_count_reg[15]/Q
                         net (fo=2, routed)           0.168     0.314    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[10]
    SLICE_X30Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.146ns (46.376%)  route 0.169ns (53.624%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[12]/C
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER1/sample_count_reg[12]/Q
                         net (fo=2, routed)           0.169     0.315    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]_0[7]
    SLICE_X31Y43         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.382ns  (logic 4.314ns (51.472%)  route 4.068ns (48.528%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.563    -2.406    MEM_DIST1/clk_out1
    SLICE_X35Y41         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.950 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/Q
                         net (fo=1, routed)           0.807    -1.142    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[5]
    SLICE_X36Y41         LUT2 (Prop_lut2_I1_O)        0.152    -0.990 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.260     2.270    Ext_DATA_TO_INT_MEM_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     5.976 r  Ext_DATA_TO_INT_MEM_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.976    Ext_DATA_TO_INT_MEM[5]
    V5                                                                r  Ext_DATA_TO_INT_MEM[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.358ns  (logic 4.346ns (51.991%)  route 4.013ns (48.009%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.563    -2.406    MEM_DIST1/clk_out1
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.950 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/Q
                         net (fo=1, routed)           0.801    -1.149    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[3]
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.152    -0.997 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.212     2.215    Ext_DATA_TO_INT_MEM_OBUF[11]
    V8                   OBUF (Prop_obuf_I_O)         3.738     5.952 r  Ext_DATA_TO_INT_MEM_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.952    Ext_DATA_TO_INT_MEM[11]
    V8                                                                r  Ext_DATA_TO_INT_MEM[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.209ns  (logic 4.332ns (52.768%)  route 3.878ns (47.232%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X37Y41         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/Q
                         net (fo=1, routed)           0.500    -1.449    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[7]
    SLICE_X37Y41         LUT2 (Prop_lut2_I1_O)        0.153    -1.296 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.377     2.082    Ext_DATA_TO_INT_MEM_OBUF[7]
    U5                   OBUF (Prop_obuf_I_O)         3.723     5.804 r  Ext_DATA_TO_INT_MEM_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.804    Ext_DATA_TO_INT_MEM[7]
    U5                                                                r  Ext_DATA_TO_INT_MEM[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.161ns  (logic 4.327ns (53.017%)  route 3.834ns (46.983%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.563    -2.406    MEM_DIST1/clk_out1
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.950 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/Q
                         net (fo=1, routed)           0.661    -1.289    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[1]
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.152    -1.137 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.174     2.036    Ext_DATA_TO_INT_MEM_OBUF[9]
    W7                   OBUF (Prop_obuf_I_O)         3.719     5.755 r  Ext_DATA_TO_INT_MEM_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.755    Ext_DATA_TO_INT_MEM[9]
    W7                                                                r  Ext_DATA_TO_INT_MEM[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.102ns  (logic 4.339ns (53.551%)  route 3.763ns (46.449%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.564    -2.405    MEM_DIST1/clk_out1
    SLICE_X37Y41         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.949 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[3]/Q
                         net (fo=1, routed)           0.648    -1.301    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[3]
    SLICE_X37Y41         LUT2 (Prop_lut2_I1_O)        0.152    -1.149 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.115     1.967    Ext_DATA_TO_INT_MEM_OBUF[3]
    V4                   OBUF (Prop_obuf_I_O)         3.731     5.698 r  Ext_DATA_TO_INT_MEM_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.698    Ext_DATA_TO_INT_MEM[3]
    V4                                                                r  Ext_DATA_TO_INT_MEM[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.043ns  (logic 4.111ns (51.119%)  route 3.931ns (48.881%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.563    -2.406    MEM_DIST1/clk_out1
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.950 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/Q
                         net (fo=1, routed)           0.502    -1.448    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[0]
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.124    -1.324 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.430     2.106    Ext_DATA_TO_INT_MEM_OBUF[8]
    U7                   OBUF (Prop_obuf_I_O)         3.531     5.637 r  Ext_DATA_TO_INT_MEM_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.637    Ext_DATA_TO_INT_MEM[8]
    U7                                                                r  Ext_DATA_TO_INT_MEM[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/STATE_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_STATE_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.993ns  (logic 3.972ns (49.696%)  route 4.021ns (50.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.565    -2.404    MEM_DIST1/clk_out1
    SLICE_X33Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  MEM_DIST1/STATE_OUT_reg[0]/Q
                         net (fo=1, routed)           4.021     2.073    Ext_STATE_OUT_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         3.516     5.589 r  Ext_STATE_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.589    Ext_STATE_OUT[0]
    L2                                                                r  Ext_STATE_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.854ns  (logic 4.115ns (52.395%)  route 3.739ns (47.605%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.563    -2.406    MEM_DIST1/clk_out1
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456    -1.950 r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/Q
                         net (fo=1, routed)           0.698    -1.252    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER[2]
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.124    -1.128 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.041     1.913    Ext_DATA_TO_INT_MEM_OBUF[10]
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.448 r  Ext_DATA_TO_INT_MEM_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.448    Ext_DATA_TO_INT_MEM[10]
    U8                                                                r  Ext_DATA_TO_INT_MEM[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/STATE_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_STATE_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.836ns  (logic 3.963ns (50.573%)  route 3.873ns (49.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.565    -2.404    MEM_DIST1/clk_out1
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  MEM_DIST1/STATE_OUT_reg[2]/Q
                         net (fo=1, routed)           3.873     1.925    Ext_STATE_OUT_OBUF[2]
    K2                   OBUF (Prop_obuf_I_O)         3.507     5.432 r  Ext_STATE_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.432    Ext_STATE_OUT[2]
    K2                                                                r  Ext_STATE_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            Ext_DATA_TO_INT_MEM[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 4.090ns (52.515%)  route 3.698ns (47.485%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.233     1.233    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.563    -2.406    MEM_DIST1/clk_out1
    SLICE_X35Y41         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.950 r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[6]/Q
                         net (fo=1, routed)           0.705    -1.245    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER[6]
    SLICE_X37Y41         LUT2 (Prop_lut2_I1_O)        0.124    -1.121 r  MEM_DIST1/Ext_DATA_TO_INT_MEM_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.993     1.873    Ext_DATA_TO_INT_MEM_OBUF[6]
    W4                   OBUF (Prop_obuf_I_O)         3.510     5.383 r  Ext_DATA_TO_INT_MEM_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.383    Ext_DATA_TO_INT_MEM[6]
    W4                                                                r  Ext_DATA_TO_INT_MEM[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.784ns  (logic 0.385ns (49.087%)  route 0.399ns (50.913%))
  Logic Levels:           0  
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.444    -2.937    MEM_DIST1/clk_out1
    SLICE_X30Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDSE (Prop_fdse_C_Q)         0.385    -2.552 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/Q
                         net (fo=1, routed)           0.399    -2.153    EXT_MEM_RW1/D[7]
    SLICE_X30Y39         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.792ns  (logic 0.385ns (48.639%)  route 0.407ns (51.361%))
  Logic Levels:           0  
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.444    -2.937    MEM_DIST1/clk_out1
    SLICE_X30Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDSE (Prop_fdse_C_Q)         0.385    -2.552 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[9]/Q
                         net (fo=1, routed)           0.407    -2.146    EXT_MEM_RW1/D[9]
    SLICE_X30Y39         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.819ns  (logic 0.418ns (51.015%)  route 0.401ns (48.985%))
  Logic Levels:           0  
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.444    -2.937    MEM_DIST1/clk_out1
    SLICE_X30Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDSE (Prop_fdse_C_Q)         0.418    -2.519 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/Q
                         net (fo=1, routed)           0.401    -2.118    EXT_MEM_RW1/D[2]
    SLICE_X30Y37         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.819ns  (logic 0.418ns (51.015%)  route 0.401ns (48.985%))
  Logic Levels:           0  
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.444    -2.937    MEM_DIST1/clk_out1
    SLICE_X30Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDSE (Prop_fdse_C_Q)         0.418    -2.519 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/Q
                         net (fo=1, routed)           0.401    -2.118    EXT_MEM_RW1/D[4]
    SLICE_X30Y37         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.824ns  (logic 0.367ns (44.555%)  route 0.457ns (55.445%))
  Logic Levels:           0  
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.446    -2.935    MEM_DIST1/clk_out1
    SLICE_X33Y47         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.367    -2.568 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/Q
                         net (fo=1, routed)           0.457    -2.111    EXT_MEM_RW1/ExtMemDataToRam_reg[3]_0[2]
    SLICE_X32Y40         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.841ns  (logic 0.385ns (45.777%)  route 0.456ns (54.223%))
  Logic Levels:           0  
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X30Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDSE (Prop_fdse_C_Q)         0.385    -2.551 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/Q
                         net (fo=1, routed)           0.456    -2.095    EXT_MEM_RW1/D[15]
    SLICE_X30Y35         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.854ns  (logic 0.418ns (48.974%)  route 0.436ns (51.026%))
  Logic Levels:           0  
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.444    -2.937    MEM_DIST1/clk_out1
    SLICE_X30Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDSE (Prop_fdse_C_Q)         0.418    -2.519 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[8]/Q
                         net (fo=1, routed)           0.436    -2.084    EXT_MEM_RW1/D[8]
    SLICE_X30Y39         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.894ns  (logic 0.418ns (46.775%)  route 0.476ns (53.225%))
  Logic Levels:           0  
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X34Y47         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.418    -2.518 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/Q
                         net (fo=1, routed)           0.476    -2.042    EXT_MEM_RW1/ExtMemDataToRam_reg[3]_0[0]
    SLICE_X32Y40         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.910ns  (logic 0.385ns (42.298%)  route 0.525ns (57.702%))
  Logic Levels:           0  
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.444    -2.937    MEM_DIST1/clk_out1
    SLICE_X30Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDSE (Prop_fdse_C_Q)         0.385    -2.552 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/Q
                         net (fo=1, routed)           0.525    -2.027    EXT_MEM_RW1/D[3]
    SLICE_X30Y39         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_MEM_RW1/ExtMemDataToRam_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.909ns  (logic 0.337ns (37.071%)  route 0.572ns (62.929%))
  Logic Levels:           0  
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.446    -2.935    MEM_DIST1/clk_out1
    SLICE_X33Y47         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.337    -2.598 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/Q
                         net (fo=1, routed)           0.572    -2.026    EXT_MEM_RW1/ExtMemDataToRam_reg[3]_0[3]
    SLICE_X32Y40         FDRE                                         r  EXT_MEM_RW1/ExtMemDataToRam_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                  IBUF                         0.000    41.667 f  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480    42.147    PLL_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.001 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.535    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.564 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.380    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.926    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/STATE_OUT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.944ns  (logic 1.574ns (19.809%)  route 6.371ns (80.191%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          5.856     7.306    MEM_DIST1/Ext_RnW_TO_MEM_DIST_OBUF
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.430 r  MEM_DIST1/STATE_OUT[2]_i_1/O
                         net (fo=2, routed)           0.515     7.944    MEM_DIST1/STATE_OUT[2]_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X35Y47         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[1]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/STATE_OUT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.779ns  (logic 1.574ns (20.231%)  route 6.205ns (79.769%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          5.856     7.306    MEM_DIST1/Ext_RnW_TO_MEM_DIST_OBUF
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.430 r  MEM_DIST1/STATE_OUT[2]_i_1/O
                         net (fo=2, routed)           0.349     7.779    MEM_DIST1/STATE_OUT[2]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X36Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[2]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/STATE_OUT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.768ns  (logic 1.574ns (20.258%)  route 6.195ns (79.742%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          5.604     7.054    MEM_DIST1/Ext_RnW_TO_MEM_DIST_OBUF
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.178 r  MEM_DIST1/STATE_OUT[0]_i_1/O
                         net (fo=1, routed)           0.591     7.768    MEM_DIST1/STATE_OUT[0]_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X33Y46         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[0]/C

Slack:                    inf
  Source:                 Ext_ADC_HIBYTE_TO_IV_SAVER[3]
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.266ns  (logic 1.601ns (22.036%)  route 5.665ns (77.964%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  Ext_ADC_HIBYTE_TO_IV_SAVER[3] (IN)
                         net (fo=0)                   0.000     0.000    Ext_ADC_HIBYTE_TO_IV_SAVER[3]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  Ext_ADC_HIBYTE_TO_IV_SAVER_IBUF[3]_inst/O
                         net (fo=1, routed)           5.100     6.549    MEM_DIST1/Ext_ADC_HIBYTE_TO_IV_SAVER_IBUF[3]
    SLICE_X33Y47         LUT5 (Prop_lut5_I3_O)        0.153     6.702 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_2/O
                         net (fo=1, routed)           0.565     7.266    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_2_n_0
    SLICE_X33Y47         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.446    -2.935    MEM_DIST1/clk_out1
    SLICE_X33Y47         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.849ns  (logic 1.574ns (22.978%)  route 5.275ns (77.022%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          4.591     6.040    PulseGen1/Ext_RnW_TO_MEM_DIST_OBUF
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.164 r  PulseGen1/highByte_EXT_MEM_TO_IV_SAVER[3]_i_1/O
                         net (fo=4, routed)           0.684     6.849    MEM_DIST1/E[0]
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.443    -2.938    MEM_DIST1/clk_out1
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.849ns  (logic 1.574ns (22.978%)  route 5.275ns (77.022%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          4.591     6.040    PulseGen1/Ext_RnW_TO_MEM_DIST_OBUF
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.164 r  PulseGen1/highByte_EXT_MEM_TO_IV_SAVER[3]_i_1/O
                         net (fo=4, routed)           0.684     6.849    MEM_DIST1/E[0]
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.443    -2.938    MEM_DIST1/clk_out1
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.849ns  (logic 1.574ns (22.978%)  route 5.275ns (77.022%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          4.591     6.040    PulseGen1/Ext_RnW_TO_MEM_DIST_OBUF
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.164 r  PulseGen1/highByte_EXT_MEM_TO_IV_SAVER[3]_i_1/O
                         net (fo=4, routed)           0.684     6.849    MEM_DIST1/E[0]
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.443    -2.938    MEM_DIST1/clk_out1
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.849ns  (logic 1.574ns (22.978%)  route 5.275ns (77.022%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          4.591     6.040    PulseGen1/Ext_RnW_TO_MEM_DIST_OBUF
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.164 r  PulseGen1/highByte_EXT_MEM_TO_IV_SAVER[3]_i_1/O
                         net (fo=4, routed)           0.684     6.849    MEM_DIST1/E[0]
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.443    -2.938    MEM_DIST1/clk_out1
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 1.574ns (23.107%)  route 5.237ns (76.893%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          4.729     6.179    MEM_DIST1/Ext_RnW_TO_MEM_DIST_OBUF
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.303 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_1/O
                         net (fo=4, routed)           0.508     6.811    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X34Y47         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.445    -2.936    MEM_DIST1/clk_out1
    SLICE_X34Y47         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.787ns  (logic 1.574ns (23.186%)  route 5.214ns (76.814%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  Ext_DnB_IBUF_inst/O
                         net (fo=62, routed)          4.729     6.179    MEM_DIST1/Ext_RnW_TO_MEM_DIST_OBUF
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.303 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[3]_i_1/O
                         net (fo=4, routed)           0.485     6.787    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y47         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           1.162     1.162    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.446    -2.935    MEM_DIST1/clk_out1
    SLICE_X33Y47         FDRE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/C
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/Q
                         net (fo=1, routed)           0.091     0.232    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[12]
    SLICE_X30Y43         LUT3 (Prop_lut3_I2_O)        0.045     0.277 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[12]_i_1/O
                         net (fo=1, routed)           0.000     0.277    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[12]_i_1_n_0
    SLICE_X30Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.832    -1.271    MEM_DIST1/clk_out1
    SLICE_X30Y43         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[7]/C
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[7]/Q
                         net (fo=1, routed)           0.174     0.315    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[7]
    SLICE_X37Y41         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X37Y41         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.017%)  route 0.179ns (55.983%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[2]/C
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EXT_MEM_RW1/SampleByteFromRam_reg[2]/Q
                         net (fo=2, routed)           0.179     0.320    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[2]
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[2]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/C
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/Q
                         net (fo=1, routed)           0.136     0.277    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[0]
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.045     0.322 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1/O
                         net (fo=1, routed)           0.000     0.322    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1_n_0
    SLICE_X31Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X31Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.245%)  route 0.169ns (50.755%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/C
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  EXT_MEM_RW1/SampleByteFromRam_reg[3]/Q
                         net (fo=2, routed)           0.169     0.333    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[3]
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[3]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[5]/C
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  EXT_MEM_RW1/SampleByteFromRam_reg[5]/Q
                         net (fo=1, routed)           0.170     0.334    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[5]
    SLICE_X35Y41         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.830    -1.273    MEM_DIST1/clk_out1
    SLICE_X35Y41         FDRE                                         r  MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[5]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.971%)  route 0.171ns (51.029%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[0]/C
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  EXT_MEM_RW1/SampleByteFromRam_reg[0]/Q
                         net (fo=2, routed)           0.171     0.335    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[0]
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[0]/C

Slack:                    inf
  Source:                 EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.115%)  route 0.184ns (52.885%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE                         0.000     0.000 r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/C
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  EXT_MEM_RW1/SampleByteFromRam_reg[1]/Q
                         net (fo=2, routed)           0.184     0.348    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER_reg[7]_0[1]
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X36Y40         FDRE                                         r  MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER_reg[1]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.187ns (51.175%)  route 0.178ns (48.825%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/C
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/Q
                         net (fo=1, routed)           0.178     0.319    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[1]
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.046     0.365 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[1]_i_1_n_0
    SLICE_X31Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X31Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.187ns (50.484%)  route 0.183ns (49.516%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      1.012ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.685ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[3]/C
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[3]/Q
                         net (fo=1, routed)           0.183     0.324    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[3]
    SLICE_X30Y41         LUT3 (Prop_lut3_I2_O)        0.046     0.370 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[3]_i_1/O
                         net (fo=1, routed)           0.000     0.370    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[3]_i_1_n_0
    SLICE_X30Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  Ext_CLK_IN_IBUF_inst/O
                         net (fo=8, routed)           0.480     0.480    PLL_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  PLL_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.831    -1.272    MEM_DIST1/clk_out1
    SLICE_X30Y41         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C





