D:\Libero_SoC\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis   -part A3P1000  -package FBGA144  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\synlog\report\MAIN_TOP_fpga_mapper.xml  -top_level_module  MAIN_TOP  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.edn   -freq 1.000   C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\synwork\MAIN_TOP_prem.srd  -sap  C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.sap  -otap  C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.tap  -omap  C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.map  -devicelib  D:\Libero_SoC\SynplifyPro\lib\proasic\proasic3.v  -sap  C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.sap  -ologparam  C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP.plg  -osyn  C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srm  -prjdir  C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\  -prjname  MAIN_TOP_syn  -log  C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\synlog\MAIN_TOP_fpga_mapper.srr 
relcom:D:\Libero_SoC\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P1000 -package FBGA144 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\MAIN_TOP_fpga_mapper.xml -top_level_module MAIN_TOP -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\MAIN_TOP.edn -freq 1.000 ..\synwork\MAIN_TOP_prem.srd -sap ..\MAIN_TOP.sap -otap ..\MAIN_TOP.tap -omap ..\MAIN_TOP.map -devicelib D:\Libero_SoC\SynplifyPro\lib\proasic\proasic3.v -sap ..\MAIN_TOP.sap -ologparam MAIN_TOP.plg -osyn ..\MAIN_TOP.srm -prjdir ..\ -prjname MAIN_TOP_syn -log ..\synlog\MAIN_TOP_fpga_mapper.srr
rc:1 success:1 runtime:2
file:..\scratchproject.prs|io:o|time:1599786746|size:3275|exec:0|csum:
file:..\MAIN_TOP.edn|io:o|time:1599786752|size:1114488|exec:0|csum:
file:..\synwork\MAIN_TOP_prem.srd|io:i|time:1599786750|size:80991|exec:0|csum:DD2BD6F913B439E3A2C79DEC1C401A4E
file:..\MAIN_TOP.sap|io:o|time:1599786750|size:4313|exec:0|csum:
file:..\MAIN_TOP.tap|io:o|time:0|size:0|exec:0|csum:
file:..\MAIN_TOP.map|io:o|time:1599786752|size:28|exec:0|csum:
file:D:\Libero_SoC\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\MAIN_TOP.sap|io:o|time:1599786750|size:4313|exec:0|csum:
file:MAIN_TOP.plg|io:o|time:1599786752|size:3099|exec:0|csum:
file:..\MAIN_TOP.srm|io:o|time:1599786752|size:81801|exec:0|csum:
file:..\synlog\MAIN_TOP_fpga_mapper.srr|io:o|time:1599786752|size:91324|exec:0|csum:
file:D:\Libero_SoC\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:D:\Libero_SoC\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
