/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [20:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [30:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z };
  reg [4:0] _03_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _03_ <= 5'h00;
    else _03_ <= celloutsig_0_2z;
  assign out_data[4:0] = _03_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 21'h000000;
    else _01_ <= in_data[174:154];
  assign celloutsig_0_0z = in_data[83:79] !== in_data[74:70];
  assign celloutsig_0_15z = celloutsig_0_2z[4:2] !== _00_[3:1];
  assign celloutsig_1_2z = { in_data[109:100], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } !== in_data[185:172];
  assign celloutsig_1_9z = { celloutsig_1_3z[5:3], celloutsig_1_0z } !== celloutsig_1_7z[5:2];
  assign celloutsig_0_3z = ^ in_data[84:75];
  assign celloutsig_1_18z = ^ { celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_4z = ^ { celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_0z = ^ in_data[120:96];
  assign celloutsig_1_1z = ^ { in_data[161:142], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = ^ in_data[139:137];
  assign celloutsig_1_6z = ^ celloutsig_1_3z[3:0];
  assign celloutsig_1_13z = ^ _01_[18:16];
  assign celloutsig_1_17z = ^ in_data[137:111];
  assign celloutsig_1_19z = { in_data[134:126], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_3z } - { in_data[147:143], celloutsig_1_18z, celloutsig_1_13z, _01_, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } - { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[172:165] - { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[86:82] - { in_data[6:5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_7z = { _01_[15:7], celloutsig_1_0z } - { in_data[164:157], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_8z = { _01_[14:11], celloutsig_1_0z, celloutsig_1_1z } - { _01_[4:1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = in_data[155:152] - { _01_[3:1], celloutsig_1_1z };
  assign { out_data[128], out_data[126:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z };
endmodule
