#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar 21 15:06:46 2022
# Process ID: 27420
# Current directory: C:/Users/petob/OneDrive/Documents/sedemto/digital-electronics-1/labs/05-ffs/flip_flops
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2552 C:\Users\petob\OneDrive\Documents\sedemto\digital-electronics-1\labs\05-ffs\flip_flops\flip_flops.xpr
# Log file: C:/Users/petob/OneDrive/Documents/sedemto/digital-electronics-1/labs/05-ffs/flip_flops/vivado.log
# Journal file: C:/Users/petob/OneDrive/Documents/sedemto/digital-electronics-1/labs/05-ffs/flip_flops\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/petob/OneDrive/Documents/sedemto/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/petob/OneDrive/Documents/sedemto/digital-electronics-1/labs/05-ffs/flip_flops'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 999.445 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Mon Mar 21 15:10:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/petob/OneDrive/Documents/sedemto/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.runs/synth_1/runme.log
[Mon Mar 21 15:10:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/petob/OneDrive/Documents/sedemto/digital-electronics-1/labs/05-ffs/flip_flops/flip_flops.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1034.191 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1649.117 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1649.117 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1649.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1771.375 ; gain = 771.930
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 21 15:17:39 2022...
