<stg><name>backProp<64, 8, 8>_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_41_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_28"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
newFuncRoot:3 %w_l_plus1_val_read = read i4096 @_ssdm_op_Read.ap_auto.i4096, i4096 %w_l_plus1_val

]]></Node>
<StgValue><ssdm name="w_l_plus1_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln40 = store i4 0, i4 %i_28

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln55 = store i4 0, i4 %j_5

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:1 %icmp_ln40 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:2 %add_ln40 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:3 %br_ln40 = br i1 %icmp_ln40, void %for.inc8.i, void %VITIS_LOOP_82_2.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc8.i:0 %j_5_load = load i4 %j_5

]]></Node>
<StgValue><ssdm name="j_5_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc8.i:1 %i_28_load = load i4 %i_28

]]></Node>
<StgValue><ssdm name="i_28_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8.i:2 %i = add i4 %i_28_load, i4 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc8.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_1_VITIS_LOOP_41_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc8.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc8.i:5 %icmp_ln41 = icmp_eq  i4 %j_5_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc8.i:6 %select_ln40 = select i1 %icmp_ln41, i4 0, i4 %j_5_load

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc8.i:7 %select_ln40_1 = select i1 %icmp_ln41, i4 %i, i4 %i_28_load

]]></Node>
<StgValue><ssdm name="select_ln40_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="4">
<![CDATA[
for.inc8.i:8 %trunc_ln40 = trunc i4 %select_ln40_1

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="4">
<![CDATA[
for.inc8.i:9 %zext_ln41 = zext i4 %select_ln40

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc8.i:10 %specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln41"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="4">
<![CDATA[
for.inc8.i:11 %trunc_ln56 = trunc i4 %select_ln40

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="6">
<![CDATA[
for.inc8.i:12 %add_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i6, i3 %trunc_ln40, i3 %trunc_ln56, i6 0

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4096" op_0_bw="12">
<![CDATA[
for.inc8.i:13 %zext_ln42 = zext i12 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
for.inc8.i:14 %lshr_ln42 = lshr i4096 %w_l_plus1_val_read, i4096 %zext_ln42

]]></Node>
<StgValue><ssdm name="lshr_ln42"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="4096">
<![CDATA[
for.inc8.i:15 %trunc_ln42 = trunc i4096 %lshr_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
for.inc8.i:16 %bitcast_ln42 = bitcast i64 %trunc_ln42

]]></Node>
<StgValue><ssdm name="bitcast_ln42"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i:17 %w_l_plus1_T_addr = getelementptr i64 %w_l_plus1_T, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i:18 %w_l_plus1_T_71_addr = getelementptr i64 %w_l_plus1_T_71, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_71_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i:19 %w_l_plus1_T_72_addr = getelementptr i64 %w_l_plus1_T_72, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_72_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i:20 %w_l_plus1_T_73_addr = getelementptr i64 %w_l_plus1_T_73, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_73_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i:21 %w_l_plus1_T_74_addr = getelementptr i64 %w_l_plus1_T_74, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_74_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i:22 %w_l_plus1_T_75_addr = getelementptr i64 %w_l_plus1_T_75, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_75_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i:23 %w_l_plus1_T_76_addr = getelementptr i64 %w_l_plus1_T_76, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_76_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc8.i:24 %w_l_plus1_T_77_addr = getelementptr i64 %w_l_plus1_T_77, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_77_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc8.i:25 %switch_ln42 = switch i3 %trunc_ln40, void %arrayidx.i.i8.i65.case.7, i3 0, void %arrayidx.i.i8.i65.case.0, i3 1, void %arrayidx.i.i8.i65.case.1, i3 2, void %arrayidx.i.i8.i65.case.2, i3 3, void %arrayidx.i.i8.i65.case.3, i3 4, void %arrayidx.i.i8.i65.case.4, i3 5, void %arrayidx.i.i8.i65.case.5, i3 6, void %arrayidx.i.i8.i65.case.6

]]></Node>
<StgValue><ssdm name="switch_ln42"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
arrayidx.i.i8.i65.case.6:0 %store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_76_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i8.i65.case.6:1 %br_ln42 = br void %arrayidx.i.i8.i65.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
arrayidx.i.i8.i65.case.5:0 %store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_75_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i8.i65.case.5:1 %br_ln42 = br void %arrayidx.i.i8.i65.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
arrayidx.i.i8.i65.case.4:0 %store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_74_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i8.i65.case.4:1 %br_ln42 = br void %arrayidx.i.i8.i65.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
arrayidx.i.i8.i65.case.3:0 %store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_73_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i8.i65.case.3:1 %br_ln42 = br void %arrayidx.i.i8.i65.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
arrayidx.i.i8.i65.case.2:0 %store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_72_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i8.i65.case.2:1 %br_ln42 = br void %arrayidx.i.i8.i65.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
arrayidx.i.i8.i65.case.1:0 %store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_71_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i8.i65.case.1:1 %br_ln42 = br void %arrayidx.i.i8.i65.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
arrayidx.i.i8.i65.case.0:0 %store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i8.i65.case.0:1 %br_ln42 = br void %arrayidx.i.i8.i65.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
arrayidx.i.i8.i65.case.7:0 %store_ln42 = store i64 %bitcast_ln42, i3 %w_l_plus1_T_77_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
<literal name="trunc_ln40" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i8.i65.case.7:1 %br_ln42 = br void %arrayidx.i.i8.i65.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx.i.i8.i65.exit:0 %j = add i4 %select_ln40, i4 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i8.i65.exit:1 %store_ln40 = store i7 %add_ln40, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i8.i65.exit:2 %store_ln40 = store i4 %select_ln40_1, i4 %i_28

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i.i8.i65.exit:3 %store_ln55 = store i4 %j, i4 %j_5

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i.i8.i65.exit:4 %br_ln41 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0">
<![CDATA[
VITIS_LOOP_82_2.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="70" name="w_l_plus1_T_77" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_l_plus1_T_77"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="w_l_plus1_T_76" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_l_plus1_T_76"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="w_l_plus1_T_75" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_l_plus1_T_75"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="w_l_plus1_T_74" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_l_plus1_T_74"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="w_l_plus1_T_73" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_l_plus1_T_73"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="w_l_plus1_T_72" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_l_plus1_T_72"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="w_l_plus1_T_71" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_l_plus1_T_71"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="w_l_plus1_T" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_l_plus1_T"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="w_l_plus1_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="w_l_plus1_val"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="80" from="StgValue_79" to="j_5" fromId="79" toId="4">
</dataflow>
<dataflow id="81" from="StgValue_79" to="i_28" fromId="79" toId="5">
</dataflow>
<dataflow id="82" from="StgValue_79" to="indvar_flatten" fromId="79" toId="6">
</dataflow>
<dataflow id="84" from="_ssdm_op_Read.ap_auto.i4096" to="w_l_plus1_val_read" fromId="83" toId="7">
</dataflow>
<dataflow id="85" from="w_l_plus1_val" to="w_l_plus1_val_read" fromId="78" toId="7">
</dataflow>
<dataflow id="87" from="StgValue_86" to="store_ln0" fromId="86" toId="8">
</dataflow>
<dataflow id="88" from="indvar_flatten" to="store_ln0" fromId="6" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln40" fromId="89" toId="9">
</dataflow>
<dataflow id="91" from="i_28" to="store_ln40" fromId="5" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_89" to="store_ln55" fromId="89" toId="10">
</dataflow>
<dataflow id="93" from="j_5" to="store_ln55" fromId="4" toId="10">
</dataflow>
<dataflow id="94" from="indvar_flatten" to="indvar_flatten_load" fromId="6" toId="12">
</dataflow>
<dataflow id="95" from="indvar_flatten_load" to="icmp_ln40" fromId="12" toId="13">
</dataflow>
<dataflow id="97" from="StgValue_96" to="icmp_ln40" fromId="96" toId="13">
</dataflow>
<dataflow id="98" from="indvar_flatten_load" to="add_ln40" fromId="12" toId="14">
</dataflow>
<dataflow id="100" from="StgValue_99" to="add_ln40" fromId="99" toId="14">
</dataflow>
<dataflow id="101" from="icmp_ln40" to="br_ln40" fromId="13" toId="15">
</dataflow>
<dataflow id="102" from="j_5" to="j_5_load" fromId="4" toId="16">
</dataflow>
<dataflow id="103" from="i_28" to="i_28_load" fromId="5" toId="17">
</dataflow>
<dataflow id="104" from="i_28_load" to="i" fromId="17" toId="18">
</dataflow>
<dataflow id="106" from="StgValue_105" to="i" fromId="105" toId="18">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="107" toId="19">
</dataflow>
<dataflow id="110" from="VITIS_LOOP_40_1_VITIS_LOOP_41_2_str" to="specloopname_ln0" fromId="109" toId="19">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="111" toId="20">
</dataflow>
<dataflow id="114" from="StgValue_113" to="speclooptripcount_ln0" fromId="113" toId="20">
</dataflow>
<dataflow id="115" from="StgValue_113" to="speclooptripcount_ln0" fromId="113" toId="20">
</dataflow>
<dataflow id="116" from="StgValue_113" to="speclooptripcount_ln0" fromId="113" toId="20">
</dataflow>
<dataflow id="117" from="j_5_load" to="icmp_ln41" fromId="16" toId="21">
</dataflow>
<dataflow id="119" from="StgValue_118" to="icmp_ln41" fromId="118" toId="21">
</dataflow>
<dataflow id="120" from="icmp_ln41" to="select_ln40" fromId="21" toId="22">
</dataflow>
<dataflow id="121" from="StgValue_89" to="select_ln40" fromId="89" toId="22">
</dataflow>
<dataflow id="122" from="j_5_load" to="select_ln40" fromId="16" toId="22">
</dataflow>
<dataflow id="123" from="icmp_ln41" to="select_ln40_1" fromId="21" toId="23">
</dataflow>
<dataflow id="124" from="i" to="select_ln40_1" fromId="18" toId="23">
</dataflow>
<dataflow id="125" from="i_28_load" to="select_ln40_1" fromId="17" toId="23">
</dataflow>
<dataflow id="126" from="select_ln40_1" to="trunc_ln40" fromId="23" toId="24">
</dataflow>
<dataflow id="127" from="select_ln40" to="zext_ln41" fromId="22" toId="25">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecPipeline" to="specpipeline_ln41" fromId="128" toId="26">
</dataflow>
<dataflow id="131" from="StgValue_130" to="specpipeline_ln41" fromId="130" toId="26">
</dataflow>
<dataflow id="133" from="StgValue_132" to="specpipeline_ln41" fromId="132" toId="26">
</dataflow>
<dataflow id="134" from="StgValue_132" to="specpipeline_ln41" fromId="132" toId="26">
</dataflow>
<dataflow id="135" from="StgValue_132" to="specpipeline_ln41" fromId="132" toId="26">
</dataflow>
<dataflow id="137" from="empty_0" to="specpipeline_ln41" fromId="136" toId="26">
</dataflow>
<dataflow id="138" from="select_ln40" to="trunc_ln56" fromId="22" toId="27">
</dataflow>
<dataflow id="140" from="_ssdm_op_BitConcatenate.i12.i3.i3.i6" to="add_ln" fromId="139" toId="28">
</dataflow>
<dataflow id="141" from="trunc_ln40" to="add_ln" fromId="24" toId="28">
</dataflow>
<dataflow id="142" from="trunc_ln56" to="add_ln" fromId="27" toId="28">
</dataflow>
<dataflow id="144" from="StgValue_143" to="add_ln" fromId="143" toId="28">
</dataflow>
<dataflow id="145" from="add_ln" to="zext_ln42" fromId="28" toId="29">
</dataflow>
<dataflow id="146" from="w_l_plus1_val_read" to="lshr_ln42" fromId="7" toId="30">
</dataflow>
<dataflow id="147" from="zext_ln42" to="lshr_ln42" fromId="29" toId="30">
</dataflow>
<dataflow id="148" from="lshr_ln42" to="trunc_ln42" fromId="30" toId="31">
</dataflow>
<dataflow id="149" from="trunc_ln42" to="bitcast_ln42" fromId="31" toId="32">
</dataflow>
<dataflow id="150" from="w_l_plus1_T" to="w_l_plus1_T_addr" fromId="77" toId="33">
</dataflow>
<dataflow id="152" from="StgValue_151" to="w_l_plus1_T_addr" fromId="151" toId="33">
</dataflow>
<dataflow id="153" from="zext_ln41" to="w_l_plus1_T_addr" fromId="25" toId="33">
</dataflow>
<dataflow id="154" from="w_l_plus1_T_71" to="w_l_plus1_T_71_addr" fromId="76" toId="34">
</dataflow>
<dataflow id="155" from="StgValue_151" to="w_l_plus1_T_71_addr" fromId="151" toId="34">
</dataflow>
<dataflow id="156" from="zext_ln41" to="w_l_plus1_T_71_addr" fromId="25" toId="34">
</dataflow>
<dataflow id="157" from="w_l_plus1_T_72" to="w_l_plus1_T_72_addr" fromId="75" toId="35">
</dataflow>
<dataflow id="158" from="StgValue_151" to="w_l_plus1_T_72_addr" fromId="151" toId="35">
</dataflow>
<dataflow id="159" from="zext_ln41" to="w_l_plus1_T_72_addr" fromId="25" toId="35">
</dataflow>
<dataflow id="160" from="w_l_plus1_T_73" to="w_l_plus1_T_73_addr" fromId="74" toId="36">
</dataflow>
<dataflow id="161" from="StgValue_151" to="w_l_plus1_T_73_addr" fromId="151" toId="36">
</dataflow>
<dataflow id="162" from="zext_ln41" to="w_l_plus1_T_73_addr" fromId="25" toId="36">
</dataflow>
<dataflow id="163" from="w_l_plus1_T_74" to="w_l_plus1_T_74_addr" fromId="73" toId="37">
</dataflow>
<dataflow id="164" from="StgValue_151" to="w_l_plus1_T_74_addr" fromId="151" toId="37">
</dataflow>
<dataflow id="165" from="zext_ln41" to="w_l_plus1_T_74_addr" fromId="25" toId="37">
</dataflow>
<dataflow id="166" from="w_l_plus1_T_75" to="w_l_plus1_T_75_addr" fromId="72" toId="38">
</dataflow>
<dataflow id="167" from="StgValue_151" to="w_l_plus1_T_75_addr" fromId="151" toId="38">
</dataflow>
<dataflow id="168" from="zext_ln41" to="w_l_plus1_T_75_addr" fromId="25" toId="38">
</dataflow>
<dataflow id="169" from="w_l_plus1_T_76" to="w_l_plus1_T_76_addr" fromId="71" toId="39">
</dataflow>
<dataflow id="170" from="StgValue_151" to="w_l_plus1_T_76_addr" fromId="151" toId="39">
</dataflow>
<dataflow id="171" from="zext_ln41" to="w_l_plus1_T_76_addr" fromId="25" toId="39">
</dataflow>
<dataflow id="172" from="w_l_plus1_T_77" to="w_l_plus1_T_77_addr" fromId="70" toId="40">
</dataflow>
<dataflow id="173" from="StgValue_151" to="w_l_plus1_T_77_addr" fromId="151" toId="40">
</dataflow>
<dataflow id="174" from="zext_ln41" to="w_l_plus1_T_77_addr" fromId="25" toId="40">
</dataflow>
<dataflow id="175" from="trunc_ln40" to="switch_ln42" fromId="24" toId="41">
</dataflow>
<dataflow id="177" from="StgValue_176" to="switch_ln42" fromId="176" toId="41">
</dataflow>
<dataflow id="179" from="StgValue_178" to="switch_ln42" fromId="178" toId="41">
</dataflow>
<dataflow id="181" from="StgValue_180" to="switch_ln42" fromId="180" toId="41">
</dataflow>
<dataflow id="183" from="StgValue_182" to="switch_ln42" fromId="182" toId="41">
</dataflow>
<dataflow id="185" from="StgValue_184" to="switch_ln42" fromId="184" toId="41">
</dataflow>
<dataflow id="187" from="StgValue_186" to="switch_ln42" fromId="186" toId="41">
</dataflow>
<dataflow id="189" from="StgValue_188" to="switch_ln42" fromId="188" toId="41">
</dataflow>
<dataflow id="190" from="bitcast_ln42" to="store_ln42" fromId="32" toId="42">
</dataflow>
<dataflow id="191" from="w_l_plus1_T_76_addr" to="store_ln42" fromId="39" toId="42">
</dataflow>
<dataflow id="192" from="bitcast_ln42" to="store_ln42" fromId="32" toId="44">
</dataflow>
<dataflow id="193" from="w_l_plus1_T_75_addr" to="store_ln42" fromId="38" toId="44">
</dataflow>
<dataflow id="194" from="bitcast_ln42" to="store_ln42" fromId="32" toId="46">
</dataflow>
<dataflow id="195" from="w_l_plus1_T_74_addr" to="store_ln42" fromId="37" toId="46">
</dataflow>
<dataflow id="196" from="bitcast_ln42" to="store_ln42" fromId="32" toId="48">
</dataflow>
<dataflow id="197" from="w_l_plus1_T_73_addr" to="store_ln42" fromId="36" toId="48">
</dataflow>
<dataflow id="198" from="bitcast_ln42" to="store_ln42" fromId="32" toId="50">
</dataflow>
<dataflow id="199" from="w_l_plus1_T_72_addr" to="store_ln42" fromId="35" toId="50">
</dataflow>
<dataflow id="200" from="bitcast_ln42" to="store_ln42" fromId="32" toId="52">
</dataflow>
<dataflow id="201" from="w_l_plus1_T_71_addr" to="store_ln42" fromId="34" toId="52">
</dataflow>
<dataflow id="202" from="bitcast_ln42" to="store_ln42" fromId="32" toId="54">
</dataflow>
<dataflow id="203" from="w_l_plus1_T_addr" to="store_ln42" fromId="33" toId="54">
</dataflow>
<dataflow id="204" from="bitcast_ln42" to="store_ln42" fromId="32" toId="56">
</dataflow>
<dataflow id="205" from="w_l_plus1_T_77_addr" to="store_ln42" fromId="40" toId="56">
</dataflow>
<dataflow id="206" from="select_ln40" to="j" fromId="22" toId="58">
</dataflow>
<dataflow id="207" from="StgValue_105" to="j" fromId="105" toId="58">
</dataflow>
<dataflow id="208" from="add_ln40" to="store_ln40" fromId="14" toId="59">
</dataflow>
<dataflow id="209" from="indvar_flatten" to="store_ln40" fromId="6" toId="59">
</dataflow>
<dataflow id="210" from="select_ln40_1" to="store_ln40" fromId="23" toId="60">
</dataflow>
<dataflow id="211" from="i_28" to="store_ln40" fromId="5" toId="60">
</dataflow>
<dataflow id="212" from="j" to="store_ln55" fromId="58" toId="61">
</dataflow>
<dataflow id="213" from="j_5" to="store_ln55" fromId="4" toId="61">
</dataflow>
<dataflow id="214" from="icmp_ln40" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="215" from="trunc_ln40" to="StgValue_2" fromId="24" toId="2">
</dataflow>
</dataflows>


</stg>
