
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_13184:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2cfffffe; valaddr_reg:x3; val_offset:39552*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39552*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13185:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x59 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x2cffffff; valaddr_reg:x3; val_offset:39555*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39555*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13186:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3f800001; valaddr_reg:x3; val_offset:39558*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39558*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13187:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3f800003; valaddr_reg:x3; val_offset:39561*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39561*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13188:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3f800007; valaddr_reg:x3; val_offset:39564*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39564*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13189:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3f999999; valaddr_reg:x3; val_offset:39567*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39567*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13190:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:39570*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39570*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13191:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:39573*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39573*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13192:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:39576*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39576*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13193:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:39579*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39579*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13194:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:39582*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39582*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13195:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:39585*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39585*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13196:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:39588*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39588*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13197:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:39591*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39591*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13198:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:39594*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39594*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13199:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:39597*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39597*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13200:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:39600*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39600*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13201:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c0f02 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x74fac5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c0f02; op2val:0x74fac5;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:39603*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39603*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13202:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xbf800001; valaddr_reg:x3; val_offset:39606*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39606*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13203:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xbf800003; valaddr_reg:x3; val_offset:39609*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39609*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13204:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xbf800007; valaddr_reg:x3; val_offset:39612*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39612*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13205:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xbf999999; valaddr_reg:x3; val_offset:39615*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39615*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13206:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:39618*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39618*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13207:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:39621*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39621*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13208:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:39624*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39624*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13209:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:39627*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39627*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13210:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:39630*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39630*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13211:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:39633*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39633*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13212:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:39636*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39636*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13213:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:39639*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39639*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13214:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:39642*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39642*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13215:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:39645*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39645*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13216:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:39648*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39648*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13217:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:39651*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39651*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13218:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc4000000; valaddr_reg:x3; val_offset:39654*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39654*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13219:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc4000001; valaddr_reg:x3; val_offset:39657*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39657*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13220:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc4000003; valaddr_reg:x3; val_offset:39660*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39660*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13221:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc4000007; valaddr_reg:x3; val_offset:39663*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39663*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13222:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc400000f; valaddr_reg:x3; val_offset:39666*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39666*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13223:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc400001f; valaddr_reg:x3; val_offset:39669*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39669*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13224:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc400003f; valaddr_reg:x3; val_offset:39672*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39672*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13225:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc400007f; valaddr_reg:x3; val_offset:39675*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39675*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13226:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc40000ff; valaddr_reg:x3; val_offset:39678*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39678*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13227:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc40001ff; valaddr_reg:x3; val_offset:39681*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39681*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13228:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc40003ff; valaddr_reg:x3; val_offset:39684*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39684*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13229:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc40007ff; valaddr_reg:x3; val_offset:39687*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39687*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13230:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc4000fff; valaddr_reg:x3; val_offset:39690*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39690*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13231:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc4001fff; valaddr_reg:x3; val_offset:39693*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39693*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13232:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc4003fff; valaddr_reg:x3; val_offset:39696*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39696*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13233:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc4007fff; valaddr_reg:x3; val_offset:39699*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39699*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13234:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc400ffff; valaddr_reg:x3; val_offset:39702*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39702*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13235:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc401ffff; valaddr_reg:x3; val_offset:39705*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39705*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13236:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc403ffff; valaddr_reg:x3; val_offset:39708*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39708*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13237:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc407ffff; valaddr_reg:x3; val_offset:39711*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39711*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13238:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc40fffff; valaddr_reg:x3; val_offset:39714*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39714*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13239:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc41fffff; valaddr_reg:x3; val_offset:39717*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39717*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13240:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc43fffff; valaddr_reg:x3; val_offset:39720*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39720*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13241:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc4400000; valaddr_reg:x3; val_offset:39723*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39723*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13242:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc4600000; valaddr_reg:x3; val_offset:39726*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39726*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13243:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc4700000; valaddr_reg:x3; val_offset:39729*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39729*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13244:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc4780000; valaddr_reg:x3; val_offset:39732*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39732*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13245:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47c0000; valaddr_reg:x3; val_offset:39735*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39735*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13246:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47e0000; valaddr_reg:x3; val_offset:39738*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39738*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13247:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47f0000; valaddr_reg:x3; val_offset:39741*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39741*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13248:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47f8000; valaddr_reg:x3; val_offset:39744*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39744*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13249:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47fc000; valaddr_reg:x3; val_offset:39747*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39747*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13250:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47fe000; valaddr_reg:x3; val_offset:39750*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39750*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13251:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47ff000; valaddr_reg:x3; val_offset:39753*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39753*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13252:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47ff800; valaddr_reg:x3; val_offset:39756*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39756*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13253:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47ffc00; valaddr_reg:x3; val_offset:39759*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39759*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13254:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47ffe00; valaddr_reg:x3; val_offset:39762*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39762*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13255:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47fff00; valaddr_reg:x3; val_offset:39765*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39765*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13256:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47fff80; valaddr_reg:x3; val_offset:39768*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39768*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13257:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47fffc0; valaddr_reg:x3; val_offset:39771*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39771*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13258:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47fffe0; valaddr_reg:x3; val_offset:39774*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39774*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13259:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47ffff0; valaddr_reg:x3; val_offset:39777*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39777*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13260:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47ffff8; valaddr_reg:x3; val_offset:39780*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39780*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13261:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47ffffc; valaddr_reg:x3; val_offset:39783*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39783*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13262:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47ffffe; valaddr_reg:x3; val_offset:39786*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39786*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13263:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0c1e52 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x74edfd and fs3 == 1 and fe3 == 0x88 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8c1e52; op2val:0x8074edfd;
op3val:0xc47fffff; valaddr_reg:x3; val_offset:39789*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39789*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13264:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:39792*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39792*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13265:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:39795*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39795*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13266:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:39798*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39798*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13267:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:39801*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39801*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13268:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:39804*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39804*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13269:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:39807*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39807*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13270:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:39810*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39810*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13271:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:39813*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39813*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13272:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:39816*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39816*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13273:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:39819*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39819*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13274:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:39822*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39822*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13275:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:39825*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39825*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13276:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:39828*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39828*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13277:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:39831*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39831*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13278:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:39834*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39834*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13279:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:39837*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39837*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13280:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b000000; valaddr_reg:x3; val_offset:39840*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39840*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13281:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b000001; valaddr_reg:x3; val_offset:39843*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39843*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13282:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b000003; valaddr_reg:x3; val_offset:39846*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39846*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13283:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b000007; valaddr_reg:x3; val_offset:39849*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39849*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13284:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b00000f; valaddr_reg:x3; val_offset:39852*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39852*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13285:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b00001f; valaddr_reg:x3; val_offset:39855*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39855*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13286:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b00003f; valaddr_reg:x3; val_offset:39858*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39858*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13287:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b00007f; valaddr_reg:x3; val_offset:39861*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39861*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13288:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b0000ff; valaddr_reg:x3; val_offset:39864*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39864*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13289:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b0001ff; valaddr_reg:x3; val_offset:39867*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39867*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13290:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b0003ff; valaddr_reg:x3; val_offset:39870*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39870*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13291:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b0007ff; valaddr_reg:x3; val_offset:39873*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39873*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13292:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b000fff; valaddr_reg:x3; val_offset:39876*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39876*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13293:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b001fff; valaddr_reg:x3; val_offset:39879*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39879*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13294:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b003fff; valaddr_reg:x3; val_offset:39882*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39882*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13295:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b007fff; valaddr_reg:x3; val_offset:39885*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39885*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13296:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b00ffff; valaddr_reg:x3; val_offset:39888*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39888*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13297:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b01ffff; valaddr_reg:x3; val_offset:39891*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39891*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13298:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b03ffff; valaddr_reg:x3; val_offset:39894*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39894*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13299:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b07ffff; valaddr_reg:x3; val_offset:39897*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39897*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13300:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b0fffff; valaddr_reg:x3; val_offset:39900*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39900*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13301:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b1fffff; valaddr_reg:x3; val_offset:39903*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39903*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13302:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b3fffff; valaddr_reg:x3; val_offset:39906*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39906*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13303:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b400000; valaddr_reg:x3; val_offset:39909*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39909*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13304:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b600000; valaddr_reg:x3; val_offset:39912*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39912*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13305:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b700000; valaddr_reg:x3; val_offset:39915*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39915*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13306:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b780000; valaddr_reg:x3; val_offset:39918*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39918*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13307:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b7c0000; valaddr_reg:x3; val_offset:39921*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39921*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13308:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b7e0000; valaddr_reg:x3; val_offset:39924*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39924*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13309:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b7f0000; valaddr_reg:x3; val_offset:39927*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39927*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13310:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b7f8000; valaddr_reg:x3; val_offset:39930*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39930*0 + 3*103*FLEN/8, x4, x1, x2)

inst_13311:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0cf9bd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x16 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8cf9bd; op2val:0x80000000;
op3val:0x8b7fc000; valaddr_reg:x3; val_offset:39933*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 39933*0 + 3*103*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(754974718,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(754974719,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2123108098,32,FLEN)
NAN_BOXED(7666373,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288334336,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288334337,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288334339,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288334343,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288334351,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288334367,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288334399,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288334463,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288334591,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288334847,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288335359,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288336383,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288338431,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288342527,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288350719,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288367103,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288399871,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288465407,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288596479,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3288858623,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3289382911,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3290431487,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3292528639,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3292528640,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3294625792,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3295674368,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296198656,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296460800,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296591872,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296657408,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296690176,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296706560,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296714752,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296718848,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296720896,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296721920,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296722432,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296722688,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296722816,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296722880,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296722912,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296722928,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296722936,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296722940,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296722942,32,FLEN)
NAN_BOXED(2123112018,32,FLEN)
NAN_BOXED(2155146749,32,FLEN)
NAN_BOXED(3296722943,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033024,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033025,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033027,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033031,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033039,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033055,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033087,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033151,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033279,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332033535,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332034047,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332035071,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332037119,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332041215,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332049407,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332065791,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332098559,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332164095,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332295167,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2332557311,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2333081599,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2334130175,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2336227327,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2336227328,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2338324480,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2339373056,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2339897344,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340159488,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340290560,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340356096,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340388864,32,FLEN)
NAN_BOXED(2123168189,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2340405248,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
