<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Integer Library</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part242.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part244.htm">Next &gt;</a></p><p class="s16" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark281">&zwnj;</a>Integer Library<a name="bookmark433">&zwnj;</a></p><p class="s3" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The Achronix integer library provides macros that use the ACX_MLP72 to perform common integer operations. In addition, the library enables the use of the MLUT logic cell to efficiently implement integer multiplication with programmable logic. To use the library, include the following in the Verilog source code that instantiates any of the integer library macros:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">`include <span style=" color: #036;">&quot;speedster7t/common/acx_integer.sv&quot;</span></p><p style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">`include <span style=" color: #036;">&quot;speedster7t/common/acx_integer.sv&quot;</span></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;"/><p style="padding-top: 7pt;padding-left: 7pt;text-indent: 0pt;text-align: left;">`include <span style=" color: #036;">&quot;speedster7t/common/acx_integer.sv&quot;</span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part244.htm">MLP Registers</a><a class="toc1" href="part245.htm">Clock Enable and Reset</a><a class="toc0" href="part246.htm">Accumulation</a><a class="toc0" href="part247.htm">ACX_INT_MULT</a><a class="toc1" href="part248.htm">Parameters</a><a class="toc1" href="part249.htm">Ports</a><a class="toc1" href="part250.htm">Usage and Inference</a><a class="toc1" href="part251.htm">Architecture</a><a class="toc1" href="part252.htm">Output</a><a class="toc1" href="part253.htm">Instantiation Templates</a><a class="toc2" href="part254.htm">Verilog</a><a class="toc2" href="part255.htm">VHDL</a><a class="toc0" href="part256.htm">ACX_INT_MULT_N</a><a class="toc1" href="part257.htm">Parameters</a><a class="toc1" href="part258.htm">Ports</a><a class="toc2" href="part259.htm">Data Packing</a><a class="toc2" href="part260.htm">Clock Enables</a><a class="toc2" href="part261.htm">Maximum Parallel Multiplications</a><a class="toc1" href="part262.htm">Usage and Inference</a><a class="toc1" href="part263.htm">Instantiation Templates</a><a class="toc2" href="part264.htm">Verilog</a><a class="toc2" href="part265.htm">VHDL</a><a class="toc0" href="part266.htm">ACX_INT_MULT_ADD</a><a class="toc1" href="part267.htm">Parameters</a><a class="toc1" href="part268.htm">Ports</a><a class="toc2" href="part269.htm">Input Packing</a><a class="toc2" href="part270.htm">Maximum Parallel Multiplications</a><a class="toc1" href="part271.htm">Usage and Inference</a><a class="toc1" href="part272.htm">Instantiation Templates</a><a class="toc2" href="part273.htm">Verilog</a><a class="toc2" href="part274.htm">VHDL</a><a class="toc0" href="part275.htm">ACX_INT_RLB_MULT</a><a class="toc1" href="part276.htm">Parameters</a><a class="toc1" href="part277.htm">Ports</a><a class="toc1" href="part278.htm">Usage and Inference</a><a class="toc1" href="part279.htm">Instantiation Templates</a><a class="toc2" href="part280.htm">Verilog</a><a class="toc2" href="part281.htm">VHDL</a><a class="toc0" href="part282.htm">ACX_INT_SQUARE_ADD</a><a class="toc1" href="part283.htm">Parameters</a><a class="toc1" href="part284.htm">Ports</a><a class="toc2" href="part285.htm">Input Packing</a><a class="toc2" href="part286.htm">Maximum Parallel Multiplications</a><a class="toc1" href="part287.htm">Usage and Inference</a><a class="toc1" href="part288.htm">Instantiation Templates</a><a class="toc2" href="part289.htm">Verilog</a><a class="toc2" href="part290.htm">VHDL</a><a class="toc0" href="part291.htm">ACX_INT_COMPLEX_MULT</a><a class="toc1" href="part292.htm">Parameters</a><a class="toc1" href="part293.htm">Ports</a><a class="toc1" href="part294.htm">Usage and Inference</a><a class="toc1" href="part295.htm">Instantiation Templates</a><a class="toc2" href="part296.htm">Verilog</a><a class="toc2" href="part297.htm">VHDL</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part242.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part244.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
