<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-pxa › clock-pxa3xx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock-pxa3xx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/arch/arm/mach-pxa/clock-pxa3xx.c</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/syscore_ops.h&gt;</span>

<span class="cp">#include &lt;mach/smemc.h&gt;</span>
<span class="cp">#include &lt;mach/pxa3xx-regs.h&gt;</span>

<span class="cp">#include &quot;clock.h&quot;</span>

<span class="cm">/* Crystal clock: 13MHz */</span>
<span class="cp">#define BASE_CLK	13000000</span>

<span class="cm">/* Ring Oscillator Clock: 60MHz */</span>
<span class="cp">#define RO_CLK		60000000</span>

<span class="cp">#define ACCR_D0CS	(1 &lt;&lt; 26)</span>
<span class="cp">#define ACCR_PCCE	(1 &lt;&lt; 11)</span>

<span class="cm">/* crystal frequency to HSIO bus frequency multiplier (HSS) */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">hss_mult</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">24</span> <span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Get the clock frequency as reflected by CCSR and the turbo flag.</span>
<span class="cm"> * We assume these values have been applied via a fcs.</span>
<span class="cm"> * If info is not 0 we also display the current settings.</span>
<span class="cm"> */</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">pxa3xx_get_clk_frequency_khz</span><span class="p">(</span><span class="kt">int</span> <span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">acsr</span><span class="p">,</span> <span class="n">xclkcfg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">t</span><span class="p">,</span> <span class="n">xl</span><span class="p">,</span> <span class="n">xn</span><span class="p">,</span> <span class="n">hss</span><span class="p">,</span> <span class="n">ro</span><span class="p">,</span> <span class="n">XL</span><span class="p">,</span> <span class="n">XN</span><span class="p">,</span> <span class="n">CLK</span><span class="p">,</span> <span class="n">HSS</span><span class="p">;</span>

	<span class="cm">/* Read XCLKCFG register turbo bit */</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;mrc</span><span class="se">\t</span><span class="s">p14, 0, %0, c6, c0, 0&quot;</span> <span class="o">:</span> <span class="s">&quot;=r&quot;</span><span class="p">(</span><span class="n">xclkcfg</span><span class="p">));</span>
	<span class="n">t</span> <span class="o">=</span> <span class="n">xclkcfg</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">;</span>

	<span class="n">acsr</span> <span class="o">=</span> <span class="n">ACSR</span><span class="p">;</span>

	<span class="n">xl</span>  <span class="o">=</span> <span class="n">acsr</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
	<span class="n">xn</span>  <span class="o">=</span> <span class="p">(</span><span class="n">acsr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
	<span class="n">hss</span> <span class="o">=</span> <span class="p">(</span><span class="n">acsr</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>

	<span class="n">XL</span> <span class="o">=</span> <span class="n">xl</span> <span class="o">*</span> <span class="n">BASE_CLK</span><span class="p">;</span>
	<span class="n">XN</span> <span class="o">=</span> <span class="n">xn</span> <span class="o">*</span> <span class="n">XL</span><span class="p">;</span>

	<span class="n">ro</span> <span class="o">=</span> <span class="n">acsr</span> <span class="o">&amp;</span> <span class="n">ACCR_D0CS</span><span class="p">;</span>

	<span class="n">CLK</span> <span class="o">=</span> <span class="p">(</span><span class="n">ro</span><span class="p">)</span> <span class="o">?</span> <span class="n">RO_CLK</span> <span class="o">:</span> <span class="p">((</span><span class="n">t</span><span class="p">)</span> <span class="o">?</span> <span class="n">XN</span> <span class="o">:</span> <span class="n">XL</span><span class="p">);</span>
	<span class="n">HSS</span> <span class="o">=</span> <span class="p">(</span><span class="n">ro</span><span class="p">)</span> <span class="o">?</span> <span class="n">RO_CLK</span> <span class="o">:</span> <span class="n">hss_mult</span><span class="p">[</span><span class="n">hss</span><span class="p">]</span> <span class="o">*</span> <span class="n">BASE_CLK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;RO Mode clock: %d.%02dMHz (%sactive)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">RO_CLK</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">,</span> <span class="p">(</span><span class="n">RO_CLK</span> <span class="o">%</span> <span class="mi">1000000</span><span class="p">)</span> <span class="o">/</span> <span class="mi">10000</span><span class="p">,</span>
			<span class="p">(</span><span class="n">ro</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;&quot;</span> <span class="o">:</span> <span class="s">&quot;in&quot;</span><span class="p">);</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Run Mode clock: %d.%02dMHz (*%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">XL</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">,</span> <span class="p">(</span><span class="n">XL</span> <span class="o">%</span> <span class="mi">1000000</span><span class="p">)</span> <span class="o">/</span> <span class="mi">10000</span><span class="p">,</span> <span class="n">xl</span><span class="p">);</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Turbo Mode clock: %d.%02dMHz (*%d, %sactive)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">XN</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">,</span> <span class="p">(</span><span class="n">XN</span> <span class="o">%</span> <span class="mi">1000000</span><span class="p">)</span> <span class="o">/</span> <span class="mi">10000</span><span class="p">,</span> <span class="n">xn</span><span class="p">,</span>
			<span class="p">(</span><span class="n">t</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;&quot;</span> <span class="o">:</span> <span class="s">&quot;in&quot;</span><span class="p">);</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;HSIO bus clock: %d.%02dMHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">HSS</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">,</span> <span class="p">(</span><span class="n">HSS</span> <span class="o">%</span> <span class="mi">1000000</span><span class="p">)</span> <span class="o">/</span> <span class="mi">10000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">CLK</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Return the current AC97 clock frequency.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_pxa3xx_ac97_getrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span> <span class="o">=</span> <span class="mi">312000000</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ac97_div</span><span class="p">;</span>

	<span class="n">ac97_div</span> <span class="o">=</span> <span class="n">AC97_DIV</span><span class="p">;</span>

	<span class="cm">/* This may loose precision for some rates but won&#39;t for the</span>
<span class="cm">	 * standard 24.576MHz.</span>
<span class="cm">	 */</span>
	<span class="n">rate</span> <span class="o">/=</span> <span class="p">(</span><span class="n">ac97_div</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7fff</span><span class="p">;</span>
	<span class="n">rate</span> <span class="o">*=</span> <span class="p">(</span><span class="n">ac97_div</span> <span class="o">&amp;</span> <span class="mh">0xfff</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Return the current HSIO bus clock frequency</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_pxa3xx_hsio_getrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">acsr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hss</span><span class="p">,</span> <span class="n">hsio_clk</span><span class="p">;</span>

	<span class="n">acsr</span> <span class="o">=</span> <span class="n">ACSR</span><span class="p">;</span>

	<span class="n">hss</span> <span class="o">=</span> <span class="p">(</span><span class="n">acsr</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>
	<span class="n">hsio_clk</span> <span class="o">=</span> <span class="p">(</span><span class="n">acsr</span> <span class="o">&amp;</span> <span class="n">ACCR_D0CS</span><span class="p">)</span> <span class="o">?</span> <span class="n">RO_CLK</span> <span class="o">:</span> <span class="n">hss_mult</span><span class="p">[</span><span class="n">hss</span><span class="p">]</span> <span class="o">*</span> <span class="n">BASE_CLK</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">hsio_clk</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* crystal frequency to static memory controller multiplier (SMCFS) */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">smcfs_mult</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">df_clkdiv</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span> <span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_pxa3xx_smemc_getrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">acsr</span> <span class="o">=</span> <span class="n">ACSR</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">memclkcfg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">MEMCLKCFG</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">BASE_CLK</span> <span class="o">*</span> <span class="n">smcfs_mult</span><span class="p">[(</span><span class="n">acsr</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">]</span> <span class="o">/</span>
			<span class="n">df_clkdiv</span><span class="p">[(</span><span class="n">memclkcfg</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">];</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">clk_pxa3xx_cken_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1ul</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">cken</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">cken</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">CKENA</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">CKENB</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">clk_pxa3xx_cken_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1ul</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">cken</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">cken</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">CKENA</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">CKENB</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">clkops</span> <span class="n">clk_pxa3xx_cken_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">clk_pxa3xx_cken_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">clk_pxa3xx_cken_disable</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">clkops</span> <span class="n">clk_pxa3xx_hsio_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">clk_pxa3xx_cken_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">clk_pxa3xx_cken_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">getrate</span>	<span class="o">=</span> <span class="n">clk_pxa3xx_hsio_getrate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">clkops</span> <span class="n">clk_pxa3xx_ac97_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">clk_pxa3xx_cken_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">clk_pxa3xx_cken_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">getrate</span>	<span class="o">=</span> <span class="n">clk_pxa3xx_ac97_getrate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">clkops</span> <span class="n">clk_pxa3xx_smemc_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">clk_pxa3xx_cken_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">clk_pxa3xx_cken_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">getrate</span>	<span class="o">=</span> <span class="n">clk_pxa3xx_smemc_getrate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clk_pout_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">OSCC</span> <span class="o">|=</span> <span class="n">OSCC_PEN</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clk_pout_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">OSCC</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">OSCC_PEN</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">clkops</span> <span class="n">clk_pxa3xx_pout_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">clk_pout_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">clk_pout_disable</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">uint32_t</span> <span class="n">cken</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="k">static</span> <span class="kt">uint32_t</span> <span class="n">accr</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa3xx_clock_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cken</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">CKENA</span><span class="p">;</span>
	<span class="n">cken</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">CKENB</span><span class="p">;</span>
	<span class="n">accr</span> <span class="o">=</span> <span class="n">ACCR</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa3xx_clock_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ACCR</span> <span class="o">=</span> <span class="n">accr</span><span class="p">;</span>
	<span class="n">CKENA</span> <span class="o">=</span> <span class="n">cken</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">CKENB</span> <span class="o">=</span> <span class="n">cken</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define pxa3xx_clock_suspend	NULL</span>
<span class="cp">#define pxa3xx_clock_resume	NULL</span>
<span class="cp">#endif</span>

<span class="k">struct</span> <span class="n">syscore_ops</span> <span class="n">pxa3xx_clock_syscore_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">pxa3xx_clock_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">pxa3xx_clock_resume</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
