
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000479    0.975509 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.048854    1.440096    2.404316    3.379825 ^ _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.440096    0.000610    3.380435 ^ _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.020698    0.737960    1.203551    4.583986 ^ _138_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _074_ (net)
                      0.737960    0.000339    4.584325 ^ _141_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.012182    0.521984    0.357790    4.942115 v _141_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.521984    0.000307    4.942422 v _144_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008487    0.448438    0.962907    5.905330 v _144_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _078_ (net)
                      0.448438    0.000212    5.905541 v _145_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012227    0.887376    0.629418    6.534959 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.887376    0.000385    6.535345 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.535345   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000506   20.975536 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875536   clock uncertainty
                                  0.000000   20.875536   clock reconvergence pessimism
                                 -0.717809   20.157728   library setup time
                                             20.157728   data required time
---------------------------------------------------------------------------------------------
                                             20.157728   data required time
                                             -6.535345   data arrival time
---------------------------------------------------------------------------------------------
                                             13.622384   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005310    0.232745    0.085145    4.085145 ^ ena (in)
                                                         ena (net)
                      0.232745    0.000000    4.085145 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027241    0.822168    0.735479    4.820624 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.822168    0.000771    4.821395 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.039374    0.832798    0.545787    5.367182 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.832798    0.000724    5.367906 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006250    0.922809    0.699345    6.067251 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.922809    0.000090    6.067341 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.067341   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000290   20.975319 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875320   clock uncertainty
                                  0.000000   20.875320   clock reconvergence pessimism
                                 -0.722751   20.152569   library setup time
                                             20.152569   data required time
---------------------------------------------------------------------------------------------
                                             20.152569   data required time
                                             -6.067341   data arrival time
---------------------------------------------------------------------------------------------
                                             14.085228   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005310    0.232745    0.085145    4.085145 ^ ena (in)
                                                         ena (net)
                      0.232745    0.000000    4.085145 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027241    0.822168    0.735479    4.820624 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.822168    0.000771    4.821395 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.039374    0.832798    0.545787    5.367182 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.832798    0.000382    5.367564 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005620    0.577343    0.529194    5.896758 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.577343    0.000121    5.896879 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.896879   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000441   20.975471 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875471   clock uncertainty
                                  0.000000   20.875471   clock reconvergence pessimism
                                 -0.674567   20.200905   library setup time
                                             20.200905   data required time
---------------------------------------------------------------------------------------------
                                             20.200905   data required time
                                             -5.896879   data arrival time
---------------------------------------------------------------------------------------------
                                             14.304026   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005310    0.232745    0.085145    4.085145 ^ ena (in)
                                                         ena (net)
                      0.232745    0.000000    4.085145 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027241    0.822168    0.735479    4.820624 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.822168    0.000771    4.821395 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.039374    0.832798    0.545787    5.367182 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.832798    0.000610    5.367792 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004779    0.542659    0.472181    5.839973 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.542659    0.000103    5.840075 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.840075   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000480   20.975510 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875509   clock uncertainty
                                  0.000000   20.875509   clock reconvergence pessimism
                                 -0.668550   20.206961   library setup time
                                             20.206961   data required time
---------------------------------------------------------------------------------------------
                                             20.206961   data required time
                                             -5.840075   data arrival time
---------------------------------------------------------------------------------------------
                                             14.366885   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005310    0.232745    0.085145    4.085145 ^ ena (in)
                                                         ena (net)
                      0.232745    0.000000    4.085145 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.027241    0.822168    0.735479    4.820624 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.822168    0.000771    4.821395 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.039374    0.832798    0.545787    5.367182 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.832799    0.000866    5.368048 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004033    0.509006    0.477787    5.845834 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.509006    0.000077    5.845911 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.845911   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000171   20.975201 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875200   clock uncertainty
                                  0.000000   20.875200   clock reconvergence pessimism
                                 -0.661592   20.213610   library setup time
                                             20.213610   data required time
---------------------------------------------------------------------------------------------
                                             20.213610   data required time
                                             -5.845911   data arrival time
---------------------------------------------------------------------------------------------
                                             14.367699   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695526    0.001265    5.993192 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090982    0.693524    0.885138    6.878330 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.693531    0.002713    6.881042 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.881042   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000290   20.975319 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875320   clock uncertainty
                                  0.000000   20.875320   clock reconvergence pessimism
                                  0.394626   21.269947   library recovery time
                                             21.269947   data required time
---------------------------------------------------------------------------------------------
                                             21.269947   data required time
                                             -6.881042   data arrival time
---------------------------------------------------------------------------------------------
                                             14.388904   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695526    0.001265    5.993192 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090982    0.693524    0.885138    6.878330 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.693532    0.002808    6.881137 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.881137   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000441   20.975471 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875471   clock uncertainty
                                  0.000000   20.875471   clock reconvergence pessimism
                                  0.394626   21.270098   library recovery time
                                             21.270098   data required time
---------------------------------------------------------------------------------------------
                                             21.270098   data required time
                                             -6.881137   data arrival time
---------------------------------------------------------------------------------------------
                                             14.388960   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695526    0.001265    5.993192 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090982    0.693524    0.885138    6.878330 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.693525    0.002032    6.880362 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.880362   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000480   20.975510 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875509   clock uncertainty
                                  0.000000   20.875509   clock reconvergence pessimism
                                  0.394627   21.270136   library recovery time
                                             21.270136   data required time
---------------------------------------------------------------------------------------------
                                             21.270136   data required time
                                             -6.880362   data arrival time
---------------------------------------------------------------------------------------------
                                             14.389775   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695526    0.001265    5.993192 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090982    0.693524    0.885138    6.878330 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.693524    0.001342    6.879672 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.879672   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000171   20.975201 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875200   clock uncertainty
                                  0.000000   20.875200   clock reconvergence pessimism
                                  0.394627   21.269827   library recovery time
                                             21.269827   data required time
---------------------------------------------------------------------------------------------
                                             21.269827   data required time
                                             -6.879672   data arrival time
---------------------------------------------------------------------------------------------
                                             14.390155   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025338    0.235732    0.103552    0.103552 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000    0.103552 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450554    0.554107 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000388    0.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420534    0.975029 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000171    0.975200 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.025784    0.842717    2.040342    3.015542 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.842717    0.000574    3.016117 ^ _131_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.034540    1.015291    0.781111    3.797228 v _131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _069_ (net)
                      1.015291    0.000652    3.797880 v _133_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.012514    0.963391    0.783329    4.581209 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _071_ (net)
                      0.963391    0.000314    4.581523 ^ _213_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005160    0.671842    0.704994    5.286518 ^ _213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _110_ (net)
                      0.671842    0.000066    5.286583 ^ _214_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004327    0.270968    0.562407    5.848991 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.270968    0.000051    5.849042 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.849042   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203141    0.000780   20.554886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026463    0.168280    0.416417   20.971304 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168281    0.000332   20.971636 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871635   clock uncertainty
                                  0.000000   20.871635   clock reconvergence pessimism
                                 -0.613699   20.257936   library setup time
                                             20.257936   data required time
---------------------------------------------------------------------------------------------
                                             20.257936   data required time
                                             -5.849042   data arrival time
---------------------------------------------------------------------------------------------
                                             14.408894   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695529    0.002433    5.994360 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.994360   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203141    0.000780   20.554886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026463    0.168280    0.416417   20.971304 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168281    0.000565   20.971869 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871868   clock uncertainty
                                  0.000000   20.871868   clock reconvergence pessimism
                                  0.393431   21.265299   library recovery time
                                             21.265299   data required time
---------------------------------------------------------------------------------------------
                                             21.265299   data required time
                                             -5.994360   data arrival time
---------------------------------------------------------------------------------------------
                                             15.270939   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695528    0.002235    5.994162 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.994162   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203141    0.000780   20.554886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026463    0.168280    0.416417   20.971304 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168281    0.000568   20.971872 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871872   clock uncertainty
                                  0.000000   20.871872   clock reconvergence pessimism
                                  0.393431   21.265303   library recovery time
                                             21.265303   data required time
---------------------------------------------------------------------------------------------
                                             21.265303   data required time
                                             -5.994162   data arrival time
---------------------------------------------------------------------------------------------
                                             15.271141   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695527    0.001713    5.993640 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.993640   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203141    0.000780   20.554886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026463    0.168280    0.416417   20.971304 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168281    0.000405   20.971708 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871708   clock uncertainty
                                  0.000000   20.871708   clock reconvergence pessimism
                                  0.393432   21.265141   library recovery time
                                             21.265141   data required time
---------------------------------------------------------------------------------------------
                                             21.265141   data required time
                                             -5.993640   data arrival time
---------------------------------------------------------------------------------------------
                                             15.271500   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695526    0.001355    5.993282 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.993282   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203141    0.000780   20.554886 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026463    0.168280    0.416417   20.971304 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168281    0.000332   20.971636 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.871635   clock uncertainty
                                  0.000000   20.871635   clock reconvergence pessimism
                                  0.393432   21.265066   library recovery time
                                             21.265066   data required time
---------------------------------------------------------------------------------------------
                                             21.265066   data required time
                                             -5.993282   data arrival time
---------------------------------------------------------------------------------------------
                                             15.271784   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006751    0.271620    0.107944    4.107944 ^ rst_n (in)
                                                         rst_n (net)
                      0.271620    0.000000    4.107944 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.038038    1.125924    0.920557    5.028501 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.125924    0.000390    5.028891 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.090444    0.695525    0.963036    5.991927 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.695527    0.001667    5.993594 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.993594   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025338    0.235732    0.103553   20.103554 ^ clk (in)
                                                         clk (net)
                      0.235732    0.000000   20.103554 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048985    0.203140    0.450553   20.554106 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203140    0.000389   20.554495 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029475    0.173681    0.420535   20.975031 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.173681    0.000506   20.975536 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.875536   clock uncertainty
                                  0.000000   20.875536   clock reconvergence pessimism
                                  0.394415   21.269951   library recovery time
                                             21.269951   data required time
---------------------------------------------------------------------------------------------
                                             21.269951   data required time
                                             -5.993594   data arrival time
---------------------------------------------------------------------------------------------
                                             15.276359   slack (MET)



