
Composite.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013044  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000e4c8  080131e4  080131e4  000141e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080216ac  080216ac  0002356c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080216ac  080216ac  000226ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080216b4  080216b4  0002356c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080216b4  080216b4  000226b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080216b8  080216b8  000226b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000056c  20000000  080216bc  00023000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005f38  2000056c  08021c28  0002356c  2**2
                  ALLOC
 10 ._user_heap_stack 00000e04  200064a4  08021c28  000244a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002356c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f05d  00000000  00000000  0002359c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000077c7  00000000  00000000  000525f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002578  00000000  00000000  00059dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001ce1  00000000  00000000  0005c338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002191c  00000000  00000000  0005e019  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00038885  00000000  00000000  0007f935  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aefaa  00000000  00000000  000b81ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00167164  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a05c  00000000  00000000  001671a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00171204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000056c 	.word	0x2000056c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080131cc 	.word	0x080131cc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000570 	.word	0x20000570
 80001dc:	080131cc 	.word	0x080131cc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005c2:	463b      	mov	r3, r7
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005ce:	4b21      	ldr	r3, [pc, #132]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005d0:	4a21      	ldr	r2, [pc, #132]	@ (8000658 <MX_ADC1_Init+0x9c>)
 80005d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005d6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80005da:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005de:	2200      	movs	r2, #0
 80005e0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005ee:	4b19      	ldr	r3, [pc, #100]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005f6:	4b17      	ldr	r3, [pc, #92]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005fc:	4b15      	ldr	r3, [pc, #84]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005fe:	4a17      	ldr	r2, [pc, #92]	@ (800065c <MX_ADC1_Init+0xa0>)
 8000600:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000602:	4b14      	ldr	r3, [pc, #80]	@ (8000654 <MX_ADC1_Init+0x98>)
 8000604:	2200      	movs	r2, #0
 8000606:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000608:	4b12      	ldr	r3, [pc, #72]	@ (8000654 <MX_ADC1_Init+0x98>)
 800060a:	2201      	movs	r2, #1
 800060c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800060e:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <MX_ADC1_Init+0x98>)
 8000610:	2200      	movs	r2, #0
 8000612:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000616:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <MX_ADC1_Init+0x98>)
 8000618:	2201      	movs	r2, #1
 800061a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800061c:	480d      	ldr	r0, [pc, #52]	@ (8000654 <MX_ADC1_Init+0x98>)
 800061e:	f001 fb31 	bl	8001c84 <HAL_ADC_Init>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000628:	f000 fe54 	bl	80012d4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800062c:	2310      	movs	r3, #16
 800062e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000630:	2301      	movs	r3, #1
 8000632:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000634:	2300      	movs	r3, #0
 8000636:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000638:	463b      	mov	r3, r7
 800063a:	4619      	mov	r1, r3
 800063c:	4805      	ldr	r0, [pc, #20]	@ (8000654 <MX_ADC1_Init+0x98>)
 800063e:	f001 fc7f 	bl	8001f40 <HAL_ADC_ConfigChannel>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000648:	f000 fe44 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800064c:	bf00      	nop
 800064e:	3710      	adds	r7, #16
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	20000588 	.word	0x20000588
 8000658:	40012000 	.word	0x40012000
 800065c:	0f000001 	.word	0x0f000001

08000660 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000660:	b480      	push	{r7}
 8000662:	b085      	sub	sp, #20
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a0b      	ldr	r2, [pc, #44]	@ (800069c <HAL_ADC_MspInit+0x3c>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d10d      	bne.n	800068e <HAL_ADC_MspInit+0x2e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	60fb      	str	r3, [r7, #12]
 8000676:	4b0a      	ldr	r3, [pc, #40]	@ (80006a0 <HAL_ADC_MspInit+0x40>)
 8000678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800067a:	4a09      	ldr	r2, [pc, #36]	@ (80006a0 <HAL_ADC_MspInit+0x40>)
 800067c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000680:	6453      	str	r3, [r2, #68]	@ 0x44
 8000682:	4b07      	ldr	r3, [pc, #28]	@ (80006a0 <HAL_ADC_MspInit+0x40>)
 8000684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800068a:	60fb      	str	r3, [r7, #12]
 800068c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800068e:	bf00      	nop
 8000690:	3714      	adds	r7, #20
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	40012000 	.word	0x40012000
 80006a0:	40023800 	.word	0x40023800

080006a4 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80006a8:	4b06      	ldr	r3, [pc, #24]	@ (80006c4 <MX_CRC_Init+0x20>)
 80006aa:	4a07      	ldr	r2, [pc, #28]	@ (80006c8 <MX_CRC_Init+0x24>)
 80006ac:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80006ae:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <MX_CRC_Init+0x20>)
 80006b0:	f001 fffc 	bl	80026ac <HAL_CRC_Init>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80006ba:	f000 fe0b 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	200005d0 	.word	0x200005d0
 80006c8:	40023000 	.word	0x40023000

080006cc <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b085      	sub	sp, #20
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a0b      	ldr	r2, [pc, #44]	@ (8000708 <HAL_CRC_MspInit+0x3c>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d10d      	bne.n	80006fa <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	60fb      	str	r3, [r7, #12]
 80006e2:	4b0a      	ldr	r3, [pc, #40]	@ (800070c <HAL_CRC_MspInit+0x40>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	4a09      	ldr	r2, [pc, #36]	@ (800070c <HAL_CRC_MspInit+0x40>)
 80006e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80006ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ee:	4b07      	ldr	r3, [pc, #28]	@ (800070c <HAL_CRC_MspInit+0x40>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80006fa:	bf00      	nop
 80006fc:	3714      	adds	r7, #20
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	40023000 	.word	0x40023000
 800070c:	40023800 	.word	0x40023800

08000710 <MX_DMA_Init>:
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  *   hdma_memtomem_dma2_stream2
  */
void MX_DMA_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000716:	2300      	movs	r3, #0
 8000718:	607b      	str	r3, [r7, #4]
 800071a:	4b55      	ldr	r3, [pc, #340]	@ (8000870 <MX_DMA_Init+0x160>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071e:	4a54      	ldr	r2, [pc, #336]	@ (8000870 <MX_DMA_Init+0x160>)
 8000720:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000724:	6313      	str	r3, [r2, #48]	@ 0x30
 8000726:	4b52      	ldr	r3, [pc, #328]	@ (8000870 <MX_DMA_Init+0x160>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800072e:	607b      	str	r3, [r7, #4]
 8000730:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000732:	2300      	movs	r3, #0
 8000734:	603b      	str	r3, [r7, #0]
 8000736:	4b4e      	ldr	r3, [pc, #312]	@ (8000870 <MX_DMA_Init+0x160>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073a:	4a4d      	ldr	r2, [pc, #308]	@ (8000870 <MX_DMA_Init+0x160>)
 800073c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000740:	6313      	str	r3, [r2, #48]	@ 0x30
 8000742:	4b4b      	ldr	r3, [pc, #300]	@ (8000870 <MX_DMA_Init+0x160>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 800074e:	4b49      	ldr	r3, [pc, #292]	@ (8000874 <MX_DMA_Init+0x164>)
 8000750:	4a49      	ldr	r2, [pc, #292]	@ (8000878 <MX_DMA_Init+0x168>)
 8000752:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
 8000754:	4b47      	ldr	r3, [pc, #284]	@ (8000874 <MX_DMA_Init+0x164>)
 8000756:	2200      	movs	r2, #0
 8000758:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800075a:	4b46      	ldr	r3, [pc, #280]	@ (8000874 <MX_DMA_Init+0x164>)
 800075c:	2280      	movs	r2, #128	@ 0x80
 800075e:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
 8000760:	4b44      	ldr	r3, [pc, #272]	@ (8000874 <MX_DMA_Init+0x164>)
 8000762:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000766:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 8000768:	4b42      	ldr	r3, [pc, #264]	@ (8000874 <MX_DMA_Init+0x164>)
 800076a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800076e:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000770:	4b40      	ldr	r3, [pc, #256]	@ (8000874 <MX_DMA_Init+0x164>)
 8000772:	2200      	movs	r2, #0
 8000774:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000776:	4b3f      	ldr	r3, [pc, #252]	@ (8000874 <MX_DMA_Init+0x164>)
 8000778:	2200      	movs	r2, #0
 800077a:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 800077c:	4b3d      	ldr	r3, [pc, #244]	@ (8000874 <MX_DMA_Init+0x164>)
 800077e:	2200      	movs	r2, #0
 8000780:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000782:	4b3c      	ldr	r3, [pc, #240]	@ (8000874 <MX_DMA_Init+0x164>)
 8000784:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000788:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800078a:	4b3a      	ldr	r3, [pc, #232]	@ (8000874 <MX_DMA_Init+0x164>)
 800078c:	2204      	movs	r2, #4
 800078e:	625a      	str	r2, [r3, #36]	@ 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000790:	4b38      	ldr	r3, [pc, #224]	@ (8000874 <MX_DMA_Init+0x164>)
 8000792:	2203      	movs	r2, #3
 8000794:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 8000796:	4b37      	ldr	r3, [pc, #220]	@ (8000874 <MX_DMA_Init+0x164>)
 8000798:	2200      	movs	r2, #0
 800079a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800079c:	4b35      	ldr	r3, [pc, #212]	@ (8000874 <MX_DMA_Init+0x164>)
 800079e:	2200      	movs	r2, #0
 80007a0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 80007a2:	4834      	ldr	r0, [pc, #208]	@ (8000874 <MX_DMA_Init+0x164>)
 80007a4:	f001 ffac 	bl	8002700 <HAL_DMA_Init>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_DMA_Init+0xa2>
  {
    Error_Handler();
 80007ae:	f000 fd91 	bl	80012d4 <Error_Handler>
  }

  /* Configure DMA request hdma_memtomem_dma2_stream2 on DMA2_Stream2 */
  hdma_memtomem_dma2_stream2.Instance = DMA2_Stream2;
 80007b2:	4b32      	ldr	r3, [pc, #200]	@ (800087c <MX_DMA_Init+0x16c>)
 80007b4:	4a32      	ldr	r2, [pc, #200]	@ (8000880 <MX_DMA_Init+0x170>)
 80007b6:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream2.Init.Channel = DMA_CHANNEL_0;
 80007b8:	4b30      	ldr	r3, [pc, #192]	@ (800087c <MX_DMA_Init+0x16c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream2.Init.Direction = DMA_MEMORY_TO_MEMORY;
 80007be:	4b2f      	ldr	r3, [pc, #188]	@ (800087c <MX_DMA_Init+0x16c>)
 80007c0:	2280      	movs	r2, #128	@ 0x80
 80007c2:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream2.Init.PeriphInc = DMA_PINC_ENABLE;
 80007c4:	4b2d      	ldr	r3, [pc, #180]	@ (800087c <MX_DMA_Init+0x16c>)
 80007c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007ca:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream2.Init.MemInc = DMA_MINC_ENABLE;
 80007cc:	4b2b      	ldr	r3, [pc, #172]	@ (800087c <MX_DMA_Init+0x16c>)
 80007ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007d2:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream2.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80007d4:	4b29      	ldr	r3, [pc, #164]	@ (800087c <MX_DMA_Init+0x16c>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80007da:	4b28      	ldr	r3, [pc, #160]	@ (800087c <MX_DMA_Init+0x16c>)
 80007dc:	2200      	movs	r2, #0
 80007de:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream2.Init.Mode = DMA_NORMAL;
 80007e0:	4b26      	ldr	r3, [pc, #152]	@ (800087c <MX_DMA_Init+0x16c>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream2.Init.Priority = DMA_PRIORITY_MEDIUM;
 80007e6:	4b25      	ldr	r3, [pc, #148]	@ (800087c <MX_DMA_Init+0x16c>)
 80007e8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007ec:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream2.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80007ee:	4b23      	ldr	r3, [pc, #140]	@ (800087c <MX_DMA_Init+0x16c>)
 80007f0:	2204      	movs	r2, #4
 80007f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hdma_memtomem_dma2_stream2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80007f4:	4b21      	ldr	r3, [pc, #132]	@ (800087c <MX_DMA_Init+0x16c>)
 80007f6:	2203      	movs	r2, #3
 80007f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma_memtomem_dma2_stream2.Init.MemBurst = DMA_MBURST_SINGLE;
 80007fa:	4b20      	ldr	r3, [pc, #128]	@ (800087c <MX_DMA_Init+0x16c>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma_memtomem_dma2_stream2.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000800:	4b1e      	ldr	r3, [pc, #120]	@ (800087c <MX_DMA_Init+0x16c>)
 8000802:	2200      	movs	r2, #0
 8000804:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream2) != HAL_OK)
 8000806:	481d      	ldr	r0, [pc, #116]	@ (800087c <MX_DMA_Init+0x16c>)
 8000808:	f001 ff7a 	bl	8002700 <HAL_DMA_Init>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_DMA_Init+0x106>
  {
    Error_Handler();
 8000812:	f000 fd5f 	bl	80012d4 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000816:	2200      	movs	r2, #0
 8000818:	2105      	movs	r1, #5
 800081a:	200c      	movs	r0, #12
 800081c:	f001 feea 	bl	80025f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000820:	200c      	movs	r0, #12
 8000822:	f001 ff13 	bl	800264c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8000826:	2200      	movs	r2, #0
 8000828:	2105      	movs	r1, #5
 800082a:	200f      	movs	r0, #15
 800082c:	f001 fee2 	bl	80025f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000830:	200f      	movs	r0, #15
 8000832:	f001 ff0b 	bl	800264c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000836:	2200      	movs	r2, #0
 8000838:	2105      	movs	r1, #5
 800083a:	2010      	movs	r0, #16
 800083c:	f001 feda 	bl	80025f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000840:	2010      	movs	r0, #16
 8000842:	f001 ff03 	bl	800264c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8000846:	2200      	movs	r2, #0
 8000848:	2105      	movs	r1, #5
 800084a:	2039      	movs	r0, #57	@ 0x39
 800084c:	f001 fed2 	bl	80025f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000850:	2039      	movs	r0, #57	@ 0x39
 8000852:	f001 fefb 	bl	800264c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8000856:	2200      	movs	r2, #0
 8000858:	2105      	movs	r1, #5
 800085a:	2045      	movs	r0, #69	@ 0x45
 800085c:	f001 feca 	bl	80025f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000860:	2045      	movs	r0, #69	@ 0x45
 8000862:	f001 fef3 	bl	800264c <HAL_NVIC_EnableIRQ>

}
 8000866:	bf00      	nop
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40023800 	.word	0x40023800
 8000874:	200005d8 	.word	0x200005d8
 8000878:	40026410 	.word	0x40026410
 800087c:	20000638 	.word	0x20000638
 8000880:	40026440 	.word	0x40026440

08000884 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000888:	4a0c      	ldr	r2, [pc, #48]	@ (80008bc <MX_FREERTOS_Init+0x38>)
 800088a:	2100      	movs	r1, #0
 800088c:	480c      	ldr	r0, [pc, #48]	@ (80008c0 <MX_FREERTOS_Init+0x3c>)
 800088e:	f00f fa02 	bl	800fc96 <osThreadNew>
 8000892:	4603      	mov	r3, r0
 8000894:	4a0b      	ldr	r2, [pc, #44]	@ (80008c4 <MX_FREERTOS_Init+0x40>)
 8000896:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  LED_TaskHandle = osThreadNew(Start_LED_Task, NULL, &LED_Task_attributes);
 8000898:	4a0b      	ldr	r2, [pc, #44]	@ (80008c8 <MX_FREERTOS_Init+0x44>)
 800089a:	2100      	movs	r1, #0
 800089c:	480b      	ldr	r0, [pc, #44]	@ (80008cc <MX_FREERTOS_Init+0x48>)
 800089e:	f00f f9fa 	bl	800fc96 <osThreadNew>
 80008a2:	4603      	mov	r3, r0
 80008a4:	4a0a      	ldr	r2, [pc, #40]	@ (80008d0 <MX_FREERTOS_Init+0x4c>)
 80008a6:	6013      	str	r3, [r2, #0]
  KeyScan_TaskHandle = osThreadNew(Start_KeyScan_Task, NULL, &KeyScan_Task_attributes);
 80008a8:	4a0a      	ldr	r2, [pc, #40]	@ (80008d4 <MX_FREERTOS_Init+0x50>)
 80008aa:	2100      	movs	r1, #0
 80008ac:	480a      	ldr	r0, [pc, #40]	@ (80008d8 <MX_FREERTOS_Init+0x54>)
 80008ae:	f00f f9f2 	bl	800fc96 <osThreadNew>
 80008b2:	4603      	mov	r3, r0
 80008b4:	4a09      	ldr	r2, [pc, #36]	@ (80008dc <MX_FREERTOS_Init+0x58>)
 80008b6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80008b8:	bf00      	nop
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	0801e240 	.word	0x0801e240
 80008c0:	080008e1 	.word	0x080008e1
 80008c4:	20000778 	.word	0x20000778
 80008c8:	0801e1f8 	.word	0x0801e1f8
 80008cc:	08000961 	.word	0x08000961
 80008d0:	20000770 	.word	0x20000770
 80008d4:	0801e21c 	.word	0x0801e21c
 80008d8:	080009e1 	.word	0x080009e1
 80008dc:	20000774 	.word	0x20000774

080008e0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	static TickType_t lasttick;
	// static uint8_t KeyHidReportFull[KeyHidReportLen+1] = {0};
  static uint8_t ConHidReportFull[ConHidReportLen+1] = {0};
  static uint8_t LastReport = 0;
  volatile uint8_t i = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	73fb      	strb	r3, [r7, #15]

	MX_USB_DEVICE_Init();
 80008ec:	f00c fffc 	bl	800d8e8 <MX_USB_DEVICE_Init>
  ComposedHidReport[0] = KeyHidReportID;
 80008f0:	4b16      	ldr	r3, [pc, #88]	@ (800094c <StartDefaultTask+0x6c>)
 80008f2:	2201      	movs	r2, #1
 80008f4:	701a      	strb	r2, [r3, #0]
  ConHidReportFull[0] = ConHidReportID;
 80008f6:	4b16      	ldr	r3, [pc, #88]	@ (8000950 <StartDefaultTask+0x70>)
 80008f8:	2203      	movs	r2, #3
 80008fa:	701a      	strb	r2, [r3, #0]

  lasttick = xTaskGetTickCount();
 80008fc:	f011 f808 	bl	8011910 <xTaskGetTickCount>
 8000900:	4603      	mov	r3, r0
 8000902:	4a14      	ldr	r2, [pc, #80]	@ (8000954 <StartDefaultTask+0x74>)
 8000904:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  for(;;)
  {
    vTaskDelayUntil(&lasttick, 0x01U); // 每隔 1ms 扫描一次
 8000906:	2101      	movs	r1, #1
 8000908:	4812      	ldr	r0, [pc, #72]	@ (8000954 <StartDefaultTask+0x74>)
 800090a:	f010 fe37 	bl	801157c <vTaskDelayUntil>

    // 发送媒体键
    if (ComposedHidReport[ConHidReportOffset+1] != LastReport)
 800090e:	4b0f      	ldr	r3, [pc, #60]	@ (800094c <StartDefaultTask+0x6c>)
 8000910:	7c5a      	ldrb	r2, [r3, #17]
 8000912:	4b11      	ldr	r3, [pc, #68]	@ (8000958 <StartDefaultTask+0x78>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	429a      	cmp	r2, r3
 8000918:	d011      	beq.n	800093e <StartDefaultTask+0x5e>
    {
      memcpy(&ConHidReportFull[1], &ComposedHidReport[ConHidReportOffset+1], ConHidReportLen);
 800091a:	4b0c      	ldr	r3, [pc, #48]	@ (800094c <StartDefaultTask+0x6c>)
 800091c:	7c5a      	ldrb	r2, [r3, #17]
 800091e:	4b0c      	ldr	r3, [pc, #48]	@ (8000950 <StartDefaultTask+0x70>)
 8000920:	705a      	strb	r2, [r3, #1]
      while (USBD_CUSTOM_HID_SendReport(&hUsbDevice, ConHidReportFull, ConHidReportLen+1)!=USBD_OK);
 8000922:	bf00      	nop
 8000924:	2202      	movs	r2, #2
 8000926:	490a      	ldr	r1, [pc, #40]	@ (8000950 <StartDefaultTask+0x70>)
 8000928:	480c      	ldr	r0, [pc, #48]	@ (800095c <StartDefaultTask+0x7c>)
 800092a:	f00e ff93 	bl	800f854 <USBD_CUSTOM_HID_SendReport>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d1f7      	bne.n	8000924 <StartDefaultTask+0x44>
      LastReport = ConHidReportFull[1];
 8000934:	4b06      	ldr	r3, [pc, #24]	@ (8000950 <StartDefaultTask+0x70>)
 8000936:	785a      	ldrb	r2, [r3, #1]
 8000938:	4b07      	ldr	r3, [pc, #28]	@ (8000958 <StartDefaultTask+0x78>)
 800093a:	701a      	strb	r2, [r3, #0]
      continue;
 800093c:	e004      	b.n	8000948 <StartDefaultTask+0x68>
    }

    // 发送键盘按键
    USBD_CUSTOM_HID_SendReport(&hUsbDevice, ComposedHidReport, KeyHidReportLen+1);
 800093e:	2211      	movs	r2, #17
 8000940:	4902      	ldr	r1, [pc, #8]	@ (800094c <StartDefaultTask+0x6c>)
 8000942:	4806      	ldr	r0, [pc, #24]	@ (800095c <StartDefaultTask+0x7c>)
 8000944:	f00e ff86 	bl	800f854 <USBD_CUSTOM_HID_SendReport>
    vTaskDelayUntil(&lasttick, 0x01U); // 每隔 1ms 扫描一次
 8000948:	e7dd      	b.n	8000906 <StartDefaultTask+0x26>
 800094a:	bf00      	nop
 800094c:	20000698 	.word	0x20000698
 8000950:	2000077c 	.word	0x2000077c
 8000954:	20000780 	.word	0x20000780
 8000958:	20000784 	.word	0x20000784
 800095c:	200014c8 	.word	0x200014c8

08000960 <Start_LED_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void Start_LED_Task(void *argument)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af02      	add	r7, sp, #8
 8000966:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_LED_Task */

  HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin, GPIO_PIN_RESET);
 8000968:	2200      	movs	r2, #0
 800096a:	2140      	movs	r1, #64	@ 0x40
 800096c:	4818      	ldr	r0, [pc, #96]	@ (80009d0 <Start_LED_Task+0x70>)
 800096e:	f003 f8db 	bl	8003b28 <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
    HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 8000972:	2140      	movs	r1, #64	@ 0x40
 8000974:	4816      	ldr	r0, [pc, #88]	@ (80009d0 <Start_LED_Task+0x70>)
 8000976:	f003 f903 	bl	8003b80 <HAL_GPIO_TogglePin>
    // CDC_Transmit(0,dat,4);
    //HAL_GPIO_TogglePin(LED2_GPIO_Port,LED2_Pin);
    if(LED2_Blink_Int == LED2_Blink_OFF){
 800097a:	4b16      	ldr	r3, [pc, #88]	@ (80009d4 <Start_LED_Task+0x74>)
 800097c:	881b      	ldrh	r3, [r3, #0]
 800097e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000982:	4293      	cmp	r3, r2
 8000984:	d109      	bne.n	800099a <Start_LED_Task+0x3a>
      HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000986:	2201      	movs	r2, #1
 8000988:	2140      	movs	r1, #64	@ 0x40
 800098a:	4811      	ldr	r0, [pc, #68]	@ (80009d0 <Start_LED_Task+0x70>)
 800098c:	f003 f8cc 	bl	8003b28 <HAL_GPIO_WritePin>
      osDelay(1000);
 8000990:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000994:	f00f fa11 	bl	800fdba <osDelay>
      continue;
 8000998:	e019      	b.n	80009ce <Start_LED_Task+0x6e>
    }

    osDelay((uint32_t)LED2_Blink_Int);
 800099a:	4b0e      	ldr	r3, [pc, #56]	@ (80009d4 <Start_LED_Task+0x74>)
 800099c:	881b      	ldrh	r3, [r3, #0]
 800099e:	4618      	mov	r0, r3
 80009a0:	f00f fa0b 	bl	800fdba <osDelay>


    if (if_show_pic){
 80009a4:	4b0c      	ldr	r3, [pc, #48]	@ (80009d8 <Start_LED_Task+0x78>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d00d      	beq.n	80009c8 <Start_LED_Task+0x68>
        LCD_ShowPicture(0,10,240,91,gImage_DOG);
 80009ac:	4b0b      	ldr	r3, [pc, #44]	@ (80009dc <Start_LED_Task+0x7c>)
 80009ae:	9300      	str	r3, [sp, #0]
 80009b0:	235b      	movs	r3, #91	@ 0x5b
 80009b2:	22f0      	movs	r2, #240	@ 0xf0
 80009b4:	210a      	movs	r1, #10
 80009b6:	2000      	movs	r0, #0
 80009b8:	f00b f88c 	bl	800bad4 <LCD_ShowPicture>
        if_show_pic = 0;
 80009bc:	4b06      	ldr	r3, [pc, #24]	@ (80009d8 <Start_LED_Task+0x78>)
 80009be:	2200      	movs	r2, #0
 80009c0:	701a      	strb	r2, [r3, #0]
        DRAW_FRAME(0);
 80009c2:	2000      	movs	r0, #0
 80009c4:	f000 f832 	bl	8000a2c <DRAW_FRAME>
    }

    DRAW_DATA(0);
 80009c8:	2000      	movs	r0, #0
 80009ca:	f000 f891 	bl	8000af0 <DRAW_DATA>
    HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 80009ce:	e7d0      	b.n	8000972 <Start_LED_Task+0x12>
 80009d0:	40020000 	.word	0x40020000
 80009d4:	2000000e 	.word	0x2000000e
 80009d8:	20000000 	.word	0x20000000
 80009dc:	08013758 	.word	0x08013758

080009e0 <Start_KeyScan_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void Start_KeyScan_Task(void *argument)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_KeyScan_Task */
  static TickType_t lasttick;
  static uint8_t ScanCount = 0;

  lasttick = xTaskGetTickCount();
 80009e8:	f010 ff92 	bl	8011910 <xTaskGetTickCount>
 80009ec:	4603      	mov	r3, r0
 80009ee:	4a0c      	ldr	r2, [pc, #48]	@ (8000a20 <Start_KeyScan_Task+0x40>)
 80009f0:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  for(;;)
  {
    vTaskDelayUntil(&lasttick, 0x01U); // 每隔 1ms 扫描一次
 80009f2:	2101      	movs	r1, #1
 80009f4:	480a      	ldr	r0, [pc, #40]	@ (8000a20 <Start_KeyScan_Task+0x40>)
 80009f6:	f010 fdc1 	bl	801157c <vTaskDelayUntil>

    /* 每轮扫描扫描 ScanCountPerms 次 */
    for ( ScanCount = 0; ScanCount < ScanCountPerms; ScanCount++)
 80009fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000a24 <Start_KeyScan_Task+0x44>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	701a      	strb	r2, [r3, #0]
 8000a00:	e008      	b.n	8000a14 <Start_KeyScan_Task+0x34>
    {
      SingleScan(&ComposedHidReport[1]);// 每轮扫描大概需要 1/10 ms
 8000a02:	4809      	ldr	r0, [pc, #36]	@ (8000a28 <Start_KeyScan_Task+0x48>)
 8000a04:	f00b fa4c 	bl	800bea0 <SingleScan>
    for ( ScanCount = 0; ScanCount < ScanCountPerms; ScanCount++)
 8000a08:	4b06      	ldr	r3, [pc, #24]	@ (8000a24 <Start_KeyScan_Task+0x44>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	b2da      	uxtb	r2, r3
 8000a10:	4b04      	ldr	r3, [pc, #16]	@ (8000a24 <Start_KeyScan_Task+0x44>)
 8000a12:	701a      	strb	r2, [r3, #0]
 8000a14:	4b03      	ldr	r3, [pc, #12]	@ (8000a24 <Start_KeyScan_Task+0x44>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	2b02      	cmp	r3, #2
 8000a1a:	d9f2      	bls.n	8000a02 <Start_KeyScan_Task+0x22>
    vTaskDelayUntil(&lasttick, 0x01U); // 每隔 1ms 扫描一次
 8000a1c:	e7e9      	b.n	80009f2 <Start_KeyScan_Task+0x12>
 8000a1e:	bf00      	nop
 8000a20:	20000788 	.word	0x20000788
 8000a24:	2000078c 	.word	0x2000078c
 8000a28:	20000699 	.word	0x20000699

08000a2c <DRAW_FRAME>:
#define FRAME_COLOR_0 GRAYBLUE
#define CMD_IN_COLOR (HEX_DISP) ? BLUE:GREEN
#define CMD_OUT_COLOR (HEX_DISP) ? MAGENTA:RED

void DRAW_FRAME(uint8_t mode)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b086      	sub	sp, #24
 8000a30:	af04      	add	r7, sp, #16
 8000a32:	4603      	mov	r3, r0
 8000a34:	71fb      	strb	r3, [r7, #7]
  // uint8_t pos;

  switch (mode)
 8000a36:	79fb      	ldrb	r3, [r7, #7]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d14e      	bne.n	8000ada <DRAW_FRAME+0xae>
  {
    case 0:
      /* 进出指令框 */
      LCD_DrawLine(0,MODE_0_START_X, 240,MODE_0_START_X, FRAME_COLOR_0);      // 命令行下方横线
 8000a3c:	f245 4358 	movw	r3, #21592	@ 0x5458
 8000a40:	9300      	str	r3, [sp, #0]
 8000a42:	23ff      	movs	r3, #255	@ 0xff
 8000a44:	22f0      	movs	r2, #240	@ 0xf0
 8000a46:	21ff      	movs	r1, #255	@ 0xff
 8000a48:	2000      	movs	r0, #0
 8000a4a:	f00a fdbe 	bl	800b5ca <LCD_DrawLine>
      LCD_DrawLine(0,DOG_END+2, 240,DOG_END+2, FRAME_COLOR_0);                // 命令行顶横线
 8000a4e:	f245 4358 	movw	r3, #21592	@ 0x5458
 8000a52:	9300      	str	r3, [sp, #0]
 8000a54:	2367      	movs	r3, #103	@ 0x67
 8000a56:	22f0      	movs	r2, #240	@ 0xf0
 8000a58:	2167      	movs	r1, #103	@ 0x67
 8000a5a:	2000      	movs	r0, #0
 8000a5c:	f00a fdb5 	bl	800b5ca <LCD_DrawLine>
      LCD_DrawLine(0,DOG_END+2, 0,MODE_0_START_X - 1, FRAME_COLOR_0);         // 命令行左侧横线
 8000a60:	f245 4358 	movw	r3, #21592	@ 0x5458
 8000a64:	9300      	str	r3, [sp, #0]
 8000a66:	23fe      	movs	r3, #254	@ 0xfe
 8000a68:	2200      	movs	r2, #0
 8000a6a:	2167      	movs	r1, #103	@ 0x67
 8000a6c:	2000      	movs	r0, #0
 8000a6e:	f00a fdac 	bl	800b5ca <LCD_DrawLine>
      LCD_DrawLine(239,DOG_END+2, 239,MODE_0_START_X - 1, FRAME_COLOR_0);     // 命令行右侧横线
 8000a72:	f245 4358 	movw	r3, #21592	@ 0x5458
 8000a76:	9300      	str	r3, [sp, #0]
 8000a78:	23fe      	movs	r3, #254	@ 0xfe
 8000a7a:	22ef      	movs	r2, #239	@ 0xef
 8000a7c:	2167      	movs	r1, #103	@ 0x67
 8000a7e:	20ef      	movs	r0, #239	@ 0xef
 8000a80:	f00a fda3 	bl	800b5ca <LCD_DrawLine>

      /* 串口参数显示 */
      LCD_ShowString(20,MODE_0_START_X+3,"BaadRate:",WHITE,BLACK,24,0);// 字高24
 8000a84:	2300      	movs	r3, #0
 8000a86:	9302      	str	r3, [sp, #8]
 8000a88:	2318      	movs	r3, #24
 8000a8a:	9301      	str	r3, [sp, #4]
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	9300      	str	r3, [sp, #0]
 8000a90:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a94:	4a13      	ldr	r2, [pc, #76]	@ (8000ae4 <DRAW_FRAME+0xb8>)
 8000a96:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8000a9a:	2014      	movs	r0, #20
 8000a9c:	f00a fefa 	bl	800b894 <LCD_ShowString>
      LCD_ShowString(30,MODE_0_START_X+27,"TX:",WHITE,BLACK,16,0);// 字高16
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	9302      	str	r3, [sp, #8]
 8000aa4:	2310      	movs	r3, #16
 8000aa6:	9301      	str	r3, [sp, #4]
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	9300      	str	r3, [sp, #0]
 8000aac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ab0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ae8 <DRAW_FRAME+0xbc>)
 8000ab2:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8000ab6:	201e      	movs	r0, #30
 8000ab8:	f00a feec 	bl	800b894 <LCD_ShowString>
      LCD_ShowString(133,MODE_0_START_X+27,"RX:",WHITE,BLACK,16,0);// 字高16
 8000abc:	2300      	movs	r3, #0
 8000abe:	9302      	str	r3, [sp, #8]
 8000ac0:	2310      	movs	r3, #16
 8000ac2:	9301      	str	r3, [sp, #4]
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	9300      	str	r3, [sp, #0]
 8000ac8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000acc:	4a07      	ldr	r2, [pc, #28]	@ (8000aec <DRAW_FRAME+0xc0>)
 8000ace:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8000ad2:	2085      	movs	r0, #133	@ 0x85
 8000ad4:	f00a fede 	bl	800b894 <LCD_ShowString>
      break;
 8000ad8:	e000      	b.n	8000adc <DRAW_FRAME+0xb0>

    default:
      break;
 8000ada:	bf00      	nop
  }

}
 8000adc:	bf00      	nop
 8000ade:	3708      	adds	r7, #8
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	0801320c 	.word	0x0801320c
 8000ae8:	08013218 	.word	0x08013218
 8000aec:	0801321c 	.word	0x0801321c

08000af0 <DRAW_DATA>:

void DRAW_DATA(uint8_t mode)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b08e      	sub	sp, #56	@ 0x38
 8000af4:	af04      	add	r7, sp, #16
 8000af6:	4603      	mov	r3, r0
 8000af8:	71fb      	strb	r3, [r7, #7]
  uint8_t pos, i;
  uint8_t temp_word[3*MAX_DISP_HEX+4] = {'\0'}; //! 需要保证这个长度至少为 (3 * MAX_DISP_HEX + 4)才能保证正常刷新
 8000afa:	f107 0308 	add.w	r3, r7, #8
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	605a      	str	r2, [r3, #4]
 8000b04:	609a      	str	r2, [r3, #8]
 8000b06:	60da      	str	r2, [r3, #12]
 8000b08:	611a      	str	r2, [r3, #16]
 8000b0a:	615a      	str	r2, [r3, #20]
 8000b0c:	619a      	str	r2, [r3, #24]

  extern _Bool HEX_DISP; // 当前是否按照16进制格式显示

  switch (mode)
 8000b0e:	79fb      	ldrb	r3, [r7, #7]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	f040 80df 	bne.w	8000cd4 <DRAW_DATA+0x1e4>
  {
    case 0x00:
      LCD_ShowIntNum(129, MODE_0_START_X+3, huart6.Init.BaudRate, 7, WHITE, BLACK, 24);
 8000b16:	4b72      	ldr	r3, [pc, #456]	@ (8000ce0 <DRAW_DATA+0x1f0>)
 8000b18:	685a      	ldr	r2, [r3, #4]
 8000b1a:	2318      	movs	r3, #24
 8000b1c:	9302      	str	r3, [sp, #8]
 8000b1e:	2300      	movs	r3, #0
 8000b20:	9301      	str	r3, [sp, #4]
 8000b22:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b26:	9300      	str	r3, [sp, #0]
 8000b28:	2307      	movs	r3, #7
 8000b2a:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8000b2e:	2081      	movs	r0, #129	@ 0x81
 8000b30:	f00a ff56 	bl	800b9e0 <LCD_ShowIntNum>
      LCD_ShowIntNum(54, MODE_0_START_X+27, TX_CNT, 5, WHITE, BLACK, 16);
 8000b34:	4b6b      	ldr	r3, [pc, #428]	@ (8000ce4 <DRAW_DATA+0x1f4>)
 8000b36:	881b      	ldrh	r3, [r3, #0]
 8000b38:	461a      	mov	r2, r3
 8000b3a:	2310      	movs	r3, #16
 8000b3c:	9302      	str	r3, [sp, #8]
 8000b3e:	2300      	movs	r3, #0
 8000b40:	9301      	str	r3, [sp, #4]
 8000b42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b46:	9300      	str	r3, [sp, #0]
 8000b48:	2305      	movs	r3, #5
 8000b4a:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8000b4e:	2036      	movs	r0, #54	@ 0x36
 8000b50:	f00a ff46 	bl	800b9e0 <LCD_ShowIntNum>
      LCD_ShowIntNum(157, MODE_0_START_X+27, RX_CNT, 5, WHITE, BLACK, 16);
 8000b54:	4b64      	ldr	r3, [pc, #400]	@ (8000ce8 <DRAW_DATA+0x1f8>)
 8000b56:	881b      	ldrh	r3, [r3, #0]
 8000b58:	461a      	mov	r2, r3
 8000b5a:	2310      	movs	r3, #16
 8000b5c:	9302      	str	r3, [sp, #8]
 8000b5e:	2300      	movs	r3, #0
 8000b60:	9301      	str	r3, [sp, #4]
 8000b62:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b66:	9300      	str	r3, [sp, #0]
 8000b68:	2305      	movs	r3, #5
 8000b6a:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8000b6e:	209d      	movs	r0, #157	@ 0x9d
 8000b70:	f00a ff36 	bl	800b9e0 <LCD_ShowIntNum>

      // LCD_Fill(1,DOG_END+3,238,MODE_0_START_X-1,BLACK);
      /* 进出指令显示 */
      for ( i = 0; i < MAX_DISP_ROW; i++)
 8000b74:	2300      	movs	r3, #0
 8000b76:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000b7a:	e0a5      	b.n	8000cc8 <DRAW_DATA+0x1d8>
      {
        if (i > CMD_POINTER-1){
 8000b7c:	4b5b      	ldr	r3, [pc, #364]	@ (8000cec <DRAW_DATA+0x1fc>)
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8000b84:	429a      	cmp	r2, r3
 8000b86:	d309      	bcc.n	8000b9c <DRAW_DATA+0xac>
          pos = MAX_DISP_ROW - i - 1 + CMD_POINTER;
 8000b88:	4b58      	ldr	r3, [pc, #352]	@ (8000cec <DRAW_DATA+0x1fc>)
 8000b8a:	781a      	ldrb	r2, [r3, #0]
 8000b8c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000b90:	1ad3      	subs	r3, r2, r3
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	3306      	adds	r3, #6
 8000b96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000b9a:	e008      	b.n	8000bae <DRAW_DATA+0xbe>
        }
        else{
          pos = CMD_POINTER - i - 1;
 8000b9c:	4b53      	ldr	r3, [pc, #332]	@ (8000cec <DRAW_DATA+0x1fc>)
 8000b9e:	781a      	ldrb	r2, [r3, #0]
 8000ba0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000ba4:	1ad3      	subs	r3, r2, r3
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	3b01      	subs	r3, #1
 8000baa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (CMD_DIR[pos] != 0)
 8000bae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bb2:	4a4f      	ldr	r2, [pc, #316]	@ (8000cf0 <DRAW_DATA+0x200>)
 8000bb4:	5cd3      	ldrb	r3, [r2, r3]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d07e      	beq.n	8000cb8 <DRAW_DATA+0x1c8>
        {
          if (HEX_DISP)
 8000bba:	4b4e      	ldr	r3, [pc, #312]	@ (8000cf4 <DRAW_DATA+0x204>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d03e      	beq.n	8000c40 <DRAW_DATA+0x150>
          {
            memset(temp_word, ' ', sizeof(temp_word)-1);
 8000bc2:	f107 0308 	add.w	r3, r7, #8
 8000bc6:	221b      	movs	r2, #27
 8000bc8:	2120      	movs	r1, #32
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f011 fe80 	bl	80128d0 <memset>
            temp_word[0] = '\0';
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	723b      	strb	r3, [r7, #8]
            for (uint8_t j = 0; j < MAX_DISP_HEX + 1; j++)
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8000bda:	e020      	b.n	8000c1e <DRAW_DATA+0x12e>
            {
              if(j+1 > CMD_LEN[pos] ) break;
 8000bdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000be0:	4a45      	ldr	r2, [pc, #276]	@ (8000cf8 <DRAW_DATA+0x208>)
 8000be2:	5cd3      	ldrb	r3, [r2, r3]
 8000be4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d21d      	bcs.n	8000c28 <DRAW_DATA+0x138>
              sprintf((char *) temp_word, "%s %02X",(char *) temp_word, CMD_BUFFER[pos][j]);
 8000bec:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000bf0:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 8000bf4:	4841      	ldr	r0, [pc, #260]	@ (8000cfc <DRAW_DATA+0x20c>)
 8000bf6:	4613      	mov	r3, r2
 8000bf8:	009b      	lsls	r3, r3, #2
 8000bfa:	4413      	add	r3, r2
 8000bfc:	009a      	lsls	r2, r3, #2
 8000bfe:	4413      	add	r3, r2
 8000c00:	4403      	add	r3, r0
 8000c02:	440b      	add	r3, r1
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	f107 0208 	add.w	r2, r7, #8
 8000c0a:	f107 0008 	add.w	r0, r7, #8
 8000c0e:	493c      	ldr	r1, [pc, #240]	@ (8000d00 <DRAW_DATA+0x210>)
 8000c10:	f011 fe3c 	bl	801288c <siprintf>
            for (uint8_t j = 0; j < MAX_DISP_HEX + 1; j++)
 8000c14:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000c18:	3301      	adds	r3, #1
 8000c1a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8000c1e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000c22:	2b08      	cmp	r3, #8
 8000c24:	d9da      	bls.n	8000bdc <DRAW_DATA+0xec>
 8000c26:	e000      	b.n	8000c2a <DRAW_DATA+0x13a>
              if(j+1 > CMD_LEN[pos] ) break;
 8000c28:	bf00      	nop
            }
            temp_word[strlen((char *) temp_word)] = ' ';
 8000c2a:	f107 0308 	add.w	r3, r7, #8
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f7ff fad6 	bl	80001e0 <strlen>
 8000c34:	4603      	mov	r3, r0
 8000c36:	3328      	adds	r3, #40	@ 0x28
 8000c38:	443b      	add	r3, r7
 8000c3a:	2220      	movs	r2, #32
 8000c3c:	f803 2c20 	strb.w	r2, [r3, #-32]
          }

          LCD_ShowString_CL(2,                                             // x
 8000c40:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000c44:	b29b      	uxth	r3, r3
 8000c46:	461a      	mov	r2, r3
 8000c48:	0092      	lsls	r2, r2, #2
 8000c4a:	4413      	add	r3, r2
 8000c4c:	009b      	lsls	r3, r3, #2
 8000c4e:	b29b      	uxth	r3, r3
 8000c50:	3369      	adds	r3, #105	@ 0x69
 8000c52:	b299      	uxth	r1, r3
              DOG_END + 4 + 20*i,                                       // y
              (HEX_DISP) ? (const uint8_t *) &temp_word[1]:(const uint8_t *) CMD_BUFFER[pos],
 8000c54:	4b27      	ldr	r3, [pc, #156]	@ (8000cf4 <DRAW_DATA+0x204>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
          LCD_ShowString_CL(2,                                             // x
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d003      	beq.n	8000c64 <DRAW_DATA+0x174>
 8000c5c:	f107 0308 	add.w	r3, r7, #8
 8000c60:	1c5a      	adds	r2, r3, #1
 8000c62:	e008      	b.n	8000c76 <DRAW_DATA+0x186>
              (HEX_DISP) ? (const uint8_t *) &temp_word[1]:(const uint8_t *) CMD_BUFFER[pos],
 8000c64:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
          LCD_ShowString_CL(2,                                             // x
 8000c68:	4613      	mov	r3, r2
 8000c6a:	009b      	lsls	r3, r3, #2
 8000c6c:	4413      	add	r3, r2
 8000c6e:	009a      	lsls	r2, r3, #2
 8000c70:	4413      	add	r3, r2
 8000c72:	4a22      	ldr	r2, [pc, #136]	@ (8000cfc <DRAW_DATA+0x20c>)
 8000c74:	441a      	add	r2, r3
              (CMD_DIR[pos] == 1) ? CMD_IN_COLOR : CMD_OUT_COLOR ,      // 字符颜色
 8000c76:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c7a:	481d      	ldr	r0, [pc, #116]	@ (8000cf0 <DRAW_DATA+0x200>)
 8000c7c:	5cc3      	ldrb	r3, [r0, r3]
          LCD_ShowString_CL(2,                                             // x
 8000c7e:	2b01      	cmp	r3, #1
 8000c80:	d108      	bne.n	8000c94 <DRAW_DATA+0x1a4>
              (CMD_DIR[pos] == 1) ? CMD_IN_COLOR : CMD_OUT_COLOR ,      // 字符颜色
 8000c82:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf4 <DRAW_DATA+0x204>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
          LCD_ShowString_CL(2,                                             // x
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <DRAW_DATA+0x19e>
 8000c8a:	231f      	movs	r3, #31
 8000c8c:	e00b      	b.n	8000ca6 <DRAW_DATA+0x1b6>
 8000c8e:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000c92:	e008      	b.n	8000ca6 <DRAW_DATA+0x1b6>
              (CMD_DIR[pos] == 1) ? CMD_IN_COLOR : CMD_OUT_COLOR ,      // 字符颜色
 8000c94:	4b17      	ldr	r3, [pc, #92]	@ (8000cf4 <DRAW_DATA+0x204>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
          LCD_ShowString_CL(2,                                             // x
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d002      	beq.n	8000ca2 <DRAW_DATA+0x1b2>
 8000c9c:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8000ca0:	e001      	b.n	8000ca6 <DRAW_DATA+0x1b6>
 8000ca2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	9002      	str	r0, [sp, #8]
 8000caa:	2010      	movs	r0, #16
 8000cac:	9001      	str	r0, [sp, #4]
 8000cae:	2000      	movs	r0, #0
 8000cb0:	9000      	str	r0, [sp, #0]
 8000cb2:	2002      	movs	r0, #2
 8000cb4:	f00a fe23 	bl	800b8fe <LCD_ShowString_CL>
              BLACK,16,0);
        }

        osDelay(1); // 每行刷新延迟一些来为按键服务
 8000cb8:	2001      	movs	r0, #1
 8000cba:	f00f f87e 	bl	800fdba <osDelay>
      for ( i = 0; i < MAX_DISP_ROW; i++)
 8000cbe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000cc2:	3301      	adds	r3, #1
 8000cc4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000cc8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000ccc:	2b06      	cmp	r3, #6
 8000cce:	f67f af55 	bls.w	8000b7c <DRAW_DATA+0x8c>
      }
      break;
 8000cd2:	e000      	b.n	8000cd6 <DRAW_DATA+0x1e6>

    default:
      break;
 8000cd4:	bf00      	nop
  }
}
 8000cd6:	bf00      	nop
 8000cd8:	3728      	adds	r7, #40	@ 0x28
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	200009e8 	.word	0x200009e8
 8000ce4:	2000076c 	.word	0x2000076c
 8000ce8:	2000076e 	.word	0x2000076e
 8000cec:	2000076b 	.word	0x2000076b
 8000cf0:	20000764 	.word	0x20000764
 8000cf4:	20001056 	.word	0x20001056
 8000cf8:	2000075c 	.word	0x2000075c
 8000cfc:	200006ac 	.word	0x200006ac
 8000d00:	08013220 	.word	0x08013220

08000d04 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b08a      	sub	sp, #40	@ 0x28
 8000d08:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d0a:	f107 0314 	add.w	r3, r7, #20
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
 8000d12:	605a      	str	r2, [r3, #4]
 8000d14:	609a      	str	r2, [r3, #8]
 8000d16:	60da      	str	r2, [r3, #12]
 8000d18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	613b      	str	r3, [r7, #16]
 8000d1e:	4b8b      	ldr	r3, [pc, #556]	@ (8000f4c <MX_GPIO_Init+0x248>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d22:	4a8a      	ldr	r2, [pc, #552]	@ (8000f4c <MX_GPIO_Init+0x248>)
 8000d24:	f043 0304 	orr.w	r3, r3, #4
 8000d28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d2a:	4b88      	ldr	r3, [pc, #544]	@ (8000f4c <MX_GPIO_Init+0x248>)
 8000d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d2e:	f003 0304 	and.w	r3, r3, #4
 8000d32:	613b      	str	r3, [r7, #16]
 8000d34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d36:	2300      	movs	r3, #0
 8000d38:	60fb      	str	r3, [r7, #12]
 8000d3a:	4b84      	ldr	r3, [pc, #528]	@ (8000f4c <MX_GPIO_Init+0x248>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3e:	4a83      	ldr	r2, [pc, #524]	@ (8000f4c <MX_GPIO_Init+0x248>)
 8000d40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d46:	4b81      	ldr	r3, [pc, #516]	@ (8000f4c <MX_GPIO_Init+0x248>)
 8000d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d4e:	60fb      	str	r3, [r7, #12]
 8000d50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d52:	2300      	movs	r3, #0
 8000d54:	60bb      	str	r3, [r7, #8]
 8000d56:	4b7d      	ldr	r3, [pc, #500]	@ (8000f4c <MX_GPIO_Init+0x248>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5a:	4a7c      	ldr	r2, [pc, #496]	@ (8000f4c <MX_GPIO_Init+0x248>)
 8000d5c:	f043 0301 	orr.w	r3, r3, #1
 8000d60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d62:	4b7a      	ldr	r3, [pc, #488]	@ (8000f4c <MX_GPIO_Init+0x248>)
 8000d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d66:	f003 0301 	and.w	r3, r3, #1
 8000d6a:	60bb      	str	r3, [r7, #8]
 8000d6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d6e:	2300      	movs	r3, #0
 8000d70:	607b      	str	r3, [r7, #4]
 8000d72:	4b76      	ldr	r3, [pc, #472]	@ (8000f4c <MX_GPIO_Init+0x248>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d76:	4a75      	ldr	r2, [pc, #468]	@ (8000f4c <MX_GPIO_Init+0x248>)
 8000d78:	f043 0302 	orr.w	r3, r3, #2
 8000d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d7e:	4b73      	ldr	r3, [pc, #460]	@ (8000f4c <MX_GPIO_Init+0x248>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d82:	f003 0302 	and.w	r3, r3, #2
 8000d86:	607b      	str	r3, [r7, #4]
 8000d88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	603b      	str	r3, [r7, #0]
 8000d8e:	4b6f      	ldr	r3, [pc, #444]	@ (8000f4c <MX_GPIO_Init+0x248>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d92:	4a6e      	ldr	r2, [pc, #440]	@ (8000f4c <MX_GPIO_Init+0x248>)
 8000d94:	f043 0308 	orr.w	r3, r3, #8
 8000d98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d9a:	4b6c      	ldr	r3, [pc, #432]	@ (8000f4c <MX_GPIO_Init+0x248>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	f003 0308 	and.w	r3, r3, #8
 8000da2:	603b      	str	r3, [r7, #0]
 8000da4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ROW4_Pin|ROW2_Pin, GPIO_PIN_SET);
 8000da6:	2201      	movs	r2, #1
 8000da8:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 8000dac:	4868      	ldr	r0, [pc, #416]	@ (8000f50 <MX_GPIO_Init+0x24c>)
 8000dae:	f002 febb 	bl	8003b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ROW5_Pin|LED1_Pin|LED2_Pin|ROW1_Pin, GPIO_PIN_SET);
 8000db2:	2201      	movs	r2, #1
 8000db4:	f248 01c1 	movw	r1, #32961	@ 0x80c1
 8000db8:	4866      	ldr	r0, [pc, #408]	@ (8000f54 <MX_GPIO_Init+0x250>)
 8000dba:	f002 feb5 	bl	8003b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_14, GPIO_PIN_RESET);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 8000dc4:	4864      	ldr	r0, [pc, #400]	@ (8000f58 <MX_GPIO_Init+0x254>)
 8000dc6:	f002 feaf 	bl	8003b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dd0:	485f      	ldr	r0, [pc, #380]	@ (8000f50 <MX_GPIO_Init+0x24c>)
 8000dd2:	f002 fea9 	bl	8003b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, GPIO_PIN_SET);
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	2120      	movs	r1, #32
 8000dda:	485f      	ldr	r0, [pc, #380]	@ (8000f58 <MX_GPIO_Init+0x254>)
 8000ddc:	f002 fea4 	bl	8003b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ROW4_Pin;
 8000de0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000de4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de6:	2301      	movs	r3, #1
 8000de8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dea:	2301      	movs	r3, #1
 8000dec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dee:	2300      	movs	r3, #0
 8000df0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ROW4_GPIO_Port, &GPIO_InitStruct);
 8000df2:	f107 0314 	add.w	r3, r7, #20
 8000df6:	4619      	mov	r1, r3
 8000df8:	4855      	ldr	r0, [pc, #340]	@ (8000f50 <MX_GPIO_Init+0x24c>)
 8000dfa:	f002 fae1 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1
                           PC2 PC3 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8000dfe:	f24c 033f 	movw	r3, #49215	@ 0xc03f
 8000e02:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e04:	2303      	movs	r3, #3
 8000e06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e0c:	f107 0314 	add.w	r3, r7, #20
 8000e10:	4619      	mov	r1, r3
 8000e12:	484f      	ldr	r0, [pc, #316]	@ (8000f50 <MX_GPIO_Init+0x24c>)
 8000e14:	f002 fad4 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ROW5_Pin|ROW1_Pin;
 8000e18:	f248 0301 	movw	r3, #32769	@ 0x8001
 8000e1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e22:	2300      	movs	r3, #0
 8000e24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e26:	2303      	movs	r3, #3
 8000e28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2a:	f107 0314 	add.w	r3, r7, #20
 8000e2e:	4619      	mov	r1, r3
 8000e30:	4848      	ldr	r0, [pc, #288]	@ (8000f54 <MX_GPIO_Init+0x250>)
 8000e32:	f002 fac5 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = COL5_Pin|COL4_Pin|COL1_Pin|COL2_Pin
 8000e36:	233e      	movs	r3, #62	@ 0x3e
 8000e38:	617b      	str	r3, [r7, #20]
                          |COL3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e42:	f107 0314 	add.w	r3, r7, #20
 8000e46:	4619      	mov	r1, r3
 8000e48:	4842      	ldr	r0, [pc, #264]	@ (8000f54 <MX_GPIO_Init+0x250>)
 8000e4a:	f002 fab9 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8000e4e:	23c0      	movs	r3, #192	@ 0xc0
 8000e50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000e52:	2311      	movs	r3, #17
 8000e54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e56:	2301      	movs	r3, #1
 8000e58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5e:	f107 0314 	add.w	r3, r7, #20
 8000e62:	4619      	mov	r1, r3
 8000e64:	483b      	ldr	r0, [pc, #236]	@ (8000f54 <MX_GPIO_Init+0x250>)
 8000e66:	f002 faab 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10;
 8000e6a:	f240 4307 	movw	r3, #1031	@ 0x407
 8000e6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e70:	2303      	movs	r3, #3
 8000e72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e78:	f107 0314 	add.w	r3, r7, #20
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	4836      	ldr	r0, [pc, #216]	@ (8000f58 <MX_GPIO_Init+0x254>)
 8000e80:	f002 fa9e 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB14 PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|ROW3_Pin;
 8000e84:	f245 0320 	movw	r3, #20512	@ 0x5020
 8000e88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e92:	2303      	movs	r3, #3
 8000e94:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e96:	f107 0314 	add.w	r3, r7, #20
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	482e      	ldr	r0, [pc, #184]	@ (8000f58 <MX_GPIO_Init+0x254>)
 8000e9e:	f002 fa8f 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000ea2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ea6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb0:	2303      	movs	r3, #3
 8000eb2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eb4:	f107 0314 	add.w	r3, r7, #20
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4825      	ldr	r0, [pc, #148]	@ (8000f50 <MX_GPIO_Init+0x24c>)
 8000ebc:	f002 fa80 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000ec0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000ec4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ec6:	2303      	movs	r3, #3
 8000ec8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ece:	f107 0314 	add.w	r3, r7, #20
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	481f      	ldr	r0, [pc, #124]	@ (8000f54 <MX_GPIO_Init+0x250>)
 8000ed6:	f002 fa73 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ROW2_Pin;
 8000eda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ede:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ROW2_GPIO_Port, &GPIO_InitStruct);
 8000eec:	f107 0314 	add.w	r3, r7, #20
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4817      	ldr	r0, [pc, #92]	@ (8000f50 <MX_GPIO_Init+0x24c>)
 8000ef4:	f002 fa64 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = COL10_Pin|COL11_Pin;
 8000ef8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000efc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f02:	2301      	movs	r3, #1
 8000f04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f06:	f107 0314 	add.w	r3, r7, #20
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4810      	ldr	r0, [pc, #64]	@ (8000f50 <MX_GPIO_Init+0x24c>)
 8000f0e:	f002 fa57 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = COL12_Pin;
 8000f12:	2304      	movs	r3, #4
 8000f14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f16:	2300      	movs	r3, #0
 8000f18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(COL12_GPIO_Port, &GPIO_InitStruct);
 8000f1e:	f107 0314 	add.w	r3, r7, #20
 8000f22:	4619      	mov	r1, r3
 8000f24:	480d      	ldr	r0, [pc, #52]	@ (8000f5c <MX_GPIO_Init+0x258>)
 8000f26:	f002 fa4b 	bl	80033c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = COL13_Pin|COL14_Pin|COL6_Pin|COL7_Pin
 8000f2a:	f44f 7376 	mov.w	r3, #984	@ 0x3d8
 8000f2e:	617b      	str	r3, [r7, #20]
                          |COL8_Pin|COL9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f30:	2300      	movs	r3, #0
 8000f32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f34:	2301      	movs	r3, #1
 8000f36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f38:	f107 0314 	add.w	r3, r7, #20
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4806      	ldr	r0, [pc, #24]	@ (8000f58 <MX_GPIO_Init+0x254>)
 8000f40:	f002 fa3e 	bl	80033c0 <HAL_GPIO_Init>

}
 8000f44:	bf00      	nop
 8000f46:	3728      	adds	r7, #40	@ 0x28
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	40023800 	.word	0x40023800
 8000f50:	40020800 	.word	0x40020800
 8000f54:	40020000 	.word	0x40020000
 8000f58:	40020400 	.word	0x40020400
 8000f5c:	40020c00 	.word	0x40020c00

08000f60 <MX_I2C3_Init>:
DMA_HandleTypeDef hdma_i2c3_rx;
DMA_HandleTypeDef hdma_i2c3_tx;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000f64:	4b12      	ldr	r3, [pc, #72]	@ (8000fb0 <MX_I2C3_Init+0x50>)
 8000f66:	4a13      	ldr	r2, [pc, #76]	@ (8000fb4 <MX_I2C3_Init+0x54>)
 8000f68:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000f6a:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <MX_I2C3_Init+0x50>)
 8000f6c:	4a12      	ldr	r2, [pc, #72]	@ (8000fb8 <MX_I2C3_Init+0x58>)
 8000f6e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f70:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb0 <MX_I2C3_Init+0x50>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000f76:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb0 <MX_I2C3_Init+0x50>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb0 <MX_I2C3_Init+0x50>)
 8000f7e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f82:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f84:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb0 <MX_I2C3_Init+0x50>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000f8a:	4b09      	ldr	r3, [pc, #36]	@ (8000fb0 <MX_I2C3_Init+0x50>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f90:	4b07      	ldr	r3, [pc, #28]	@ (8000fb0 <MX_I2C3_Init+0x50>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f96:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <MX_I2C3_Init+0x50>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000f9c:	4804      	ldr	r0, [pc, #16]	@ (8000fb0 <MX_I2C3_Init+0x50>)
 8000f9e:	f002 fe11 	bl	8003bc4 <HAL_I2C_Init>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000fa8:	f000 f994 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20000790 	.word	0x20000790
 8000fb4:	40005c00 	.word	0x40005c00
 8000fb8:	000186a0 	.word	0x000186a0

08000fbc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b08a      	sub	sp, #40	@ 0x28
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc4:	f107 0314 	add.w	r3, r7, #20
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]
 8000fd2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a5c      	ldr	r2, [pc, #368]	@ (800114c <HAL_I2C_MspInit+0x190>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	f040 80b2 	bne.w	8001144 <HAL_I2C_MspInit+0x188>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	4b5a      	ldr	r3, [pc, #360]	@ (8001150 <HAL_I2C_MspInit+0x194>)
 8000fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe8:	4a59      	ldr	r2, [pc, #356]	@ (8001150 <HAL_I2C_MspInit+0x194>)
 8000fea:	f043 0304 	orr.w	r3, r3, #4
 8000fee:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff0:	4b57      	ldr	r3, [pc, #348]	@ (8001150 <HAL_I2C_MspInit+0x194>)
 8000ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff4:	f003 0304 	and.w	r3, r3, #4
 8000ff8:	613b      	str	r3, [r7, #16]
 8000ffa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	4b53      	ldr	r3, [pc, #332]	@ (8001150 <HAL_I2C_MspInit+0x194>)
 8001002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001004:	4a52      	ldr	r2, [pc, #328]	@ (8001150 <HAL_I2C_MspInit+0x194>)
 8001006:	f043 0301 	orr.w	r3, r3, #1
 800100a:	6313      	str	r3, [r2, #48]	@ 0x30
 800100c:	4b50      	ldr	r3, [pc, #320]	@ (8001150 <HAL_I2C_MspInit+0x194>)
 800100e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001010:	f003 0301 	and.w	r3, r3, #1
 8001014:	60fb      	str	r3, [r7, #12]
 8001016:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = SDA3_Pin;
 8001018:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800101c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800101e:	2312      	movs	r3, #18
 8001020:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001026:	2303      	movs	r3, #3
 8001028:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800102a:	2304      	movs	r3, #4
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDA3_GPIO_Port, &GPIO_InitStruct);
 800102e:	f107 0314 	add.w	r3, r7, #20
 8001032:	4619      	mov	r1, r3
 8001034:	4847      	ldr	r0, [pc, #284]	@ (8001154 <HAL_I2C_MspInit+0x198>)
 8001036:	f002 f9c3 	bl	80033c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SCL3_Pin;
 800103a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800103e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001040:	2312      	movs	r3, #18
 8001042:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001044:	2300      	movs	r3, #0
 8001046:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001048:	2303      	movs	r3, #3
 800104a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800104c:	2304      	movs	r3, #4
 800104e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SCL3_GPIO_Port, &GPIO_InitStruct);
 8001050:	f107 0314 	add.w	r3, r7, #20
 8001054:	4619      	mov	r1, r3
 8001056:	4840      	ldr	r0, [pc, #256]	@ (8001158 <HAL_I2C_MspInit+0x19c>)
 8001058:	f002 f9b2 	bl	80033c0 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800105c:	2300      	movs	r3, #0
 800105e:	60bb      	str	r3, [r7, #8]
 8001060:	4b3b      	ldr	r3, [pc, #236]	@ (8001150 <HAL_I2C_MspInit+0x194>)
 8001062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001064:	4a3a      	ldr	r2, [pc, #232]	@ (8001150 <HAL_I2C_MspInit+0x194>)
 8001066:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800106a:	6413      	str	r3, [r2, #64]	@ 0x40
 800106c:	4b38      	ldr	r3, [pc, #224]	@ (8001150 <HAL_I2C_MspInit+0x194>)
 800106e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001070:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001074:	60bb      	str	r3, [r7, #8]
 8001076:	68bb      	ldr	r3, [r7, #8]

    /* I2C3 DMA Init */
    /* I2C3_RX Init */
    hdma_i2c3_rx.Instance = DMA1_Stream1;
 8001078:	4b38      	ldr	r3, [pc, #224]	@ (800115c <HAL_I2C_MspInit+0x1a0>)
 800107a:	4a39      	ldr	r2, [pc, #228]	@ (8001160 <HAL_I2C_MspInit+0x1a4>)
 800107c:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_1;
 800107e:	4b37      	ldr	r3, [pc, #220]	@ (800115c <HAL_I2C_MspInit+0x1a0>)
 8001080:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001084:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001086:	4b35      	ldr	r3, [pc, #212]	@ (800115c <HAL_I2C_MspInit+0x1a0>)
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800108c:	4b33      	ldr	r3, [pc, #204]	@ (800115c <HAL_I2C_MspInit+0x1a0>)
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001092:	4b32      	ldr	r3, [pc, #200]	@ (800115c <HAL_I2C_MspInit+0x1a0>)
 8001094:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001098:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800109a:	4b30      	ldr	r3, [pc, #192]	@ (800115c <HAL_I2C_MspInit+0x1a0>)
 800109c:	2200      	movs	r2, #0
 800109e:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010a0:	4b2e      	ldr	r3, [pc, #184]	@ (800115c <HAL_I2C_MspInit+0x1a0>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 80010a6:	4b2d      	ldr	r3, [pc, #180]	@ (800115c <HAL_I2C_MspInit+0x1a0>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80010ac:	4b2b      	ldr	r3, [pc, #172]	@ (800115c <HAL_I2C_MspInit+0x1a0>)
 80010ae:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80010b2:	621a      	str	r2, [r3, #32]
    hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010b4:	4b29      	ldr	r3, [pc, #164]	@ (800115c <HAL_I2C_MspInit+0x1a0>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 80010ba:	4828      	ldr	r0, [pc, #160]	@ (800115c <HAL_I2C_MspInit+0x1a0>)
 80010bc:	f001 fb20 	bl	8002700 <HAL_DMA_Init>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <HAL_I2C_MspInit+0x10e>
    {
      Error_Handler();
 80010c6:	f000 f905 	bl	80012d4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c3_rx);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a23      	ldr	r2, [pc, #140]	@ (800115c <HAL_I2C_MspInit+0x1a0>)
 80010ce:	639a      	str	r2, [r3, #56]	@ 0x38
 80010d0:	4a22      	ldr	r2, [pc, #136]	@ (800115c <HAL_I2C_MspInit+0x1a0>)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C3_TX Init */
    hdma_i2c3_tx.Instance = DMA1_Stream5;
 80010d6:	4b23      	ldr	r3, [pc, #140]	@ (8001164 <HAL_I2C_MspInit+0x1a8>)
 80010d8:	4a23      	ldr	r2, [pc, #140]	@ (8001168 <HAL_I2C_MspInit+0x1ac>)
 80010da:	601a      	str	r2, [r3, #0]
    hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_6;
 80010dc:	4b21      	ldr	r3, [pc, #132]	@ (8001164 <HAL_I2C_MspInit+0x1a8>)
 80010de:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 80010e2:	605a      	str	r2, [r3, #4]
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001164 <HAL_I2C_MspInit+0x1a8>)
 80010e6:	2240      	movs	r2, #64	@ 0x40
 80010e8:	609a      	str	r2, [r3, #8]
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001164 <HAL_I2C_MspInit+0x1a8>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	60da      	str	r2, [r3, #12]
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001164 <HAL_I2C_MspInit+0x1a8>)
 80010f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010f6:	611a      	str	r2, [r3, #16]
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001164 <HAL_I2C_MspInit+0x1a8>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	615a      	str	r2, [r3, #20]
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010fe:	4b19      	ldr	r3, [pc, #100]	@ (8001164 <HAL_I2C_MspInit+0x1a8>)
 8001100:	2200      	movs	r2, #0
 8001102:	619a      	str	r2, [r3, #24]
    hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 8001104:	4b17      	ldr	r3, [pc, #92]	@ (8001164 <HAL_I2C_MspInit+0x1a8>)
 8001106:	2200      	movs	r2, #0
 8001108:	61da      	str	r2, [r3, #28]
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800110a:	4b16      	ldr	r3, [pc, #88]	@ (8001164 <HAL_I2C_MspInit+0x1a8>)
 800110c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001110:	621a      	str	r2, [r3, #32]
    hdma_i2c3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001112:	4b14      	ldr	r3, [pc, #80]	@ (8001164 <HAL_I2C_MspInit+0x1a8>)
 8001114:	2200      	movs	r2, #0
 8001116:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 8001118:	4812      	ldr	r0, [pc, #72]	@ (8001164 <HAL_I2C_MspInit+0x1a8>)
 800111a:	f001 faf1 	bl	8002700 <HAL_DMA_Init>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <HAL_I2C_MspInit+0x16c>
    {
      Error_Handler();
 8001124:	f000 f8d6 	bl	80012d4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c3_tx);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	4a0e      	ldr	r2, [pc, #56]	@ (8001164 <HAL_I2C_MspInit+0x1a8>)
 800112c:	635a      	str	r2, [r3, #52]	@ 0x34
 800112e:	4a0d      	ldr	r2, [pc, #52]	@ (8001164 <HAL_I2C_MspInit+0x1a8>)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 5, 0);
 8001134:	2200      	movs	r2, #0
 8001136:	2105      	movs	r1, #5
 8001138:	2048      	movs	r0, #72	@ 0x48
 800113a:	f001 fa5b 	bl	80025f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 800113e:	2048      	movs	r0, #72	@ 0x48
 8001140:	f001 fa84 	bl	800264c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001144:	bf00      	nop
 8001146:	3728      	adds	r7, #40	@ 0x28
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	40005c00 	.word	0x40005c00
 8001150:	40023800 	.word	0x40023800
 8001154:	40020800 	.word	0x40020800
 8001158:	40020000 	.word	0x40020000
 800115c:	200007e4 	.word	0x200007e4
 8001160:	40026028 	.word	0x40026028
 8001164:	20000844 	.word	0x20000844
 8001168:	40026088 	.word	0x40026088

0800116c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800116c:	b590      	push	{r4, r7, lr}
 800116e:	b093      	sub	sp, #76	@ 0x4c
 8001170:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001172:	f000 fd21 	bl	8001bb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001176:	f000 f82f 	bl	80011d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800117a:	f7ff fdc3 	bl	8000d04 <MX_GPIO_Init>
  MX_DMA_Init();
 800117e:	f7ff fac7 	bl	8000710 <MX_DMA_Init>
  MX_ADC1_Init();
 8001182:	f7ff fa1b 	bl	80005bc <MX_ADC1_Init>
  MX_CRC_Init();
 8001186:	f7ff fa8d 	bl	80006a4 <MX_CRC_Init>
  MX_I2C3_Init();
 800118a:	f7ff fee9 	bl	8000f60 <MX_I2C3_Init>
  MX_SPI2_Init();
 800118e:	f000 f8b3 	bl	80012f8 <MX_SPI2_Init>
  MX_USART6_UART_Init();
 8001192:	f000 faab 	bl	80016ec <MX_USART6_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001196:	f000 fc51 	bl	8001a3c <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  // 屏幕显示初始化
  LCD_Init(hspi2);//LCD初始化
 800119a:	4c0e      	ldr	r4, [pc, #56]	@ (80011d4 <main+0x68>)
 800119c:	4668      	mov	r0, sp
 800119e:	f104 0310 	add.w	r3, r4, #16
 80011a2:	2248      	movs	r2, #72	@ 0x48
 80011a4:	4619      	mov	r1, r3
 80011a6:	f011 fbc7 	bl	8012938 <memcpy>
 80011aa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80011ae:	f00a fd7f 	bl	800bcb0 <LCD_Init>
  LCD_Fill(0,0,LCD_W,LCD_H,BLACK);
 80011b2:	2300      	movs	r3, #0
 80011b4:	9300      	str	r3, [sp, #0]
 80011b6:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80011ba:	22f0      	movs	r2, #240	@ 0xf0
 80011bc:	2100      	movs	r1, #0
 80011be:	2000      	movs	r0, #0
 80011c0:	f00a f9b6 	bl	800b530 <LCD_Fill>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80011c4:	f00e fd08 	bl	800fbd8 <osKernelInitialize>
  MX_FREERTOS_Init();
 80011c8:	f7ff fb5c 	bl	8000884 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80011cc:	f00e fd28 	bl	800fc20 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011d0:	bf00      	nop
 80011d2:	e7fd      	b.n	80011d0 <main+0x64>
 80011d4:	200008a4 	.word	0x200008a4

080011d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b094      	sub	sp, #80	@ 0x50
 80011dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011de:	f107 0320 	add.w	r3, r7, #32
 80011e2:	2230      	movs	r2, #48	@ 0x30
 80011e4:	2100      	movs	r1, #0
 80011e6:	4618      	mov	r0, r3
 80011e8:	f011 fb72 	bl	80128d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011ec:	f107 030c 	add.w	r3, r7, #12
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
 80011fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011fc:	2300      	movs	r3, #0
 80011fe:	60bb      	str	r3, [r7, #8]
 8001200:	4b29      	ldr	r3, [pc, #164]	@ (80012a8 <SystemClock_Config+0xd0>)
 8001202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001204:	4a28      	ldr	r2, [pc, #160]	@ (80012a8 <SystemClock_Config+0xd0>)
 8001206:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800120a:	6413      	str	r3, [r2, #64]	@ 0x40
 800120c:	4b26      	ldr	r3, [pc, #152]	@ (80012a8 <SystemClock_Config+0xd0>)
 800120e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001210:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001214:	60bb      	str	r3, [r7, #8]
 8001216:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001218:	2300      	movs	r3, #0
 800121a:	607b      	str	r3, [r7, #4]
 800121c:	4b23      	ldr	r3, [pc, #140]	@ (80012ac <SystemClock_Config+0xd4>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001224:	4a21      	ldr	r2, [pc, #132]	@ (80012ac <SystemClock_Config+0xd4>)
 8001226:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800122a:	6013      	str	r3, [r2, #0]
 800122c:	4b1f      	ldr	r3, [pc, #124]	@ (80012ac <SystemClock_Config+0xd4>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001238:	2301      	movs	r3, #1
 800123a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800123c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001240:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001242:	2302      	movs	r3, #2
 8001244:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001246:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800124a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800124c:	2319      	movs	r3, #25
 800124e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001250:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001254:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001256:	2304      	movs	r3, #4
 8001258:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800125a:	2307      	movs	r3, #7
 800125c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800125e:	f107 0320 	add.w	r3, r7, #32
 8001262:	4618      	mov	r0, r3
 8001264:	f005 fcc4 	bl	8006bf0 <HAL_RCC_OscConfig>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800126e:	f000 f831 	bl	80012d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001272:	230f      	movs	r3, #15
 8001274:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001276:	2302      	movs	r3, #2
 8001278:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800127a:	2300      	movs	r3, #0
 800127c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800127e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001282:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001284:	2300      	movs	r3, #0
 8001286:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001288:	f107 030c 	add.w	r3, r7, #12
 800128c:	2102      	movs	r1, #2
 800128e:	4618      	mov	r0, r3
 8001290:	f005 ffd6 	bl	8007240 <HAL_RCC_ClockConfig>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800129a:	f000 f81b 	bl	80012d4 <Error_Handler>
  }
}
 800129e:	bf00      	nop
 80012a0:	3750      	adds	r7, #80	@ 0x50
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40023800 	.word	0x40023800
 80012ac:	40007000 	.word	0x40007000

080012b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a04      	ldr	r2, [pc, #16]	@ (80012d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d101      	bne.n	80012c6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80012c2:	f000 fc9b 	bl	8001bfc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80012c6:	bf00      	nop
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40010000 	.word	0x40010000

080012d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012d8:	b672      	cpsid	i
}
 80012da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012dc:	bf00      	nop
 80012de:	e7fd      	b.n	80012dc <Error_Handler+0x8>

080012e0 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
	...

080012f8 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80012fc:	4b17      	ldr	r3, [pc, #92]	@ (800135c <MX_SPI2_Init+0x64>)
 80012fe:	4a18      	ldr	r2, [pc, #96]	@ (8001360 <MX_SPI2_Init+0x68>)
 8001300:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001302:	4b16      	ldr	r3, [pc, #88]	@ (800135c <MX_SPI2_Init+0x64>)
 8001304:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001308:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800130a:	4b14      	ldr	r3, [pc, #80]	@ (800135c <MX_SPI2_Init+0x64>)
 800130c:	2200      	movs	r2, #0
 800130e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001310:	4b12      	ldr	r3, [pc, #72]	@ (800135c <MX_SPI2_Init+0x64>)
 8001312:	2200      	movs	r2, #0
 8001314:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001316:	4b11      	ldr	r3, [pc, #68]	@ (800135c <MX_SPI2_Init+0x64>)
 8001318:	2202      	movs	r2, #2
 800131a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800131c:	4b0f      	ldr	r3, [pc, #60]	@ (800135c <MX_SPI2_Init+0x64>)
 800131e:	2201      	movs	r2, #1
 8001320:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001322:	4b0e      	ldr	r3, [pc, #56]	@ (800135c <MX_SPI2_Init+0x64>)
 8001324:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001328:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800132a:	4b0c      	ldr	r3, [pc, #48]	@ (800135c <MX_SPI2_Init+0x64>)
 800132c:	2218      	movs	r2, #24
 800132e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001330:	4b0a      	ldr	r3, [pc, #40]	@ (800135c <MX_SPI2_Init+0x64>)
 8001332:	2200      	movs	r2, #0
 8001334:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001336:	4b09      	ldr	r3, [pc, #36]	@ (800135c <MX_SPI2_Init+0x64>)
 8001338:	2200      	movs	r2, #0
 800133a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800133c:	4b07      	ldr	r3, [pc, #28]	@ (800135c <MX_SPI2_Init+0x64>)
 800133e:	2200      	movs	r2, #0
 8001340:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001342:	4b06      	ldr	r3, [pc, #24]	@ (800135c <MX_SPI2_Init+0x64>)
 8001344:	220a      	movs	r2, #10
 8001346:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001348:	4804      	ldr	r0, [pc, #16]	@ (800135c <MX_SPI2_Init+0x64>)
 800134a:	f006 fa33 	bl	80077b4 <HAL_SPI_Init>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001354:	f7ff ffbe 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}
 800135c:	200008a4 	.word	0x200008a4
 8001360:	40003800 	.word	0x40003800

08001364 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b08a      	sub	sp, #40	@ 0x28
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	60da      	str	r2, [r3, #12]
 800137a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a30      	ldr	r2, [pc, #192]	@ (8001444 <HAL_SPI_MspInit+0xe0>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d159      	bne.n	800143a <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	613b      	str	r3, [r7, #16]
 800138a:	4b2f      	ldr	r3, [pc, #188]	@ (8001448 <HAL_SPI_MspInit+0xe4>)
 800138c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138e:	4a2e      	ldr	r2, [pc, #184]	@ (8001448 <HAL_SPI_MspInit+0xe4>)
 8001390:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001394:	6413      	str	r3, [r2, #64]	@ 0x40
 8001396:	4b2c      	ldr	r3, [pc, #176]	@ (8001448 <HAL_SPI_MspInit+0xe4>)
 8001398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800139e:	613b      	str	r3, [r7, #16]
 80013a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a2:	2300      	movs	r3, #0
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	4b28      	ldr	r3, [pc, #160]	@ (8001448 <HAL_SPI_MspInit+0xe4>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013aa:	4a27      	ldr	r2, [pc, #156]	@ (8001448 <HAL_SPI_MspInit+0xe4>)
 80013ac:	f043 0302 	orr.w	r3, r3, #2
 80013b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b2:	4b25      	ldr	r3, [pc, #148]	@ (8001448 <HAL_SPI_MspInit+0xe4>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b6:	f003 0302 	and.w	r3, r3, #2
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SCK2_Pin|MOSI2_Pin;
 80013be:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80013c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c4:	2302      	movs	r3, #2
 80013c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c8:	2300      	movs	r3, #0
 80013ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013cc:	2303      	movs	r3, #3
 80013ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013d0:	2305      	movs	r3, #5
 80013d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d4:	f107 0314 	add.w	r3, r7, #20
 80013d8:	4619      	mov	r1, r3
 80013da:	481c      	ldr	r0, [pc, #112]	@ (800144c <HAL_SPI_MspInit+0xe8>)
 80013dc:	f001 fff0 	bl	80033c0 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80013e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001450 <HAL_SPI_MspInit+0xec>)
 80013e2:	4a1c      	ldr	r2, [pc, #112]	@ (8001454 <HAL_SPI_MspInit+0xf0>)
 80013e4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 80013e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001450 <HAL_SPI_MspInit+0xec>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80013ec:	4b18      	ldr	r3, [pc, #96]	@ (8001450 <HAL_SPI_MspInit+0xec>)
 80013ee:	2240      	movs	r2, #64	@ 0x40
 80013f0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013f2:	4b17      	ldr	r3, [pc, #92]	@ (8001450 <HAL_SPI_MspInit+0xec>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80013f8:	4b15      	ldr	r3, [pc, #84]	@ (8001450 <HAL_SPI_MspInit+0xec>)
 80013fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013fe:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001400:	4b13      	ldr	r3, [pc, #76]	@ (8001450 <HAL_SPI_MspInit+0xec>)
 8001402:	2200      	movs	r2, #0
 8001404:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001406:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <HAL_SPI_MspInit+0xec>)
 8001408:	2200      	movs	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800140c:	4b10      	ldr	r3, [pc, #64]	@ (8001450 <HAL_SPI_MspInit+0xec>)
 800140e:	2200      	movs	r2, #0
 8001410:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001412:	4b0f      	ldr	r3, [pc, #60]	@ (8001450 <HAL_SPI_MspInit+0xec>)
 8001414:	2200      	movs	r2, #0
 8001416:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001418:	4b0d      	ldr	r3, [pc, #52]	@ (8001450 <HAL_SPI_MspInit+0xec>)
 800141a:	2200      	movs	r2, #0
 800141c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800141e:	480c      	ldr	r0, [pc, #48]	@ (8001450 <HAL_SPI_MspInit+0xec>)
 8001420:	f001 f96e 	bl	8002700 <HAL_DMA_Init>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 800142a:	f7ff ff53 	bl	80012d4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4a07      	ldr	r2, [pc, #28]	@ (8001450 <HAL_SPI_MspInit+0xec>)
 8001432:	649a      	str	r2, [r3, #72]	@ 0x48
 8001434:	4a06      	ldr	r2, [pc, #24]	@ (8001450 <HAL_SPI_MspInit+0xec>)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800143a:	bf00      	nop
 800143c:	3728      	adds	r7, #40	@ 0x28
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	40003800 	.word	0x40003800
 8001448:	40023800 	.word	0x40023800
 800144c:	40020400 	.word	0x40020400
 8001450:	200008fc 	.word	0x200008fc
 8001454:	40026070 	.word	0x40026070

08001458 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	607b      	str	r3, [r7, #4]
 8001462:	4b12      	ldr	r3, [pc, #72]	@ (80014ac <HAL_MspInit+0x54>)
 8001464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001466:	4a11      	ldr	r2, [pc, #68]	@ (80014ac <HAL_MspInit+0x54>)
 8001468:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800146c:	6453      	str	r3, [r2, #68]	@ 0x44
 800146e:	4b0f      	ldr	r3, [pc, #60]	@ (80014ac <HAL_MspInit+0x54>)
 8001470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001472:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001476:	607b      	str	r3, [r7, #4]
 8001478:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	603b      	str	r3, [r7, #0]
 800147e:	4b0b      	ldr	r3, [pc, #44]	@ (80014ac <HAL_MspInit+0x54>)
 8001480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001482:	4a0a      	ldr	r2, [pc, #40]	@ (80014ac <HAL_MspInit+0x54>)
 8001484:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001488:	6413      	str	r3, [r2, #64]	@ 0x40
 800148a:	4b08      	ldr	r3, [pc, #32]	@ (80014ac <HAL_MspInit+0x54>)
 800148c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001492:	603b      	str	r3, [r7, #0]
 8001494:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001496:	2200      	movs	r2, #0
 8001498:	210f      	movs	r1, #15
 800149a:	f06f 0001 	mvn.w	r0, #1
 800149e:	f001 f8a9 	bl	80025f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014a2:	bf00      	nop
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	40023800 	.word	0x40023800

080014b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b08c      	sub	sp, #48	@ 0x30
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80014b8:	2300      	movs	r3, #0
 80014ba:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80014bc:	2300      	movs	r3, #0
 80014be:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80014c0:	2300      	movs	r3, #0
 80014c2:	60bb      	str	r3, [r7, #8]
 80014c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001580 <HAL_InitTick+0xd0>)
 80014c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014c8:	4a2d      	ldr	r2, [pc, #180]	@ (8001580 <HAL_InitTick+0xd0>)
 80014ca:	f043 0301 	orr.w	r3, r3, #1
 80014ce:	6453      	str	r3, [r2, #68]	@ 0x44
 80014d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001580 <HAL_InitTick+0xd0>)
 80014d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d4:	f003 0301 	and.w	r3, r3, #1
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80014dc:	f107 020c 	add.w	r2, r7, #12
 80014e0:	f107 0310 	add.w	r3, r7, #16
 80014e4:	4611      	mov	r1, r2
 80014e6:	4618      	mov	r0, r3
 80014e8:	f006 f932 	bl	8007750 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80014ec:	f006 f91c 	bl	8007728 <HAL_RCC_GetPCLK2Freq>
 80014f0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80014f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014f4:	4a23      	ldr	r2, [pc, #140]	@ (8001584 <HAL_InitTick+0xd4>)
 80014f6:	fba2 2303 	umull	r2, r3, r2, r3
 80014fa:	0c9b      	lsrs	r3, r3, #18
 80014fc:	3b01      	subs	r3, #1
 80014fe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001500:	4b21      	ldr	r3, [pc, #132]	@ (8001588 <HAL_InitTick+0xd8>)
 8001502:	4a22      	ldr	r2, [pc, #136]	@ (800158c <HAL_InitTick+0xdc>)
 8001504:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001506:	4b20      	ldr	r3, [pc, #128]	@ (8001588 <HAL_InitTick+0xd8>)
 8001508:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800150c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800150e:	4a1e      	ldr	r2, [pc, #120]	@ (8001588 <HAL_InitTick+0xd8>)
 8001510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001512:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001514:	4b1c      	ldr	r3, [pc, #112]	@ (8001588 <HAL_InitTick+0xd8>)
 8001516:	2200      	movs	r2, #0
 8001518:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800151a:	4b1b      	ldr	r3, [pc, #108]	@ (8001588 <HAL_InitTick+0xd8>)
 800151c:	2200      	movs	r2, #0
 800151e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001520:	4b19      	ldr	r3, [pc, #100]	@ (8001588 <HAL_InitTick+0xd8>)
 8001522:	2200      	movs	r2, #0
 8001524:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001526:	4818      	ldr	r0, [pc, #96]	@ (8001588 <HAL_InitTick+0xd8>)
 8001528:	f006 fcfc 	bl	8007f24 <HAL_TIM_Base_Init>
 800152c:	4603      	mov	r3, r0
 800152e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001532:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001536:	2b00      	cmp	r3, #0
 8001538:	d11b      	bne.n	8001572 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800153a:	4813      	ldr	r0, [pc, #76]	@ (8001588 <HAL_InitTick+0xd8>)
 800153c:	f006 fdc2 	bl	80080c4 <HAL_TIM_Base_Start_IT>
 8001540:	4603      	mov	r3, r0
 8001542:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001546:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800154a:	2b00      	cmp	r3, #0
 800154c:	d111      	bne.n	8001572 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800154e:	2019      	movs	r0, #25
 8001550:	f001 f87c 	bl	800264c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2b0f      	cmp	r3, #15
 8001558:	d808      	bhi.n	800156c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800155a:	2200      	movs	r2, #0
 800155c:	6879      	ldr	r1, [r7, #4]
 800155e:	2019      	movs	r0, #25
 8001560:	f001 f848 	bl	80025f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001564:	4a0a      	ldr	r2, [pc, #40]	@ (8001590 <HAL_InitTick+0xe0>)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6013      	str	r3, [r2, #0]
 800156a:	e002      	b.n	8001572 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001572:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001576:	4618      	mov	r0, r3
 8001578:	3730      	adds	r7, #48	@ 0x30
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40023800 	.word	0x40023800
 8001584:	431bde83 	.word	0x431bde83
 8001588:	2000095c 	.word	0x2000095c
 800158c:	40010000 	.word	0x40010000
 8001590:	20000008 	.word	0x20000008

08001594 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001598:	bf00      	nop
 800159a:	e7fd      	b.n	8001598 <NMI_Handler+0x4>

0800159c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015a0:	bf00      	nop
 80015a2:	e7fd      	b.n	80015a0 <HardFault_Handler+0x4>

080015a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015a8:	bf00      	nop
 80015aa:	e7fd      	b.n	80015a8 <MemManage_Handler+0x4>

080015ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015b0:	bf00      	nop
 80015b2:	e7fd      	b.n	80015b0 <BusFault_Handler+0x4>

080015b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015b8:	bf00      	nop
 80015ba:	e7fd      	b.n	80015b8 <UsageFault_Handler+0x4>

080015bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
	...

080015cc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 80015d0:	4802      	ldr	r0, [pc, #8]	@ (80015dc <DMA1_Stream1_IRQHandler+0x10>)
 80015d2:	f001 fc7d 	bl	8002ed0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80015d6:	bf00      	nop
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	200007e4 	.word	0x200007e4

080015e0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80015e4:	4802      	ldr	r0, [pc, #8]	@ (80015f0 <DMA1_Stream4_IRQHandler+0x10>)
 80015e6:	f001 fc73 	bl	8002ed0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	200008fc 	.word	0x200008fc

080015f4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_tx);
 80015f8:	4802      	ldr	r0, [pc, #8]	@ (8001604 <DMA1_Stream5_IRQHandler+0x10>)
 80015fa:	f001 fc69 	bl	8002ed0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	20000844 	.word	0x20000844

08001608 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800160c:	4802      	ldr	r0, [pc, #8]	@ (8001618 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800160e:	f006 fdeb 	bl	80081e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	2000095c 	.word	0x2000095c

0800161c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001620:	4802      	ldr	r0, [pc, #8]	@ (800162c <DMA2_Stream1_IRQHandler+0x10>)
 8001622:	f001 fc55 	bl	8002ed0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	20000a2c 	.word	0x20000a2c

08001630 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001634:	4802      	ldr	r0, [pc, #8]	@ (8001640 <OTG_FS_IRQHandler+0x10>)
 8001636:	f004 f9ae 	bl	8005996 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800163a:	bf00      	nop
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20000aec 	.word	0x20000aec

08001644 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8001648:	4802      	ldr	r0, [pc, #8]	@ (8001654 <DMA2_Stream6_IRQHandler+0x10>)
 800164a:	f001 fc41 	bl	8002ed0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	20000a8c 	.word	0x20000a8c

08001658 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800165c:	4802      	ldr	r0, [pc, #8]	@ (8001668 <USART6_IRQHandler+0x10>)
 800165e:	f007 f9eb 	bl	8008a38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001662:	bf00      	nop
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	200009e8 	.word	0x200009e8

0800166c <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8001670:	4802      	ldr	r0, [pc, #8]	@ (800167c <I2C3_EV_IRQHandler+0x10>)
 8001672:	f002 fc6f 	bl	8003f54 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	20000790 	.word	0x20000790

08001680 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b086      	sub	sp, #24
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001688:	4a14      	ldr	r2, [pc, #80]	@ (80016dc <_sbrk+0x5c>)
 800168a:	4b15      	ldr	r3, [pc, #84]	@ (80016e0 <_sbrk+0x60>)
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001694:	4b13      	ldr	r3, [pc, #76]	@ (80016e4 <_sbrk+0x64>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d102      	bne.n	80016a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800169c:	4b11      	ldr	r3, [pc, #68]	@ (80016e4 <_sbrk+0x64>)
 800169e:	4a12      	ldr	r2, [pc, #72]	@ (80016e8 <_sbrk+0x68>)
 80016a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016a2:	4b10      	ldr	r3, [pc, #64]	@ (80016e4 <_sbrk+0x64>)
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4413      	add	r3, r2
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d207      	bcs.n	80016c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016b0:	f011 f916 	bl	80128e0 <__errno>
 80016b4:	4603      	mov	r3, r0
 80016b6:	220c      	movs	r2, #12
 80016b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ba:	f04f 33ff 	mov.w	r3, #4294967295
 80016be:	e009      	b.n	80016d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016c0:	4b08      	ldr	r3, [pc, #32]	@ (80016e4 <_sbrk+0x64>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016c6:	4b07      	ldr	r3, [pc, #28]	@ (80016e4 <_sbrk+0x64>)
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4413      	add	r3, r2
 80016ce:	4a05      	ldr	r2, [pc, #20]	@ (80016e4 <_sbrk+0x64>)
 80016d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016d2:	68fb      	ldr	r3, [r7, #12]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	20010000 	.word	0x20010000
 80016e0:	00000800 	.word	0x00000800
 80016e4:	200009a4 	.word	0x200009a4
 80016e8:	200064a8 	.word	0x200064a8

080016ec <MX_USART6_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80016f0:	4b11      	ldr	r3, [pc, #68]	@ (8001738 <MX_USART6_UART_Init+0x4c>)
 80016f2:	4a12      	ldr	r2, [pc, #72]	@ (800173c <MX_USART6_UART_Init+0x50>)
 80016f4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80016f6:	4b10      	ldr	r3, [pc, #64]	@ (8001738 <MX_USART6_UART_Init+0x4c>)
 80016f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016fc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80016fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001738 <MX_USART6_UART_Init+0x4c>)
 8001700:	2200      	movs	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001704:	4b0c      	ldr	r3, [pc, #48]	@ (8001738 <MX_USART6_UART_Init+0x4c>)
 8001706:	2200      	movs	r2, #0
 8001708:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800170a:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <MX_USART6_UART_Init+0x4c>)
 800170c:	2200      	movs	r2, #0
 800170e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001710:	4b09      	ldr	r3, [pc, #36]	@ (8001738 <MX_USART6_UART_Init+0x4c>)
 8001712:	220c      	movs	r2, #12
 8001714:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001716:	4b08      	ldr	r3, [pc, #32]	@ (8001738 <MX_USART6_UART_Init+0x4c>)
 8001718:	2200      	movs	r2, #0
 800171a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800171c:	4b06      	ldr	r3, [pc, #24]	@ (8001738 <MX_USART6_UART_Init+0x4c>)
 800171e:	2200      	movs	r2, #0
 8001720:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001722:	4805      	ldr	r0, [pc, #20]	@ (8001738 <MX_USART6_UART_Init+0x4c>)
 8001724:	f006 ff24 	bl	8008570 <HAL_UART_Init>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800172e:	f7ff fdd1 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	200009e8 	.word	0x200009e8
 800173c:	40011400 	.word	0x40011400

08001740 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b08a      	sub	sp, #40	@ 0x28
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001748:	f107 0314 	add.w	r3, r7, #20
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	60da      	str	r2, [r3, #12]
 8001756:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a4c      	ldr	r2, [pc, #304]	@ (8001890 <HAL_UART_MspInit+0x150>)
 800175e:	4293      	cmp	r3, r2
 8001760:	f040 8092 	bne.w	8001888 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001764:	2300      	movs	r3, #0
 8001766:	613b      	str	r3, [r7, #16]
 8001768:	4b4a      	ldr	r3, [pc, #296]	@ (8001894 <HAL_UART_MspInit+0x154>)
 800176a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800176c:	4a49      	ldr	r2, [pc, #292]	@ (8001894 <HAL_UART_MspInit+0x154>)
 800176e:	f043 0320 	orr.w	r3, r3, #32
 8001772:	6453      	str	r3, [r2, #68]	@ 0x44
 8001774:	4b47      	ldr	r3, [pc, #284]	@ (8001894 <HAL_UART_MspInit+0x154>)
 8001776:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001778:	f003 0320 	and.w	r3, r3, #32
 800177c:	613b      	str	r3, [r7, #16]
 800177e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001780:	2300      	movs	r3, #0
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	4b43      	ldr	r3, [pc, #268]	@ (8001894 <HAL_UART_MspInit+0x154>)
 8001786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001788:	4a42      	ldr	r2, [pc, #264]	@ (8001894 <HAL_UART_MspInit+0x154>)
 800178a:	f043 0304 	orr.w	r3, r3, #4
 800178e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001790:	4b40      	ldr	r3, [pc, #256]	@ (8001894 <HAL_UART_MspInit+0x154>)
 8001792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001794:	f003 0304 	and.w	r3, r3, #4
 8001798:	60fb      	str	r3, [r7, #12]
 800179a:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = TX6_Pin|RX6_Pin;
 800179c:	23c0      	movs	r3, #192	@ 0xc0
 800179e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a0:	2302      	movs	r3, #2
 80017a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017a8:	2303      	movs	r3, #3
 80017aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80017ac:	2308      	movs	r3, #8
 80017ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017b0:	f107 0314 	add.w	r3, r7, #20
 80017b4:	4619      	mov	r1, r3
 80017b6:	4838      	ldr	r0, [pc, #224]	@ (8001898 <HAL_UART_MspInit+0x158>)
 80017b8:	f001 fe02 	bl	80033c0 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80017bc:	4b37      	ldr	r3, [pc, #220]	@ (800189c <HAL_UART_MspInit+0x15c>)
 80017be:	4a38      	ldr	r2, [pc, #224]	@ (80018a0 <HAL_UART_MspInit+0x160>)
 80017c0:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80017c2:	4b36      	ldr	r3, [pc, #216]	@ (800189c <HAL_UART_MspInit+0x15c>)
 80017c4:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80017c8:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017ca:	4b34      	ldr	r3, [pc, #208]	@ (800189c <HAL_UART_MspInit+0x15c>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017d0:	4b32      	ldr	r3, [pc, #200]	@ (800189c <HAL_UART_MspInit+0x15c>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017d6:	4b31      	ldr	r3, [pc, #196]	@ (800189c <HAL_UART_MspInit+0x15c>)
 80017d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017dc:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017de:	4b2f      	ldr	r3, [pc, #188]	@ (800189c <HAL_UART_MspInit+0x15c>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017e4:	4b2d      	ldr	r3, [pc, #180]	@ (800189c <HAL_UART_MspInit+0x15c>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 80017ea:	4b2c      	ldr	r3, [pc, #176]	@ (800189c <HAL_UART_MspInit+0x15c>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80017f0:	4b2a      	ldr	r3, [pc, #168]	@ (800189c <HAL_UART_MspInit+0x15c>)
 80017f2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80017f6:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017f8:	4b28      	ldr	r3, [pc, #160]	@ (800189c <HAL_UART_MspInit+0x15c>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80017fe:	4827      	ldr	r0, [pc, #156]	@ (800189c <HAL_UART_MspInit+0x15c>)
 8001800:	f000 ff7e 	bl	8002700 <HAL_DMA_Init>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800180a:	f7ff fd63 	bl	80012d4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4a22      	ldr	r2, [pc, #136]	@ (800189c <HAL_UART_MspInit+0x15c>)
 8001812:	639a      	str	r2, [r3, #56]	@ 0x38
 8001814:	4a21      	ldr	r2, [pc, #132]	@ (800189c <HAL_UART_MspInit+0x15c>)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 800181a:	4b22      	ldr	r3, [pc, #136]	@ (80018a4 <HAL_UART_MspInit+0x164>)
 800181c:	4a22      	ldr	r2, [pc, #136]	@ (80018a8 <HAL_UART_MspInit+0x168>)
 800181e:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8001820:	4b20      	ldr	r3, [pc, #128]	@ (80018a4 <HAL_UART_MspInit+0x164>)
 8001822:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001826:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001828:	4b1e      	ldr	r3, [pc, #120]	@ (80018a4 <HAL_UART_MspInit+0x164>)
 800182a:	2240      	movs	r2, #64	@ 0x40
 800182c:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800182e:	4b1d      	ldr	r3, [pc, #116]	@ (80018a4 <HAL_UART_MspInit+0x164>)
 8001830:	2200      	movs	r2, #0
 8001832:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001834:	4b1b      	ldr	r3, [pc, #108]	@ (80018a4 <HAL_UART_MspInit+0x164>)
 8001836:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800183a:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800183c:	4b19      	ldr	r3, [pc, #100]	@ (80018a4 <HAL_UART_MspInit+0x164>)
 800183e:	2200      	movs	r2, #0
 8001840:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001842:	4b18      	ldr	r3, [pc, #96]	@ (80018a4 <HAL_UART_MspInit+0x164>)
 8001844:	2200      	movs	r2, #0
 8001846:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8001848:	4b16      	ldr	r3, [pc, #88]	@ (80018a4 <HAL_UART_MspInit+0x164>)
 800184a:	2200      	movs	r2, #0
 800184c:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800184e:	4b15      	ldr	r3, [pc, #84]	@ (80018a4 <HAL_UART_MspInit+0x164>)
 8001850:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001854:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001856:	4b13      	ldr	r3, [pc, #76]	@ (80018a4 <HAL_UART_MspInit+0x164>)
 8001858:	2200      	movs	r2, #0
 800185a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800185c:	4811      	ldr	r0, [pc, #68]	@ (80018a4 <HAL_UART_MspInit+0x164>)
 800185e:	f000 ff4f 	bl	8002700 <HAL_DMA_Init>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8001868:	f7ff fd34 	bl	80012d4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	4a0d      	ldr	r2, [pc, #52]	@ (80018a4 <HAL_UART_MspInit+0x164>)
 8001870:	635a      	str	r2, [r3, #52]	@ 0x34
 8001872:	4a0c      	ldr	r2, [pc, #48]	@ (80018a4 <HAL_UART_MspInit+0x164>)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8001878:	2200      	movs	r2, #0
 800187a:	2105      	movs	r1, #5
 800187c:	2047      	movs	r0, #71	@ 0x47
 800187e:	f000 feb9 	bl	80025f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001882:	2047      	movs	r0, #71	@ 0x47
 8001884:	f000 fee2 	bl	800264c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001888:	bf00      	nop
 800188a:	3728      	adds	r7, #40	@ 0x28
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40011400 	.word	0x40011400
 8001894:	40023800 	.word	0x40023800
 8001898:	40020800 	.word	0x40020800
 800189c:	20000a2c 	.word	0x20000a2c
 80018a0:	40026428 	.word	0x40026428
 80018a4:	20000a8c 	.word	0x20000a8c
 80018a8:	400264a0 	.word	0x400264a0

080018ac <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART6)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a0e      	ldr	r2, [pc, #56]	@ (80018f4 <HAL_UART_MspDeInit+0x48>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d116      	bne.n	80018ec <HAL_UART_MspDeInit+0x40>
  {
  /* USER CODE BEGIN USART6_MspDeInit 0 */

  /* USER CODE END USART6_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART6_CLK_DISABLE();
 80018be:	4b0e      	ldr	r3, [pc, #56]	@ (80018f8 <HAL_UART_MspDeInit+0x4c>)
 80018c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018c2:	4a0d      	ldr	r2, [pc, #52]	@ (80018f8 <HAL_UART_MspDeInit+0x4c>)
 80018c4:	f023 0320 	bic.w	r3, r3, #32
 80018c8:	6453      	str	r3, [r2, #68]	@ 0x44

    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    HAL_GPIO_DeInit(GPIOC, TX6_Pin|RX6_Pin);
 80018ca:	21c0      	movs	r1, #192	@ 0xc0
 80018cc:	480b      	ldr	r0, [pc, #44]	@ (80018fc <HAL_UART_MspDeInit+0x50>)
 80018ce:	f002 f809 	bl	80038e4 <HAL_GPIO_DeInit>

    /* USART6 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018d6:	4618      	mov	r0, r3
 80018d8:	f001 f92c 	bl	8002b34 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018e0:	4618      	mov	r0, r3
 80018e2:	f001 f927 	bl	8002b34 <HAL_DMA_DeInit>

    /* USART6 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 80018e6:	2047      	movs	r0, #71	@ 0x47
 80018e8:	f000 fec8 	bl	800267c <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }
}
 80018ec:	bf00      	nop
 80018ee:	3708      	adds	r7, #8
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40011400 	.word	0x40011400
 80018f8:	40023800 	.word	0x40023800
 80018fc:	40020800 	.word	0x40020800

08001900 <UpDateUart>:
 * @param uart 要重新设定的uart handle
 * @param baudrate 重设波特率
 * @return HAL_StatusTypeDef 
 */
HAL_StatusTypeDef UpDateUart(UART_HandleTypeDef * uart, uint32_t baudrate)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	6039      	str	r1, [r7, #0]
  uint8_t if_change = 0;
 800190a:	2300      	movs	r3, #0
 800190c:	73fb      	strb	r3, [r7, #15]

  if (baudrate != uart->Init.BaudRate)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	683a      	ldr	r2, [r7, #0]
 8001914:	429a      	cmp	r2, r3
 8001916:	d004      	beq.n	8001922 <UpDateUart+0x22>
  {
    uart -> Init.BaudRate = baudrate;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	683a      	ldr	r2, [r7, #0]
 800191c:	605a      	str	r2, [r3, #4]
    if_change = 1;
 800191e:	2301      	movs	r3, #1
 8001920:	73fb      	strb	r3, [r7, #15]
  }
  

  if (if_change)
 8001922:	7bfb      	ldrb	r3, [r7, #15]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d005      	beq.n	8001934 <UpDateUart+0x34>
  {
    HAL_UART_DeInit(uart);
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f006 fed7 	bl	80086dc <HAL_UART_DeInit>
    HAL_UART_Init(uart);
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f006 fe1e 	bl	8008570 <HAL_UART_Init>
  }
  return HAL_UARTEx_ReceiveToIdle_DMA(&huart6, UART6_RX_BUFFER, UART6_MAX_RX_LEN);
 8001934:	2240      	movs	r2, #64	@ 0x40
 8001936:	4904      	ldr	r1, [pc, #16]	@ (8001948 <UpDateUart+0x48>)
 8001938:	4804      	ldr	r0, [pc, #16]	@ (800194c <UpDateUart+0x4c>)
 800193a:	f007 f818 	bl	800896e <HAL_UARTEx_ReceiveToIdle_DMA>
 800193e:	4603      	mov	r3, r0
}
 8001940:	4618      	mov	r0, r3
 8001942:	3710      	adds	r7, #16
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	200009a8 	.word	0x200009a8
 800194c:	200009e8 	.word	0x200009e8

08001950 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	460b      	mov	r3, r1
 800195a:	807b      	strh	r3, [r7, #2]
  // uint8_t len;
	// uint8_t data[25];
	if(huart->Instance == USART6)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a2d      	ldr	r2, [pc, #180]	@ (8001a18 <HAL_UARTEx_RxEventCallback+0xc8>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d154      	bne.n	8001a10 <HAL_UARTEx_RxEventCallback+0xc0>
	{
		HAL_UART_DMAStop(huart);
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f006 ff82 	bl	8008870 <HAL_UART_DMAStop>
		CDC_Transmit(0, UART6_RX_BUFFER, Size);
 800196c:	887b      	ldrh	r3, [r7, #2]
 800196e:	461a      	mov	r2, r3
 8001970:	492a      	ldr	r1, [pc, #168]	@ (8001a1c <HAL_UARTEx_RxEventCallback+0xcc>)
 8001972:	2000      	movs	r0, #0
 8001974:	f00b fcac 	bl	800d2d0 <CDC_Transmit>
    memset(CMD_BUFFER[CMD_POINTER], ' ' , MAX_DISP_LEN);    // 清屏，所以需要用空格填充！
 8001978:	4b29      	ldr	r3, [pc, #164]	@ (8001a20 <HAL_UARTEx_RxEventCallback+0xd0>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	461a      	mov	r2, r3
 800197e:	4613      	mov	r3, r2
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	4413      	add	r3, r2
 8001984:	009a      	lsls	r2, r3, #2
 8001986:	4413      	add	r3, r2
 8001988:	4a26      	ldr	r2, [pc, #152]	@ (8001a24 <HAL_UARTEx_RxEventCallback+0xd4>)
 800198a:	4413      	add	r3, r2
 800198c:	2218      	movs	r2, #24
 800198e:	2120      	movs	r1, #32
 8001990:	4618      	mov	r0, r3
 8001992:	f010 ff9d 	bl	80128d0 <memset>
    memcpy(CMD_BUFFER[CMD_POINTER], UART6_RX_BUFFER, ((int)Size>MAX_DISP_LEN) ? MAX_DISP_LEN:(int)Size);
 8001996:	4b22      	ldr	r3, [pc, #136]	@ (8001a20 <HAL_UARTEx_RxEventCallback+0xd0>)
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	461a      	mov	r2, r3
 800199c:	4613      	mov	r3, r2
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	4413      	add	r3, r2
 80019a2:	009a      	lsls	r2, r3, #2
 80019a4:	4413      	add	r3, r2
 80019a6:	4a1f      	ldr	r2, [pc, #124]	@ (8001a24 <HAL_UARTEx_RxEventCallback+0xd4>)
 80019a8:	1898      	adds	r0, r3, r2
 80019aa:	887b      	ldrh	r3, [r7, #2]
 80019ac:	2b18      	cmp	r3, #24
 80019ae:	bf28      	it	cs
 80019b0:	2318      	movcs	r3, #24
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	461a      	mov	r2, r3
 80019b6:	4919      	ldr	r1, [pc, #100]	@ (8001a1c <HAL_UARTEx_RxEventCallback+0xcc>)
 80019b8:	f010 ffbe 	bl	8012938 <memcpy>
    CMD_DIR[CMD_POINTER] = 2;
 80019bc:	4b18      	ldr	r3, [pc, #96]	@ (8001a20 <HAL_UARTEx_RxEventCallback+0xd0>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	461a      	mov	r2, r3
 80019c2:	4b19      	ldr	r3, [pc, #100]	@ (8001a28 <HAL_UARTEx_RxEventCallback+0xd8>)
 80019c4:	2102      	movs	r1, #2
 80019c6:	5499      	strb	r1, [r3, r2]
    CMD_LEN[CMD_POINTER] = Size;
 80019c8:	4b15      	ldr	r3, [pc, #84]	@ (8001a20 <HAL_UARTEx_RxEventCallback+0xd0>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	461a      	mov	r2, r3
 80019ce:	887b      	ldrh	r3, [r7, #2]
 80019d0:	b2d9      	uxtb	r1, r3
 80019d2:	4b16      	ldr	r3, [pc, #88]	@ (8001a2c <HAL_UARTEx_RxEventCallback+0xdc>)
 80019d4:	5499      	strb	r1, [r3, r2]
    RX_CNT+=Size;
 80019d6:	4b16      	ldr	r3, [pc, #88]	@ (8001a30 <HAL_UARTEx_RxEventCallback+0xe0>)
 80019d8:	881a      	ldrh	r2, [r3, #0]
 80019da:	887b      	ldrh	r3, [r7, #2]
 80019dc:	4413      	add	r3, r2
 80019de:	b29a      	uxth	r2, r3
 80019e0:	4b13      	ldr	r3, [pc, #76]	@ (8001a30 <HAL_UARTEx_RxEventCallback+0xe0>)
 80019e2:	801a      	strh	r2, [r3, #0]
    CMD_POINTER = (CMD_POINTER + 1) % MAX_DISP_ROW;
 80019e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001a20 <HAL_UARTEx_RxEventCallback+0xd0>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	1c5a      	adds	r2, r3, #1
 80019ea:	4b12      	ldr	r3, [pc, #72]	@ (8001a34 <HAL_UARTEx_RxEventCallback+0xe4>)
 80019ec:	fb83 1302 	smull	r1, r3, r3, r2
 80019f0:	4413      	add	r3, r2
 80019f2:	1099      	asrs	r1, r3, #2
 80019f4:	17d3      	asrs	r3, r2, #31
 80019f6:	1ac9      	subs	r1, r1, r3
 80019f8:	460b      	mov	r3, r1
 80019fa:	00db      	lsls	r3, r3, #3
 80019fc:	1a5b      	subs	r3, r3, r1
 80019fe:	1ad1      	subs	r1, r2, r3
 8001a00:	b2ca      	uxtb	r2, r1
 8001a02:	4b07      	ldr	r3, [pc, #28]	@ (8001a20 <HAL_UARTEx_RxEventCallback+0xd0>)
 8001a04:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, UART6_RX_BUFFER, UART6_MAX_RX_LEN);
 8001a06:	2240      	movs	r2, #64	@ 0x40
 8001a08:	4904      	ldr	r1, [pc, #16]	@ (8001a1c <HAL_UARTEx_RxEventCallback+0xcc>)
 8001a0a:	480b      	ldr	r0, [pc, #44]	@ (8001a38 <HAL_UARTEx_RxEventCallback+0xe8>)
 8001a0c:	f006 ffaf 	bl	800896e <HAL_UARTEx_ReceiveToIdle_DMA>
	}

}
 8001a10:	bf00      	nop
 8001a12:	3708      	adds	r7, #8
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40011400 	.word	0x40011400
 8001a1c:	200009a8 	.word	0x200009a8
 8001a20:	2000076b 	.word	0x2000076b
 8001a24:	200006ac 	.word	0x200006ac
 8001a28:	20000764 	.word	0x20000764
 8001a2c:	2000075c 	.word	0x2000075c
 8001a30:	2000076e 	.word	0x2000076e
 8001a34:	92492493 	.word	0x92492493
 8001a38:	200009e8 	.word	0x200009e8

08001a3c <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001a40:	4b14      	ldr	r3, [pc, #80]	@ (8001a94 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a42:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001a46:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001a48:	4b12      	ldr	r3, [pc, #72]	@ (8001a94 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a4a:	2204      	movs	r2, #4
 8001a4c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001a4e:	4b11      	ldr	r3, [pc, #68]	@ (8001a94 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a50:	2202      	movs	r2, #2
 8001a52:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001a54:	4b0f      	ldr	r3, [pc, #60]	@ (8001a94 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001a5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a94 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001a60:	4b0c      	ldr	r3, [pc, #48]	@ (8001a94 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001a66:	4b0b      	ldr	r3, [pc, #44]	@ (8001a94 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001a6c:	4b09      	ldr	r3, [pc, #36]	@ (8001a94 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001a72:	4b08      	ldr	r3, [pc, #32]	@ (8001a94 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001a78:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001a7e:	4805      	ldr	r0, [pc, #20]	@ (8001a94 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a80:	f003 fe2e 	bl	80056e0 <HAL_PCD_Init>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001a8a:	f7ff fc23 	bl	80012d4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001a8e:	bf00      	nop
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	20000aec 	.word	0x20000aec

08001a98 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b08a      	sub	sp, #40	@ 0x28
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa0:	f107 0314 	add.w	r3, r7, #20
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
 8001aac:	60da      	str	r2, [r3, #12]
 8001aae:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ab8:	d13a      	bne.n	8001b30 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	613b      	str	r3, [r7, #16]
 8001abe:	4b1e      	ldr	r3, [pc, #120]	@ (8001b38 <HAL_PCD_MspInit+0xa0>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac2:	4a1d      	ldr	r2, [pc, #116]	@ (8001b38 <HAL_PCD_MspInit+0xa0>)
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aca:	4b1b      	ldr	r3, [pc, #108]	@ (8001b38 <HAL_PCD_MspInit+0xa0>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	613b      	str	r3, [r7, #16]
 8001ad4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_N_Pin|USB_P_Pin;
 8001ad6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001ada:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001adc:	2302      	movs	r3, #2
 8001ade:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001ae8:	230a      	movs	r3, #10
 8001aea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aec:	f107 0314 	add.w	r3, r7, #20
 8001af0:	4619      	mov	r1, r3
 8001af2:	4812      	ldr	r0, [pc, #72]	@ (8001b3c <HAL_PCD_MspInit+0xa4>)
 8001af4:	f001 fc64 	bl	80033c0 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001af8:	4b0f      	ldr	r3, [pc, #60]	@ (8001b38 <HAL_PCD_MspInit+0xa0>)
 8001afa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001afc:	4a0e      	ldr	r2, [pc, #56]	@ (8001b38 <HAL_PCD_MspInit+0xa0>)
 8001afe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b02:	6353      	str	r3, [r2, #52]	@ 0x34
 8001b04:	2300      	movs	r3, #0
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	4b0b      	ldr	r3, [pc, #44]	@ (8001b38 <HAL_PCD_MspInit+0xa0>)
 8001b0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b0c:	4a0a      	ldr	r2, [pc, #40]	@ (8001b38 <HAL_PCD_MspInit+0xa0>)
 8001b0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b12:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b14:	4b08      	ldr	r3, [pc, #32]	@ (8001b38 <HAL_PCD_MspInit+0xa0>)
 8001b16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	68fb      	ldr	r3, [r7, #12]

    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8001b20:	2200      	movs	r2, #0
 8001b22:	2105      	movs	r1, #5
 8001b24:	2043      	movs	r0, #67	@ 0x43
 8001b26:	f000 fd65 	bl	80025f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001b2a:	2043      	movs	r0, #67	@ 0x43
 8001b2c:	f000 fd8e 	bl	800264c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001b30:	bf00      	nop
 8001b32:	3728      	adds	r7, #40	@ 0x28
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40023800 	.word	0x40023800
 8001b3c:	40020000 	.word	0x40020000

08001b40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001b40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b78 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b44:	480d      	ldr	r0, [pc, #52]	@ (8001b7c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b46:	490e      	ldr	r1, [pc, #56]	@ (8001b80 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b48:	4a0e      	ldr	r2, [pc, #56]	@ (8001b84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b4c:	e002      	b.n	8001b54 <LoopCopyDataInit>

08001b4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b52:	3304      	adds	r3, #4

08001b54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b58:	d3f9      	bcc.n	8001b4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b5a:	4a0b      	ldr	r2, [pc, #44]	@ (8001b88 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b5c:	4c0b      	ldr	r4, [pc, #44]	@ (8001b8c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b60:	e001      	b.n	8001b66 <LoopFillZerobss>

08001b62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b64:	3204      	adds	r2, #4

08001b66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b68:	d3fb      	bcc.n	8001b62 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b6a:	f000 f813 	bl	8001b94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b6e:	f010 febd 	bl	80128ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b72:	f7ff fafb 	bl	800116c <main>
  bx  lr    
 8001b76:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b78:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001b7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b80:	2000056c 	.word	0x2000056c
  ldr r2, =_sidata
 8001b84:	080216bc 	.word	0x080216bc
  ldr r2, =_sbss
 8001b88:	2000056c 	.word	0x2000056c
  ldr r4, =_ebss
 8001b8c:	200064a4 	.word	0x200064a4

08001b90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b90:	e7fe      	b.n	8001b90 <ADC_IRQHandler>
	...

08001b94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b98:	4b06      	ldr	r3, [pc, #24]	@ (8001bb4 <SystemInit+0x20>)
 8001b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b9e:	4a05      	ldr	r2, [pc, #20]	@ (8001bb4 <SystemInit+0x20>)
 8001ba0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ba4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	e000ed00 	.word	0xe000ed00

08001bb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf8 <HAL_Init+0x40>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8001bf8 <HAL_Init+0x40>)
 8001bc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf8 <HAL_Init+0x40>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf8 <HAL_Init+0x40>)
 8001bce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bd4:	4b08      	ldr	r3, [pc, #32]	@ (8001bf8 <HAL_Init+0x40>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a07      	ldr	r2, [pc, #28]	@ (8001bf8 <HAL_Init+0x40>)
 8001bda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001be0:	2003      	movs	r0, #3
 8001be2:	f000 fce7 	bl	80025b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001be6:	200f      	movs	r0, #15
 8001be8:	f7ff fc62 	bl	80014b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bec:	f7ff fc34 	bl	8001458 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40023c00 	.word	0x40023c00

08001bfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c00:	4b06      	ldr	r3, [pc, #24]	@ (8001c1c <HAL_IncTick+0x20>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	461a      	mov	r2, r3
 8001c06:	4b06      	ldr	r3, [pc, #24]	@ (8001c20 <HAL_IncTick+0x24>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	4a04      	ldr	r2, [pc, #16]	@ (8001c20 <HAL_IncTick+0x24>)
 8001c0e:	6013      	str	r3, [r2, #0]
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	2000000c 	.word	0x2000000c
 8001c20:	20000ff8 	.word	0x20000ff8

08001c24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  return uwTick;
 8001c28:	4b03      	ldr	r3, [pc, #12]	@ (8001c38 <HAL_GetTick+0x14>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	20000ff8 	.word	0x20000ff8

08001c3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c44:	f7ff ffee 	bl	8001c24 <HAL_GetTick>
 8001c48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c54:	d005      	beq.n	8001c62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c56:	4b0a      	ldr	r3, [pc, #40]	@ (8001c80 <HAL_Delay+0x44>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	4413      	add	r3, r2
 8001c60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c62:	bf00      	nop
 8001c64:	f7ff ffde 	bl	8001c24 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d8f7      	bhi.n	8001c64 <HAL_Delay+0x28>
  {
  }
}
 8001c74:	bf00      	nop
 8001c76:	bf00      	nop
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	2000000c 	.word	0x2000000c

08001c84 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d101      	bne.n	8001c9a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e14e      	b.n	8001f38 <HAL_ADC_Init+0x2b4>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a90      	ldr	r2, [pc, #576]	@ (8001ee0 <HAL_ADC_Init+0x25c>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d004      	beq.n	8001cae <HAL_ADC_Init+0x2a>
 8001ca4:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 8001ca8:	488e      	ldr	r0, [pc, #568]	@ (8001ee4 <HAL_ADC_Init+0x260>)
 8001caa:	f7ff fb19 	bl	80012e0 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d013      	beq.n	8001cde <HAL_ADC_Init+0x5a>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cbe:	d00e      	beq.n	8001cde <HAL_ADC_Init+0x5a>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001cc8:	d009      	beq.n	8001cde <HAL_ADC_Init+0x5a>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8001cd2:	d004      	beq.n	8001cde <HAL_ADC_Init+0x5a>
 8001cd4:	f240 1143 	movw	r1, #323	@ 0x143
 8001cd8:	4882      	ldr	r0, [pc, #520]	@ (8001ee4 <HAL_ADC_Init+0x260>)
 8001cda:	f7ff fb01 	bl	80012e0 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d013      	beq.n	8001d0e <HAL_ADC_Init+0x8a>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cee:	d00e      	beq.n	8001d0e <HAL_ADC_Init+0x8a>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001cf8:	d009      	beq.n	8001d0e <HAL_ADC_Init+0x8a>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001d02:	d004      	beq.n	8001d0e <HAL_ADC_Init+0x8a>
 8001d04:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8001d08:	4876      	ldr	r0, [pc, #472]	@ (8001ee4 <HAL_ADC_Init+0x260>)
 8001d0a:	f7ff fae9 	bl	80012e0 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	691b      	ldr	r3, [r3, #16]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d008      	beq.n	8001d28 <HAL_ADC_Init+0xa4>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	691b      	ldr	r3, [r3, #16]
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d004      	beq.n	8001d28 <HAL_ADC_Init+0xa4>
 8001d1e:	f240 1145 	movw	r1, #325	@ 0x145
 8001d22:	4870      	ldr	r0, [pc, #448]	@ (8001ee4 <HAL_ADC_Init+0x260>)
 8001d24:	f7ff fadc 	bl	80012e0 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	7e1b      	ldrb	r3, [r3, #24]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d008      	beq.n	8001d42 <HAL_ADC_Init+0xbe>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	7e1b      	ldrb	r3, [r3, #24]
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d004      	beq.n	8001d42 <HAL_ADC_Init+0xbe>
 8001d38:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 8001d3c:	4869      	ldr	r0, [pc, #420]	@ (8001ee4 <HAL_ADC_Init+0x260>)
 8001d3e:	f7ff facf 	bl	80012e0 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d054      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d52:	d04f      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001d5c:	d04a      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d62:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001d66:	d045      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d6c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001d70:	d040      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d76:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8001d7a:	d03b      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d80:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8001d84:	d036      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d8a:	f1b3 6fe0 	cmp.w	r3, #117440512	@ 0x7000000
 8001d8e:	d031      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d94:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001d98:	d02c      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d9e:	f1b3 6f10 	cmp.w	r3, #150994944	@ 0x9000000
 8001da2:	d027      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da8:	f1b3 6f20 	cmp.w	r3, #167772160	@ 0xa000000
 8001dac:	d022      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001db2:	f1b3 6f30 	cmp.w	r3, #184549376	@ 0xb000000
 8001db6:	d01d      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dbc:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8001dc0:	d018      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc6:	f1b3 6f50 	cmp.w	r3, #218103808	@ 0xd000000
 8001dca:	d013      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dd0:	f1b3 6f60 	cmp.w	r3, #234881024	@ 0xe000000
 8001dd4:	d00e      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dda:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8001dde:	d009      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de4:	4a40      	ldr	r2, [pc, #256]	@ (8001ee8 <HAL_ADC_Init+0x264>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d004      	beq.n	8001df4 <HAL_ADC_Init+0x170>
 8001dea:	f240 1147 	movw	r1, #327	@ 0x147
 8001dee:	483d      	ldr	r0, [pc, #244]	@ (8001ee4 <HAL_ADC_Init+0x260>)
 8001df0:	f7ff fa76 	bl	80012e0 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d009      	beq.n	8001e10 <HAL_ADC_Init+0x18c>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001e04:	d004      	beq.n	8001e10 <HAL_ADC_Init+0x18c>
 8001e06:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8001e0a:	4836      	ldr	r0, [pc, #216]	@ (8001ee4 <HAL_ADC_Init+0x260>)
 8001e0c:	f7ff fa68 	bl	80012e0 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	69db      	ldr	r3, [r3, #28]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d003      	beq.n	8001e20 <HAL_ADC_Init+0x19c>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	69db      	ldr	r3, [r3, #28]
 8001e1c:	2b10      	cmp	r3, #16
 8001e1e:	d904      	bls.n	8001e2a <HAL_ADC_Init+0x1a6>
 8001e20:	f240 1149 	movw	r1, #329	@ 0x149
 8001e24:	482f      	ldr	r0, [pc, #188]	@ (8001ee4 <HAL_ADC_Init+0x260>)
 8001e26:	f7ff fa5b 	bl	80012e0 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d009      	beq.n	8001e48 <HAL_ADC_Init+0x1c4>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d004      	beq.n	8001e48 <HAL_ADC_Init+0x1c4>
 8001e3e:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8001e42:	4828      	ldr	r0, [pc, #160]	@ (8001ee4 <HAL_ADC_Init+0x260>)
 8001e44:	f7ff fa4c 	bl	80012e0 <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	695b      	ldr	r3, [r3, #20]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d00c      	beq.n	8001e6a <HAL_ADC_Init+0x1e6>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	695b      	ldr	r3, [r3, #20]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d008      	beq.n	8001e6a <HAL_ADC_Init+0x1e6>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	695b      	ldr	r3, [r3, #20]
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d004      	beq.n	8001e6a <HAL_ADC_Init+0x1e6>
 8001e60:	f240 114b 	movw	r1, #331	@ 0x14b
 8001e64:	481f      	ldr	r0, [pc, #124]	@ (8001ee4 <HAL_ADC_Init+0x260>)
 8001e66:	f7ff fa3b 	bl	80012e0 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d009      	beq.n	8001e88 <HAL_ADC_Init+0x204>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d004      	beq.n	8001e88 <HAL_ADC_Init+0x204>
 8001e7e:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8001e82:	4818      	ldr	r0, [pc, #96]	@ (8001ee4 <HAL_ADC_Init+0x260>)
 8001e84:	f7ff fa2c 	bl	80012e0 <assert_failed>
  
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e8c:	4a16      	ldr	r2, [pc, #88]	@ (8001ee8 <HAL_ADC_Init+0x264>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d017      	beq.n	8001ec2 <HAL_ADC_Init+0x23e>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d013      	beq.n	8001ec2 <HAL_ADC_Init+0x23e>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001ea2:	d00e      	beq.n	8001ec2 <HAL_ADC_Init+0x23e>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001eac:	d009      	beq.n	8001ec2 <HAL_ADC_Init+0x23e>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eb2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8001eb6:	d004      	beq.n	8001ec2 <HAL_ADC_Init+0x23e>
 8001eb8:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 8001ebc:	4809      	ldr	r0, [pc, #36]	@ (8001ee4 <HAL_ADC_Init+0x260>)
 8001ebe:	f7ff fa0f 	bl	80012e0 <assert_failed>
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d110      	bne.n	8001eec <HAL_ADC_Init+0x268>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f7fe fbc8 	bl	8000660 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8001ede:	e005      	b.n	8001eec <HAL_ADC_Init+0x268>
 8001ee0:	40012000 	.word	0x40012000
 8001ee4:	08013228 	.word	0x08013228
 8001ee8:	0f000001 	.word	0x0f000001
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef0:	f003 0310 	and.w	r3, r3, #16
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d118      	bne.n	8001f2a <HAL_ADC_Init+0x2a6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f00:	f023 0302 	bic.w	r3, r3, #2
 8001f04:	f043 0202 	orr.w	r2, r3, #2
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f000 f975 	bl	80021fc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1c:	f023 0303 	bic.w	r3, r3, #3
 8001f20:	f043 0201 	orr.w	r2, r3, #1
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f28:	e001      	b.n	8001f2e <HAL_ADC_Init+0x2aa>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3710      	adds	r7, #16
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Check the parameters */
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	2b12      	cmp	r3, #18
 8001f54:	d904      	bls.n	8001f60 <HAL_ADC_ConfigChannel+0x20>
 8001f56:	f240 618b 	movw	r1, #1675	@ 0x68b
 8001f5a:	486f      	ldr	r0, [pc, #444]	@ (8002118 <HAL_ADC_ConfigChannel+0x1d8>)
 8001f5c:	f7ff f9c0 	bl	80012e0 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d003      	beq.n	8001f70 <HAL_ADC_ConfigChannel+0x30>
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	2b10      	cmp	r3, #16
 8001f6e:	d904      	bls.n	8001f7a <HAL_ADC_ConfigChannel+0x3a>
 8001f70:	f240 618c 	movw	r1, #1676	@ 0x68c
 8001f74:	4868      	ldr	r0, [pc, #416]	@ (8002118 <HAL_ADC_ConfigChannel+0x1d8>)
 8001f76:	f7ff f9b3 	bl	80012e0 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d020      	beq.n	8001fc4 <HAL_ADC_ConfigChannel+0x84>
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d01c      	beq.n	8001fc4 <HAL_ADC_ConfigChannel+0x84>
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d018      	beq.n	8001fc4 <HAL_ADC_ConfigChannel+0x84>
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	2b03      	cmp	r3, #3
 8001f98:	d014      	beq.n	8001fc4 <HAL_ADC_ConfigChannel+0x84>
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	2b04      	cmp	r3, #4
 8001fa0:	d010      	beq.n	8001fc4 <HAL_ADC_ConfigChannel+0x84>
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	2b05      	cmp	r3, #5
 8001fa8:	d00c      	beq.n	8001fc4 <HAL_ADC_ConfigChannel+0x84>
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	2b06      	cmp	r3, #6
 8001fb0:	d008      	beq.n	8001fc4 <HAL_ADC_ConfigChannel+0x84>
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	2b07      	cmp	r3, #7
 8001fb8:	d004      	beq.n	8001fc4 <HAL_ADC_ConfigChannel+0x84>
 8001fba:	f240 618d 	movw	r1, #1677	@ 0x68d
 8001fbe:	4856      	ldr	r0, [pc, #344]	@ (8002118 <HAL_ADC_ConfigChannel+0x1d8>)
 8001fc0:	f7ff f98e 	bl	80012e0 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d101      	bne.n	8001fd2 <HAL_ADC_ConfigChannel+0x92>
 8001fce:	2302      	movs	r3, #2
 8001fd0:	e107      	b.n	80021e2 <HAL_ADC_ConfigChannel+0x2a2>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2b09      	cmp	r3, #9
 8001fe0:	d925      	bls.n	800202e <HAL_ADC_ConfigChannel+0xee>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	68d9      	ldr	r1, [r3, #12]
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	b29b      	uxth	r3, r3
 8001fee:	461a      	mov	r2, r3
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	005b      	lsls	r3, r3, #1
 8001ff4:	4413      	add	r3, r2
 8001ff6:	3b1e      	subs	r3, #30
 8001ff8:	2207      	movs	r2, #7
 8001ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffe:	43da      	mvns	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	400a      	ands	r2, r1
 8002006:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	68d9      	ldr	r1, [r3, #12]
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	689a      	ldr	r2, [r3, #8]
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	b29b      	uxth	r3, r3
 8002018:	4618      	mov	r0, r3
 800201a:	4603      	mov	r3, r0
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	4403      	add	r3, r0
 8002020:	3b1e      	subs	r3, #30
 8002022:	409a      	lsls	r2, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	430a      	orrs	r2, r1
 800202a:	60da      	str	r2, [r3, #12]
 800202c:	e022      	b.n	8002074 <HAL_ADC_ConfigChannel+0x134>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	6919      	ldr	r1, [r3, #16]
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	b29b      	uxth	r3, r3
 800203a:	461a      	mov	r2, r3
 800203c:	4613      	mov	r3, r2
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	4413      	add	r3, r2
 8002042:	2207      	movs	r2, #7
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	43da      	mvns	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	400a      	ands	r2, r1
 8002050:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	6919      	ldr	r1, [r3, #16]
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	689a      	ldr	r2, [r3, #8]
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	b29b      	uxth	r3, r3
 8002062:	4618      	mov	r0, r3
 8002064:	4603      	mov	r3, r0
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	4403      	add	r3, r0
 800206a:	409a      	lsls	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	430a      	orrs	r2, r1
 8002072:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	2b06      	cmp	r3, #6
 800207a:	d824      	bhi.n	80020c6 <HAL_ADC_ConfigChannel+0x186>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685a      	ldr	r2, [r3, #4]
 8002086:	4613      	mov	r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	4413      	add	r3, r2
 800208c:	3b05      	subs	r3, #5
 800208e:	221f      	movs	r2, #31
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	43da      	mvns	r2, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	400a      	ands	r2, r1
 800209c:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	b29b      	uxth	r3, r3
 80020aa:	4618      	mov	r0, r3
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685a      	ldr	r2, [r3, #4]
 80020b0:	4613      	mov	r3, r2
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	4413      	add	r3, r2
 80020b6:	3b05      	subs	r3, #5
 80020b8:	fa00 f203 	lsl.w	r2, r0, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	430a      	orrs	r2, r1
 80020c2:	635a      	str	r2, [r3, #52]	@ 0x34
 80020c4:	e04e      	b.n	8002164 <HAL_ADC_ConfigChannel+0x224>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	2b0c      	cmp	r3, #12
 80020cc:	d826      	bhi.n	800211c <HAL_ADC_ConfigChannel+0x1dc>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685a      	ldr	r2, [r3, #4]
 80020d8:	4613      	mov	r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	4413      	add	r3, r2
 80020de:	3b23      	subs	r3, #35	@ 0x23
 80020e0:	221f      	movs	r2, #31
 80020e2:	fa02 f303 	lsl.w	r3, r2, r3
 80020e6:	43da      	mvns	r2, r3
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	400a      	ands	r2, r1
 80020ee:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	b29b      	uxth	r3, r3
 80020fc:	4618      	mov	r0, r3
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	685a      	ldr	r2, [r3, #4]
 8002102:	4613      	mov	r3, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	4413      	add	r3, r2
 8002108:	3b23      	subs	r3, #35	@ 0x23
 800210a:	fa00 f203 	lsl.w	r2, r0, r3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	430a      	orrs	r2, r1
 8002114:	631a      	str	r2, [r3, #48]	@ 0x30
 8002116:	e025      	b.n	8002164 <HAL_ADC_ConfigChannel+0x224>
 8002118:	08013228 	.word	0x08013228
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685a      	ldr	r2, [r3, #4]
 8002126:	4613      	mov	r3, r2
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	4413      	add	r3, r2
 800212c:	3b41      	subs	r3, #65	@ 0x41
 800212e:	221f      	movs	r2, #31
 8002130:	fa02 f303 	lsl.w	r3, r2, r3
 8002134:	43da      	mvns	r2, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	400a      	ands	r2, r1
 800213c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	b29b      	uxth	r3, r3
 800214a:	4618      	mov	r0, r3
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685a      	ldr	r2, [r3, #4]
 8002150:	4613      	mov	r3, r2
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	4413      	add	r3, r2
 8002156:	3b41      	subs	r3, #65	@ 0x41
 8002158:	fa00 f203 	lsl.w	r2, r0, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	430a      	orrs	r2, r1
 8002162:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002164:	4b21      	ldr	r3, [pc, #132]	@ (80021ec <HAL_ADC_ConfigChannel+0x2ac>)
 8002166:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a20      	ldr	r2, [pc, #128]	@ (80021f0 <HAL_ADC_ConfigChannel+0x2b0>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d109      	bne.n	8002186 <HAL_ADC_ConfigChannel+0x246>
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2b12      	cmp	r3, #18
 8002178:	d105      	bne.n	8002186 <HAL_ADC_ConfigChannel+0x246>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a19      	ldr	r2, [pc, #100]	@ (80021f0 <HAL_ADC_ConfigChannel+0x2b0>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d123      	bne.n	80021d8 <HAL_ADC_ConfigChannel+0x298>
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2b10      	cmp	r3, #16
 8002196:	d003      	beq.n	80021a0 <HAL_ADC_ConfigChannel+0x260>
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2b11      	cmp	r3, #17
 800219e:	d11b      	bne.n	80021d8 <HAL_ADC_ConfigChannel+0x298>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2b10      	cmp	r3, #16
 80021b2:	d111      	bne.n	80021d8 <HAL_ADC_ConfigChannel+0x298>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80021b4:	4b0f      	ldr	r3, [pc, #60]	@ (80021f4 <HAL_ADC_ConfigChannel+0x2b4>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a0f      	ldr	r2, [pc, #60]	@ (80021f8 <HAL_ADC_ConfigChannel+0x2b8>)
 80021ba:	fba2 2303 	umull	r2, r3, r2, r3
 80021be:	0c9a      	lsrs	r2, r3, #18
 80021c0:	4613      	mov	r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	4413      	add	r3, r2
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80021ca:	e002      	b.n	80021d2 <HAL_ADC_ConfigChannel+0x292>
      {
        counter--;
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	3b01      	subs	r3, #1
 80021d0:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d1f9      	bne.n	80021cc <HAL_ADC_ConfigChannel+0x28c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3710      	adds	r7, #16
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40012300 	.word	0x40012300
 80021f0:	40012000 	.word	0x40012000
 80021f4:	20000004 	.word	0x20000004
 80021f8:	431bde83 	.word	0x431bde83

080021fc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002204:	4b7f      	ldr	r3, [pc, #508]	@ (8002404 <ADC_Init+0x208>)
 8002206:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	685a      	ldr	r2, [r3, #4]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	431a      	orrs	r2, r3
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	685a      	ldr	r2, [r3, #4]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002230:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	6859      	ldr	r1, [r3, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	691b      	ldr	r3, [r3, #16]
 800223c:	021a      	lsls	r2, r3, #8
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	430a      	orrs	r2, r1
 8002244:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	685a      	ldr	r2, [r3, #4]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002254:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	6859      	ldr	r1, [r3, #4]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689a      	ldr	r2, [r3, #8]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	430a      	orrs	r2, r1
 8002266:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	689a      	ldr	r2, [r3, #8]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002276:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	6899      	ldr	r1, [r3, #8]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	68da      	ldr	r2, [r3, #12]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	430a      	orrs	r2, r1
 8002288:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800228e:	4a5e      	ldr	r2, [pc, #376]	@ (8002408 <ADC_Init+0x20c>)
 8002290:	4293      	cmp	r3, r2
 8002292:	d022      	beq.n	80022da <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689a      	ldr	r2, [r3, #8]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80022a2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	6899      	ldr	r1, [r3, #8]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	430a      	orrs	r2, r1
 80022b4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	689a      	ldr	r2, [r3, #8]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80022c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6899      	ldr	r1, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	430a      	orrs	r2, r1
 80022d6:	609a      	str	r2, [r3, #8]
 80022d8:	e00f      	b.n	80022fa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	689a      	ldr	r2, [r3, #8]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80022e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80022f8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	689a      	ldr	r2, [r3, #8]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f022 0202 	bic.w	r2, r2, #2
 8002308:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	6899      	ldr	r1, [r3, #8]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	7e1b      	ldrb	r3, [r3, #24]
 8002314:	005a      	lsls	r2, r3, #1
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	430a      	orrs	r2, r1
 800231c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d028      	beq.n	800237a <ADC_Init+0x17e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800232c:	2b00      	cmp	r3, #0
 800232e:	d003      	beq.n	8002338 <ADC_Init+0x13c>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002334:	2b08      	cmp	r3, #8
 8002336:	d904      	bls.n	8002342 <ADC_Init+0x146>
 8002338:	f44f 61f5 	mov.w	r1, #1960	@ 0x7a8
 800233c:	4833      	ldr	r0, [pc, #204]	@ (800240c <ADC_Init+0x210>)
 800233e:	f7fe ffcf 	bl	80012e0 <assert_failed>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	685a      	ldr	r2, [r3, #4]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002350:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	685a      	ldr	r2, [r3, #4]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002360:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	6859      	ldr	r1, [r3, #4]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800236c:	3b01      	subs	r3, #1
 800236e:	035a      	lsls	r2, r3, #13
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	430a      	orrs	r2, r1
 8002376:	605a      	str	r2, [r3, #4]
 8002378:	e007      	b.n	800238a <ADC_Init+0x18e>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	685a      	ldr	r2, [r3, #4]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002388:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002398:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	69db      	ldr	r3, [r3, #28]
 80023a4:	3b01      	subs	r3, #1
 80023a6:	051a      	lsls	r2, r3, #20
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	430a      	orrs	r2, r1
 80023ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689a      	ldr	r2, [r3, #8]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80023be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	6899      	ldr	r1, [r3, #8]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80023cc:	025a      	lsls	r2, r3, #9
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	430a      	orrs	r2, r1
 80023d4:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	689a      	ldr	r2, [r3, #8]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80023e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	6899      	ldr	r1, [r3, #8]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	695b      	ldr	r3, [r3, #20]
 80023f0:	029a      	lsls	r2, r3, #10
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	430a      	orrs	r2, r1
 80023f8:	609a      	str	r2, [r3, #8]
}
 80023fa:	bf00      	nop
 80023fc:	3710      	adds	r7, #16
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	40012300 	.word	0x40012300
 8002408:	0f000001 	.word	0x0f000001
 800240c:	08013228 	.word	0x08013228

08002410 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002420:	4b0c      	ldr	r3, [pc, #48]	@ (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800242c:	4013      	ands	r3, r2
 800242e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002438:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800243c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002440:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002442:	4a04      	ldr	r2, [pc, #16]	@ (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	60d3      	str	r3, [r2, #12]
}
 8002448:	bf00      	nop
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr
 8002454:	e000ed00 	.word	0xe000ed00

08002458 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800245c:	4b04      	ldr	r3, [pc, #16]	@ (8002470 <__NVIC_GetPriorityGrouping+0x18>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	0a1b      	lsrs	r3, r3, #8
 8002462:	f003 0307 	and.w	r3, r3, #7
}
 8002466:	4618      	mov	r0, r3
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	e000ed00 	.word	0xe000ed00

08002474 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800247e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002482:	2b00      	cmp	r3, #0
 8002484:	db0b      	blt.n	800249e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	f003 021f 	and.w	r2, r3, #31
 800248c:	4907      	ldr	r1, [pc, #28]	@ (80024ac <__NVIC_EnableIRQ+0x38>)
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	095b      	lsrs	r3, r3, #5
 8002494:	2001      	movs	r0, #1
 8002496:	fa00 f202 	lsl.w	r2, r0, r2
 800249a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800249e:	bf00      	nop
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	e000e100 	.word	0xe000e100

080024b0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	4603      	mov	r3, r0
 80024b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	db12      	blt.n	80024e8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024c2:	79fb      	ldrb	r3, [r7, #7]
 80024c4:	f003 021f 	and.w	r2, r3, #31
 80024c8:	490a      	ldr	r1, [pc, #40]	@ (80024f4 <__NVIC_DisableIRQ+0x44>)
 80024ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ce:	095b      	lsrs	r3, r3, #5
 80024d0:	2001      	movs	r0, #1
 80024d2:	fa00 f202 	lsl.w	r2, r0, r2
 80024d6:	3320      	adds	r3, #32
 80024d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80024dc:	f3bf 8f4f 	dsb	sy
}
 80024e0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80024e2:	f3bf 8f6f 	isb	sy
}
 80024e6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr
 80024f4:	e000e100 	.word	0xe000e100

080024f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	4603      	mov	r3, r0
 8002500:	6039      	str	r1, [r7, #0]
 8002502:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002508:	2b00      	cmp	r3, #0
 800250a:	db0a      	blt.n	8002522 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	b2da      	uxtb	r2, r3
 8002510:	490c      	ldr	r1, [pc, #48]	@ (8002544 <__NVIC_SetPriority+0x4c>)
 8002512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002516:	0112      	lsls	r2, r2, #4
 8002518:	b2d2      	uxtb	r2, r2
 800251a:	440b      	add	r3, r1
 800251c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002520:	e00a      	b.n	8002538 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	b2da      	uxtb	r2, r3
 8002526:	4908      	ldr	r1, [pc, #32]	@ (8002548 <__NVIC_SetPriority+0x50>)
 8002528:	79fb      	ldrb	r3, [r7, #7]
 800252a:	f003 030f 	and.w	r3, r3, #15
 800252e:	3b04      	subs	r3, #4
 8002530:	0112      	lsls	r2, r2, #4
 8002532:	b2d2      	uxtb	r2, r2
 8002534:	440b      	add	r3, r1
 8002536:	761a      	strb	r2, [r3, #24]
}
 8002538:	bf00      	nop
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	e000e100 	.word	0xe000e100
 8002548:	e000ed00 	.word	0xe000ed00

0800254c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800254c:	b480      	push	{r7}
 800254e:	b089      	sub	sp, #36	@ 0x24
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f003 0307 	and.w	r3, r3, #7
 800255e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	f1c3 0307 	rsb	r3, r3, #7
 8002566:	2b04      	cmp	r3, #4
 8002568:	bf28      	it	cs
 800256a:	2304      	movcs	r3, #4
 800256c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	3304      	adds	r3, #4
 8002572:	2b06      	cmp	r3, #6
 8002574:	d902      	bls.n	800257c <NVIC_EncodePriority+0x30>
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	3b03      	subs	r3, #3
 800257a:	e000      	b.n	800257e <NVIC_EncodePriority+0x32>
 800257c:	2300      	movs	r3, #0
 800257e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002580:	f04f 32ff 	mov.w	r2, #4294967295
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	fa02 f303 	lsl.w	r3, r2, r3
 800258a:	43da      	mvns	r2, r3
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	401a      	ands	r2, r3
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002594:	f04f 31ff 	mov.w	r1, #4294967295
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	fa01 f303 	lsl.w	r3, r1, r3
 800259e:	43d9      	mvns	r1, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a4:	4313      	orrs	r3, r2
         );
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3724      	adds	r7, #36	@ 0x24
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
	...

080025b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2b07      	cmp	r3, #7
 80025c0:	d00f      	beq.n	80025e2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2b06      	cmp	r3, #6
 80025c6:	d00c      	beq.n	80025e2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2b05      	cmp	r3, #5
 80025cc:	d009      	beq.n	80025e2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2b04      	cmp	r3, #4
 80025d2:	d006      	beq.n	80025e2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2b03      	cmp	r3, #3
 80025d8:	d003      	beq.n	80025e2 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80025da:	2190      	movs	r1, #144	@ 0x90
 80025dc:	4804      	ldr	r0, [pc, #16]	@ (80025f0 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80025de:	f7fe fe7f 	bl	80012e0 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f7ff ff14 	bl	8002410 <__NVIC_SetPriorityGrouping>
}
 80025e8:	bf00      	nop
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	08013294 	.word	0x08013294

080025f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	607a      	str	r2, [r7, #4]
 8002600:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002602:	2300      	movs	r3, #0
 8002604:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2b0f      	cmp	r3, #15
 800260a:	d903      	bls.n	8002614 <HAL_NVIC_SetPriority+0x20>
 800260c:	21a8      	movs	r1, #168	@ 0xa8
 800260e:	480e      	ldr	r0, [pc, #56]	@ (8002648 <HAL_NVIC_SetPriority+0x54>)
 8002610:	f7fe fe66 	bl	80012e0 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	2b0f      	cmp	r3, #15
 8002618:	d903      	bls.n	8002622 <HAL_NVIC_SetPriority+0x2e>
 800261a:	21a9      	movs	r1, #169	@ 0xa9
 800261c:	480a      	ldr	r0, [pc, #40]	@ (8002648 <HAL_NVIC_SetPriority+0x54>)
 800261e:	f7fe fe5f 	bl	80012e0 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002622:	f7ff ff19 	bl	8002458 <__NVIC_GetPriorityGrouping>
 8002626:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	68b9      	ldr	r1, [r7, #8]
 800262c:	6978      	ldr	r0, [r7, #20]
 800262e:	f7ff ff8d 	bl	800254c <NVIC_EncodePriority>
 8002632:	4602      	mov	r2, r0
 8002634:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002638:	4611      	mov	r1, r2
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff ff5c 	bl	80024f8 <__NVIC_SetPriority>
}
 8002640:	bf00      	nop
 8002642:	3718      	adds	r7, #24
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	08013294 	.word	0x08013294

0800264c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	4603      	mov	r3, r0
 8002654:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265a:	2b00      	cmp	r3, #0
 800265c:	da03      	bge.n	8002666 <HAL_NVIC_EnableIRQ+0x1a>
 800265e:	21bc      	movs	r1, #188	@ 0xbc
 8002660:	4805      	ldr	r0, [pc, #20]	@ (8002678 <HAL_NVIC_EnableIRQ+0x2c>)
 8002662:	f7fe fe3d 	bl	80012e0 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff ff02 	bl	8002474 <__NVIC_EnableIRQ>
}
 8002670:	bf00      	nop
 8002672:	3708      	adds	r7, #8
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}
 8002678:	08013294 	.word	0x08013294

0800267c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268a:	2b00      	cmp	r3, #0
 800268c:	da03      	bge.n	8002696 <HAL_NVIC_DisableIRQ+0x1a>
 800268e:	21cc      	movs	r1, #204	@ 0xcc
 8002690:	4805      	ldr	r0, [pc, #20]	@ (80026a8 <HAL_NVIC_DisableIRQ+0x2c>)
 8002692:	f7fe fe25 	bl	80012e0 <assert_failed>
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269a:	4618      	mov	r0, r3
 800269c:	f7ff ff08 	bl	80024b0 <__NVIC_DisableIRQ>
}
 80026a0:	bf00      	nop
 80026a2:	3708      	adds	r7, #8
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	08013294 	.word	0x08013294

080026ac <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d101      	bne.n	80026be <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e017      	b.n	80026ee <HAL_CRC_Init+0x42>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a0d      	ldr	r2, [pc, #52]	@ (80026f8 <HAL_CRC_Init+0x4c>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d003      	beq.n	80026d0 <HAL_CRC_Init+0x24>
 80026c8:	2168      	movs	r1, #104	@ 0x68
 80026ca:	480c      	ldr	r0, [pc, #48]	@ (80026fc <HAL_CRC_Init+0x50>)
 80026cc:	f7fe fe08 	bl	80012e0 <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	795b      	ldrb	r3, [r3, #5]
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d105      	bne.n	80026e6 <HAL_CRC_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f7fd fff3 	bl	80006cc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2201      	movs	r2, #1
 80026ea:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3708      	adds	r7, #8
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	40023000 	.word	0x40023000
 80026fc:	08013300 	.word	0x08013300

08002700 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800270c:	f7ff fa8a 	bl	8001c24 <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d101      	bne.n	800271c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e203      	b.n	8002b24 <HAL_DMA_Init+0x424>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a8b      	ldr	r2, [pc, #556]	@ (8002950 <HAL_DMA_Init+0x250>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d04e      	beq.n	80027c4 <HAL_DMA_Init+0xc4>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a8a      	ldr	r2, [pc, #552]	@ (8002954 <HAL_DMA_Init+0x254>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d049      	beq.n	80027c4 <HAL_DMA_Init+0xc4>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a88      	ldr	r2, [pc, #544]	@ (8002958 <HAL_DMA_Init+0x258>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d044      	beq.n	80027c4 <HAL_DMA_Init+0xc4>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a87      	ldr	r2, [pc, #540]	@ (800295c <HAL_DMA_Init+0x25c>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d03f      	beq.n	80027c4 <HAL_DMA_Init+0xc4>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a85      	ldr	r2, [pc, #532]	@ (8002960 <HAL_DMA_Init+0x260>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d03a      	beq.n	80027c4 <HAL_DMA_Init+0xc4>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a84      	ldr	r2, [pc, #528]	@ (8002964 <HAL_DMA_Init+0x264>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d035      	beq.n	80027c4 <HAL_DMA_Init+0xc4>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a82      	ldr	r2, [pc, #520]	@ (8002968 <HAL_DMA_Init+0x268>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d030      	beq.n	80027c4 <HAL_DMA_Init+0xc4>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a81      	ldr	r2, [pc, #516]	@ (800296c <HAL_DMA_Init+0x26c>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d02b      	beq.n	80027c4 <HAL_DMA_Init+0xc4>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a7f      	ldr	r2, [pc, #508]	@ (8002970 <HAL_DMA_Init+0x270>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d026      	beq.n	80027c4 <HAL_DMA_Init+0xc4>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a7e      	ldr	r2, [pc, #504]	@ (8002974 <HAL_DMA_Init+0x274>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d021      	beq.n	80027c4 <HAL_DMA_Init+0xc4>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a7c      	ldr	r2, [pc, #496]	@ (8002978 <HAL_DMA_Init+0x278>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d01c      	beq.n	80027c4 <HAL_DMA_Init+0xc4>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a7b      	ldr	r2, [pc, #492]	@ (800297c <HAL_DMA_Init+0x27c>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d017      	beq.n	80027c4 <HAL_DMA_Init+0xc4>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a79      	ldr	r2, [pc, #484]	@ (8002980 <HAL_DMA_Init+0x280>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d012      	beq.n	80027c4 <HAL_DMA_Init+0xc4>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a78      	ldr	r2, [pc, #480]	@ (8002984 <HAL_DMA_Init+0x284>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d00d      	beq.n	80027c4 <HAL_DMA_Init+0xc4>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a76      	ldr	r2, [pc, #472]	@ (8002988 <HAL_DMA_Init+0x288>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d008      	beq.n	80027c4 <HAL_DMA_Init+0xc4>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a75      	ldr	r2, [pc, #468]	@ (800298c <HAL_DMA_Init+0x28c>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d003      	beq.n	80027c4 <HAL_DMA_Init+0xc4>
 80027bc:	21b7      	movs	r1, #183	@ 0xb7
 80027be:	4874      	ldr	r0, [pc, #464]	@ (8002990 <HAL_DMA_Init+0x290>)
 80027c0:	f7fe fd8e 	bl	80012e0 <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d026      	beq.n	800281a <HAL_DMA_Init+0x11a>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80027d4:	d021      	beq.n	800281a <HAL_DMA_Init+0x11a>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80027de:	d01c      	beq.n	800281a <HAL_DMA_Init+0x11a>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 80027e8:	d017      	beq.n	800281a <HAL_DMA_Init+0x11a>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80027f2:	d012      	beq.n	800281a <HAL_DMA_Init+0x11a>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f1b3 6f20 	cmp.w	r3, #167772160	@ 0xa000000
 80027fc:	d00d      	beq.n	800281a <HAL_DMA_Init+0x11a>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002806:	d008      	beq.n	800281a <HAL_DMA_Init+0x11a>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f1b3 6f60 	cmp.w	r3, #234881024	@ 0xe000000
 8002810:	d003      	beq.n	800281a <HAL_DMA_Init+0x11a>
 8002812:	21b8      	movs	r1, #184	@ 0xb8
 8002814:	485e      	ldr	r0, [pc, #376]	@ (8002990 <HAL_DMA_Init+0x290>)
 8002816:	f7fe fd63 	bl	80012e0 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d00b      	beq.n	800283a <HAL_DMA_Init+0x13a>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	2b40      	cmp	r3, #64	@ 0x40
 8002828:	d007      	beq.n	800283a <HAL_DMA_Init+0x13a>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	2b80      	cmp	r3, #128	@ 0x80
 8002830:	d003      	beq.n	800283a <HAL_DMA_Init+0x13a>
 8002832:	21b9      	movs	r1, #185	@ 0xb9
 8002834:	4856      	ldr	r0, [pc, #344]	@ (8002990 <HAL_DMA_Init+0x290>)
 8002836:	f7fe fd53 	bl	80012e0 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002842:	d007      	beq.n	8002854 <HAL_DMA_Init+0x154>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d003      	beq.n	8002854 <HAL_DMA_Init+0x154>
 800284c:	21ba      	movs	r1, #186	@ 0xba
 800284e:	4850      	ldr	r0, [pc, #320]	@ (8002990 <HAL_DMA_Init+0x290>)
 8002850:	f7fe fd46 	bl	80012e0 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	691b      	ldr	r3, [r3, #16]
 8002858:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800285c:	d007      	beq.n	800286e <HAL_DMA_Init+0x16e>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d003      	beq.n	800286e <HAL_DMA_Init+0x16e>
 8002866:	21bb      	movs	r1, #187	@ 0xbb
 8002868:	4849      	ldr	r0, [pc, #292]	@ (8002990 <HAL_DMA_Init+0x290>)
 800286a:	f7fe fd39 	bl	80012e0 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00d      	beq.n	8002892 <HAL_DMA_Init+0x192>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	695b      	ldr	r3, [r3, #20]
 800287a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800287e:	d008      	beq.n	8002892 <HAL_DMA_Init+0x192>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	695b      	ldr	r3, [r3, #20]
 8002884:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002888:	d003      	beq.n	8002892 <HAL_DMA_Init+0x192>
 800288a:	21bc      	movs	r1, #188	@ 0xbc
 800288c:	4840      	ldr	r0, [pc, #256]	@ (8002990 <HAL_DMA_Init+0x290>)
 800288e:	f7fe fd27 	bl	80012e0 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	699b      	ldr	r3, [r3, #24]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d00d      	beq.n	80028b6 <HAL_DMA_Init+0x1b6>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80028a2:	d008      	beq.n	80028b6 <HAL_DMA_Init+0x1b6>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80028ac:	d003      	beq.n	80028b6 <HAL_DMA_Init+0x1b6>
 80028ae:	21bd      	movs	r1, #189	@ 0xbd
 80028b0:	4837      	ldr	r0, [pc, #220]	@ (8002990 <HAL_DMA_Init+0x290>)
 80028b2:	f7fe fd15 	bl	80012e0 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	69db      	ldr	r3, [r3, #28]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00c      	beq.n	80028d8 <HAL_DMA_Init+0x1d8>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	69db      	ldr	r3, [r3, #28]
 80028c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028c6:	d007      	beq.n	80028d8 <HAL_DMA_Init+0x1d8>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	69db      	ldr	r3, [r3, #28]
 80028cc:	2b20      	cmp	r3, #32
 80028ce:	d003      	beq.n	80028d8 <HAL_DMA_Init+0x1d8>
 80028d0:	21be      	movs	r1, #190	@ 0xbe
 80028d2:	482f      	ldr	r0, [pc, #188]	@ (8002990 <HAL_DMA_Init+0x290>)
 80028d4:	f7fe fd04 	bl	80012e0 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a1b      	ldr	r3, [r3, #32]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d012      	beq.n	8002906 <HAL_DMA_Init+0x206>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6a1b      	ldr	r3, [r3, #32]
 80028e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028e8:	d00d      	beq.n	8002906 <HAL_DMA_Init+0x206>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80028f2:	d008      	beq.n	8002906 <HAL_DMA_Init+0x206>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a1b      	ldr	r3, [r3, #32]
 80028f8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80028fc:	d003      	beq.n	8002906 <HAL_DMA_Init+0x206>
 80028fe:	21bf      	movs	r1, #191	@ 0xbf
 8002900:	4823      	ldr	r0, [pc, #140]	@ (8002990 <HAL_DMA_Init+0x290>)
 8002902:	f7fe fced 	bl	80012e0 <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800290a:	2b00      	cmp	r3, #0
 800290c:	d007      	beq.n	800291e <HAL_DMA_Init+0x21e>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002912:	2b04      	cmp	r3, #4
 8002914:	d003      	beq.n	800291e <HAL_DMA_Init+0x21e>
 8002916:	21c0      	movs	r1, #192	@ 0xc0
 8002918:	481d      	ldr	r0, [pc, #116]	@ (8002990 <HAL_DMA_Init+0x290>)
 800291a:	f7fe fce1 	bl	80012e0 <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002922:	2b00      	cmp	r3, #0
 8002924:	d064      	beq.n	80029f0 <HAL_DMA_Init+0x2f0>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800292a:	2b00      	cmp	r3, #0
 800292c:	d032      	beq.n	8002994 <HAL_DMA_Init+0x294>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002932:	2b01      	cmp	r3, #1
 8002934:	d02e      	beq.n	8002994 <HAL_DMA_Init+0x294>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800293a:	2b02      	cmp	r3, #2
 800293c:	d02a      	beq.n	8002994 <HAL_DMA_Init+0x294>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002942:	2b03      	cmp	r3, #3
 8002944:	d026      	beq.n	8002994 <HAL_DMA_Init+0x294>
 8002946:	21c5      	movs	r1, #197	@ 0xc5
 8002948:	4811      	ldr	r0, [pc, #68]	@ (8002990 <HAL_DMA_Init+0x290>)
 800294a:	f7fe fcc9 	bl	80012e0 <assert_failed>
 800294e:	e021      	b.n	8002994 <HAL_DMA_Init+0x294>
 8002950:	40026010 	.word	0x40026010
 8002954:	40026028 	.word	0x40026028
 8002958:	40026040 	.word	0x40026040
 800295c:	40026058 	.word	0x40026058
 8002960:	40026070 	.word	0x40026070
 8002964:	40026088 	.word	0x40026088
 8002968:	400260a0 	.word	0x400260a0
 800296c:	400260b8 	.word	0x400260b8
 8002970:	40026410 	.word	0x40026410
 8002974:	40026428 	.word	0x40026428
 8002978:	40026440 	.word	0x40026440
 800297c:	40026458 	.word	0x40026458
 8002980:	40026470 	.word	0x40026470
 8002984:	40026488 	.word	0x40026488
 8002988:	400264a0 	.word	0x400264a0
 800298c:	400264b8 	.word	0x400264b8
 8002990:	0801336c 	.word	0x0801336c
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002998:	2b00      	cmp	r3, #0
 800299a:	d012      	beq.n	80029c2 <HAL_DMA_Init+0x2c2>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80029a4:	d00d      	beq.n	80029c2 <HAL_DMA_Init+0x2c2>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029ae:	d008      	beq.n	80029c2 <HAL_DMA_Init+0x2c2>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029b4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80029b8:	d003      	beq.n	80029c2 <HAL_DMA_Init+0x2c2>
 80029ba:	21c6      	movs	r1, #198	@ 0xc6
 80029bc:	485b      	ldr	r0, [pc, #364]	@ (8002b2c <HAL_DMA_Init+0x42c>)
 80029be:	f7fe fc8f 	bl	80012e0 <assert_failed>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d012      	beq.n	80029f0 <HAL_DMA_Init+0x2f0>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80029d2:	d00d      	beq.n	80029f0 <HAL_DMA_Init+0x2f0>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029dc:	d008      	beq.n	80029f0 <HAL_DMA_Init+0x2f0>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80029e6:	d003      	beq.n	80029f0 <HAL_DMA_Init+0x2f0>
 80029e8:	21c7      	movs	r1, #199	@ 0xc7
 80029ea:	4850      	ldr	r0, [pc, #320]	@ (8002b2c <HAL_DMA_Init+0x42c>)
 80029ec:	f7fe fc78 	bl	80012e0 <assert_failed>
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2202      	movs	r2, #2
 80029f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2200      	movs	r2, #0
 80029fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f022 0201 	bic.w	r2, r2, #1
 8002a0e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a10:	e00f      	b.n	8002a32 <HAL_DMA_Init+0x332>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a12:	f7ff f907 	bl	8001c24 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	2b05      	cmp	r3, #5
 8002a1e:	d908      	bls.n	8002a32 <HAL_DMA_Init+0x332>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2220      	movs	r2, #32
 8002a24:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2203      	movs	r2, #3
 8002a2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e078      	b.n	8002b24 <HAL_DMA_Init+0x424>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0301 	and.w	r3, r3, #1
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d1e8      	bne.n	8002a12 <HAL_DMA_Init+0x312>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a48:	697a      	ldr	r2, [r7, #20]
 8002a4a:	4b39      	ldr	r3, [pc, #228]	@ (8002b30 <HAL_DMA_Init+0x430>)
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685a      	ldr	r2, [r3, #4]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	691b      	ldr	r3, [r3, #16]
 8002a64:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	699b      	ldr	r3, [r3, #24]
 8002a70:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a1b      	ldr	r3, [r3, #32]
 8002a7c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a7e:	697a      	ldr	r2, [r7, #20]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a88:	2b04      	cmp	r3, #4
 8002a8a:	d107      	bne.n	8002a9c <HAL_DMA_Init+0x39c>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a94:	4313      	orrs	r3, r2
 8002a96:	697a      	ldr	r2, [r7, #20]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	697a      	ldr	r2, [r7, #20]
 8002aa2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	f023 0307 	bic.w	r3, r3, #7
 8002ab2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab8:	697a      	ldr	r2, [r7, #20]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac2:	2b04      	cmp	r3, #4
 8002ac4:	d117      	bne.n	8002af6 <HAL_DMA_Init+0x3f6>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aca:	697a      	ldr	r2, [r7, #20]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d00e      	beq.n	8002af6 <HAL_DMA_Init+0x3f6>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f000 fbf5 	bl	80032c8 <DMA_CheckFifoParam>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d008      	beq.n	8002af6 <HAL_DMA_Init+0x3f6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2240      	movs	r2, #64	@ 0x40
 8002ae8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2201      	movs	r2, #1
 8002aee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002af2:	2301      	movs	r3, #1
 8002af4:	e016      	b.n	8002b24 <HAL_DMA_Init+0x424>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	697a      	ldr	r2, [r7, #20]
 8002afc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f000 fbac 	bl	800325c <DMA_CalcBaseAndBitshift>
 8002b04:	4603      	mov	r3, r0
 8002b06:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b0c:	223f      	movs	r2, #63	@ 0x3f
 8002b0e:	409a      	lsls	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3718      	adds	r7, #24
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	0801336c 	.word	0x0801336c
 8002b30:	f010803f 	.word	0xf010803f

08002b34 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d101      	bne.n	8002b46 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e0a5      	b.n	8002c92 <HAL_DMA_DeInit+0x15e>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d101      	bne.n	8002b56 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002b52:	2302      	movs	r3, #2
 8002b54:	e09d      	b.n	8002c92 <HAL_DMA_DeInit+0x15e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a50      	ldr	r2, [pc, #320]	@ (8002c9c <HAL_DMA_DeInit+0x168>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d04f      	beq.n	8002c00 <HAL_DMA_DeInit+0xcc>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a4e      	ldr	r2, [pc, #312]	@ (8002ca0 <HAL_DMA_DeInit+0x16c>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d04a      	beq.n	8002c00 <HAL_DMA_DeInit+0xcc>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a4d      	ldr	r2, [pc, #308]	@ (8002ca4 <HAL_DMA_DeInit+0x170>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d045      	beq.n	8002c00 <HAL_DMA_DeInit+0xcc>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a4b      	ldr	r2, [pc, #300]	@ (8002ca8 <HAL_DMA_DeInit+0x174>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d040      	beq.n	8002c00 <HAL_DMA_DeInit+0xcc>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a4a      	ldr	r2, [pc, #296]	@ (8002cac <HAL_DMA_DeInit+0x178>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d03b      	beq.n	8002c00 <HAL_DMA_DeInit+0xcc>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a48      	ldr	r2, [pc, #288]	@ (8002cb0 <HAL_DMA_DeInit+0x17c>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d036      	beq.n	8002c00 <HAL_DMA_DeInit+0xcc>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a47      	ldr	r2, [pc, #284]	@ (8002cb4 <HAL_DMA_DeInit+0x180>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d031      	beq.n	8002c00 <HAL_DMA_DeInit+0xcc>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a45      	ldr	r2, [pc, #276]	@ (8002cb8 <HAL_DMA_DeInit+0x184>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d02c      	beq.n	8002c00 <HAL_DMA_DeInit+0xcc>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a44      	ldr	r2, [pc, #272]	@ (8002cbc <HAL_DMA_DeInit+0x188>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d027      	beq.n	8002c00 <HAL_DMA_DeInit+0xcc>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a42      	ldr	r2, [pc, #264]	@ (8002cc0 <HAL_DMA_DeInit+0x18c>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d022      	beq.n	8002c00 <HAL_DMA_DeInit+0xcc>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a41      	ldr	r2, [pc, #260]	@ (8002cc4 <HAL_DMA_DeInit+0x190>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d01d      	beq.n	8002c00 <HAL_DMA_DeInit+0xcc>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a3f      	ldr	r2, [pc, #252]	@ (8002cc8 <HAL_DMA_DeInit+0x194>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d018      	beq.n	8002c00 <HAL_DMA_DeInit+0xcc>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a3e      	ldr	r2, [pc, #248]	@ (8002ccc <HAL_DMA_DeInit+0x198>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d013      	beq.n	8002c00 <HAL_DMA_DeInit+0xcc>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a3c      	ldr	r2, [pc, #240]	@ (8002cd0 <HAL_DMA_DeInit+0x19c>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d00e      	beq.n	8002c00 <HAL_DMA_DeInit+0xcc>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a3b      	ldr	r2, [pc, #236]	@ (8002cd4 <HAL_DMA_DeInit+0x1a0>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d009      	beq.n	8002c00 <HAL_DMA_DeInit+0xcc>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a39      	ldr	r2, [pc, #228]	@ (8002cd8 <HAL_DMA_DeInit+0x1a4>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d004      	beq.n	8002c00 <HAL_DMA_DeInit+0xcc>
 8002bf6:	f240 1147 	movw	r1, #327	@ 0x147
 8002bfa:	4838      	ldr	r0, [pc, #224]	@ (8002cdc <HAL_DMA_DeInit+0x1a8>)
 8002bfc:	f7fe fb70 	bl	80012e0 <assert_failed>

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 0201 	bic.w	r2, r2, #1
 8002c0e:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2200      	movs	r2, #0
 8002c16:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2200      	movs	r2, #0
 8002c26:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2200      	movs	r2, #0
 8002c36:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2221      	movs	r2, #33	@ 0x21
 8002c3e:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 fb0b 	bl	800325c <DMA_CalcBaseAndBitshift>
 8002c46:	4603      	mov	r3, r0
 8002c48:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c72:	223f      	movs	r2, #63	@ 0x3f
 8002c74:	409a      	lsls	r2, r3
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3710      	adds	r7, #16
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	40026010 	.word	0x40026010
 8002ca0:	40026028 	.word	0x40026028
 8002ca4:	40026040 	.word	0x40026040
 8002ca8:	40026058 	.word	0x40026058
 8002cac:	40026070 	.word	0x40026070
 8002cb0:	40026088 	.word	0x40026088
 8002cb4:	400260a0 	.word	0x400260a0
 8002cb8:	400260b8 	.word	0x400260b8
 8002cbc:	40026410 	.word	0x40026410
 8002cc0:	40026428 	.word	0x40026428
 8002cc4:	40026440 	.word	0x40026440
 8002cc8:	40026458 	.word	0x40026458
 8002ccc:	40026470 	.word	0x40026470
 8002cd0:	40026488 	.word	0x40026488
 8002cd4:	400264a0 	.word	0x400264a0
 8002cd8:	400264b8 	.word	0x400264b8
 8002cdc:	0801336c 	.word	0x0801336c

08002ce0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	607a      	str	r2, [r7, #4]
 8002cec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d003      	beq.n	8002d06 <HAL_DMA_Start_IT+0x26>
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d04:	d304      	bcc.n	8002d10 <HAL_DMA_Start_IT+0x30>
 8002d06:	f240 11cb 	movw	r1, #459	@ 0x1cb
 8002d0a:	4827      	ldr	r0, [pc, #156]	@ (8002da8 <HAL_DMA_Start_IT+0xc8>)
 8002d0c:	f7fe fae8 	bl	80012e0 <assert_failed>
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d101      	bne.n	8002d1e <HAL_DMA_Start_IT+0x3e>
 8002d1a:	2302      	movs	r3, #2
 8002d1c:	e040      	b.n	8002da0 <HAL_DMA_Start_IT+0xc0>
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2201      	movs	r2, #1
 8002d22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d12f      	bne.n	8002d92 <HAL_DMA_Start_IT+0xb2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2202      	movs	r2, #2
 8002d36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	68b9      	ldr	r1, [r7, #8]
 8002d46:	68f8      	ldr	r0, [r7, #12]
 8002d48:	f000 fa5a 	bl	8003200 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d50:	223f      	movs	r2, #63	@ 0x3f
 8002d52:	409a      	lsls	r2, r3
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f042 0216 	orr.w	r2, r2, #22
 8002d66:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d007      	beq.n	8002d80 <HAL_DMA_Start_IT+0xa0>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f042 0208 	orr.w	r2, r2, #8
 8002d7e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f042 0201 	orr.w	r2, r2, #1
 8002d8e:	601a      	str	r2, [r3, #0]
 8002d90:	e005      	b.n	8002d9e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2200      	movs	r2, #0
 8002d96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3718      	adds	r7, #24
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	0801336c 	.word	0x0801336c

08002dac <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002dba:	f7fe ff33 	bl	8001c24 <HAL_GetTick>
 8002dbe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d008      	beq.n	8002dde <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2280      	movs	r2, #128	@ 0x80
 8002dd0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e052      	b.n	8002e84 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f022 0216 	bic.w	r2, r2, #22
 8002dec:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	695a      	ldr	r2, [r3, #20]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002dfc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d103      	bne.n	8002e0e <HAL_DMA_Abort+0x62>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d007      	beq.n	8002e1e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f022 0208 	bic.w	r2, r2, #8
 8002e1c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f022 0201 	bic.w	r2, r2, #1
 8002e2c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e2e:	e013      	b.n	8002e58 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e30:	f7fe fef8 	bl	8001c24 <HAL_GetTick>
 8002e34:	4602      	mov	r2, r0
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	2b05      	cmp	r3, #5
 8002e3c:	d90c      	bls.n	8002e58 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2220      	movs	r2, #32
 8002e42:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2203      	movs	r2, #3
 8002e48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e015      	b.n	8002e84 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1e4      	bne.n	8002e30 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e6a:	223f      	movs	r2, #63	@ 0x3f
 8002e6c:	409a      	lsls	r2, r3
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2201      	movs	r2, #1
 8002e76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3710      	adds	r7, #16
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}

08002e8c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d004      	beq.n	8002eaa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2280      	movs	r2, #128	@ 0x80
 8002ea4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e00c      	b.n	8002ec4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2205      	movs	r2, #5
 8002eae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f022 0201 	bic.w	r2, r2, #1
 8002ec0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ec2:	2300      	movs	r3, #0
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr

08002ed0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b086      	sub	sp, #24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002edc:	4b8e      	ldr	r3, [pc, #568]	@ (8003118 <HAL_DMA_IRQHandler+0x248>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a8e      	ldr	r2, [pc, #568]	@ (800311c <HAL_DMA_IRQHandler+0x24c>)
 8002ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ee6:	0a9b      	lsrs	r3, r3, #10
 8002ee8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002efa:	2208      	movs	r2, #8
 8002efc:	409a      	lsls	r2, r3
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	4013      	ands	r3, r2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d01a      	beq.n	8002f3c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0304 	and.w	r3, r3, #4
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d013      	beq.n	8002f3c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f022 0204 	bic.w	r2, r2, #4
 8002f22:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f28:	2208      	movs	r2, #8
 8002f2a:	409a      	lsls	r2, r3
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f34:	f043 0201 	orr.w	r2, r3, #1
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f40:	2201      	movs	r2, #1
 8002f42:	409a      	lsls	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	4013      	ands	r3, r2
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d012      	beq.n	8002f72 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d00b      	beq.n	8002f72 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5e:	2201      	movs	r2, #1
 8002f60:	409a      	lsls	r2, r3
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f6a:	f043 0202 	orr.w	r2, r3, #2
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f76:	2204      	movs	r2, #4
 8002f78:	409a      	lsls	r2, r3
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d012      	beq.n	8002fa8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0302 	and.w	r3, r3, #2
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d00b      	beq.n	8002fa8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f94:	2204      	movs	r2, #4
 8002f96:	409a      	lsls	r2, r3
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fa0:	f043 0204 	orr.w	r2, r3, #4
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fac:	2210      	movs	r2, #16
 8002fae:	409a      	lsls	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d043      	beq.n	8003040 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0308 	and.w	r3, r3, #8
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d03c      	beq.n	8003040 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fca:	2210      	movs	r2, #16
 8002fcc:	409a      	lsls	r2, r3
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d018      	beq.n	8003012 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d108      	bne.n	8003000 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d024      	beq.n	8003040 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	4798      	blx	r3
 8002ffe:	e01f      	b.n	8003040 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003004:	2b00      	cmp	r3, #0
 8003006:	d01b      	beq.n	8003040 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	4798      	blx	r3
 8003010:	e016      	b.n	8003040 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800301c:	2b00      	cmp	r3, #0
 800301e:	d107      	bne.n	8003030 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f022 0208 	bic.w	r2, r2, #8
 800302e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003034:	2b00      	cmp	r3, #0
 8003036:	d003      	beq.n	8003040 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003044:	2220      	movs	r2, #32
 8003046:	409a      	lsls	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	4013      	ands	r3, r2
 800304c:	2b00      	cmp	r3, #0
 800304e:	f000 808f 	beq.w	8003170 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0310 	and.w	r3, r3, #16
 800305c:	2b00      	cmp	r3, #0
 800305e:	f000 8087 	beq.w	8003170 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003066:	2220      	movs	r2, #32
 8003068:	409a      	lsls	r2, r3
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b05      	cmp	r3, #5
 8003078:	d136      	bne.n	80030e8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f022 0216 	bic.w	r2, r2, #22
 8003088:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	695a      	ldr	r2, [r3, #20]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003098:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d103      	bne.n	80030aa <HAL_DMA_IRQHandler+0x1da>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d007      	beq.n	80030ba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f022 0208 	bic.w	r2, r2, #8
 80030b8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030be:	223f      	movs	r2, #63	@ 0x3f
 80030c0:	409a      	lsls	r2, r3
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2201      	movs	r2, #1
 80030ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d07e      	beq.n	80031dc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	4798      	blx	r3
        }
        return;
 80030e6:	e079      	b.n	80031dc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d01d      	beq.n	8003132 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d10d      	bne.n	8003120 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003108:	2b00      	cmp	r3, #0
 800310a:	d031      	beq.n	8003170 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	4798      	blx	r3
 8003114:	e02c      	b.n	8003170 <HAL_DMA_IRQHandler+0x2a0>
 8003116:	bf00      	nop
 8003118:	20000004 	.word	0x20000004
 800311c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003124:	2b00      	cmp	r3, #0
 8003126:	d023      	beq.n	8003170 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	4798      	blx	r3
 8003130:	e01e      	b.n	8003170 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800313c:	2b00      	cmp	r3, #0
 800313e:	d10f      	bne.n	8003160 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f022 0210 	bic.w	r2, r2, #16
 800314e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003164:	2b00      	cmp	r3, #0
 8003166:	d003      	beq.n	8003170 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003174:	2b00      	cmp	r3, #0
 8003176:	d032      	beq.n	80031de <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800317c:	f003 0301 	and.w	r3, r3, #1
 8003180:	2b00      	cmp	r3, #0
 8003182:	d022      	beq.n	80031ca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2205      	movs	r2, #5
 8003188:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f022 0201 	bic.w	r2, r2, #1
 800319a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	3301      	adds	r3, #1
 80031a0:	60bb      	str	r3, [r7, #8]
 80031a2:	697a      	ldr	r2, [r7, #20]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d307      	bcc.n	80031b8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0301 	and.w	r3, r3, #1
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1f2      	bne.n	800319c <HAL_DMA_IRQHandler+0x2cc>
 80031b6:	e000      	b.n	80031ba <HAL_DMA_IRQHandler+0x2ea>
          break;
 80031b8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2201      	movs	r2, #1
 80031be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d005      	beq.n	80031de <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	4798      	blx	r3
 80031da:	e000      	b.n	80031de <HAL_DMA_IRQHandler+0x30e>
        return;
 80031dc:	bf00      	nop
    }
  }
}
 80031de:	3718      	adds	r7, #24
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031f2:	b2db      	uxtb	r3, r3
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003200:	b480      	push	{r7}
 8003202:	b085      	sub	sp, #20
 8003204:	af00      	add	r7, sp, #0
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	607a      	str	r2, [r7, #4]
 800320c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800321c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	683a      	ldr	r2, [r7, #0]
 8003224:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	2b40      	cmp	r3, #64	@ 0x40
 800322c:	d108      	bne.n	8003240 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	68ba      	ldr	r2, [r7, #8]
 800323c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800323e:	e007      	b.n	8003250 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	68ba      	ldr	r2, [r7, #8]
 8003246:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	60da      	str	r2, [r3, #12]
}
 8003250:	bf00      	nop
 8003252:	3714      	adds	r7, #20
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800325c:	b480      	push	{r7}
 800325e:	b085      	sub	sp, #20
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	b2db      	uxtb	r3, r3
 800326a:	3b10      	subs	r3, #16
 800326c:	4a14      	ldr	r2, [pc, #80]	@ (80032c0 <DMA_CalcBaseAndBitshift+0x64>)
 800326e:	fba2 2303 	umull	r2, r3, r2, r3
 8003272:	091b      	lsrs	r3, r3, #4
 8003274:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003276:	4a13      	ldr	r2, [pc, #76]	@ (80032c4 <DMA_CalcBaseAndBitshift+0x68>)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	4413      	add	r3, r2
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	461a      	mov	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2b03      	cmp	r3, #3
 8003288:	d909      	bls.n	800329e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003292:	f023 0303 	bic.w	r3, r3, #3
 8003296:	1d1a      	adds	r2, r3, #4
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	659a      	str	r2, [r3, #88]	@ 0x58
 800329c:	e007      	b.n	80032ae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80032a6:	f023 0303 	bic.w	r3, r3, #3
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3714      	adds	r7, #20
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	aaaaaaab 	.word	0xaaaaaaab
 80032c4:	0801e27c 	.word	0x0801e27c

080032c8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b085      	sub	sp, #20
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032d0:	2300      	movs	r3, #0
 80032d2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d11f      	bne.n	8003322 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	2b03      	cmp	r3, #3
 80032e6:	d856      	bhi.n	8003396 <DMA_CheckFifoParam+0xce>
 80032e8:	a201      	add	r2, pc, #4	@ (adr r2, 80032f0 <DMA_CheckFifoParam+0x28>)
 80032ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ee:	bf00      	nop
 80032f0:	08003301 	.word	0x08003301
 80032f4:	08003313 	.word	0x08003313
 80032f8:	08003301 	.word	0x08003301
 80032fc:	08003397 	.word	0x08003397
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003304:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d046      	beq.n	800339a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003310:	e043      	b.n	800339a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003316:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800331a:	d140      	bne.n	800339e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003320:	e03d      	b.n	800339e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	699b      	ldr	r3, [r3, #24]
 8003326:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800332a:	d121      	bne.n	8003370 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	2b03      	cmp	r3, #3
 8003330:	d837      	bhi.n	80033a2 <DMA_CheckFifoParam+0xda>
 8003332:	a201      	add	r2, pc, #4	@ (adr r2, 8003338 <DMA_CheckFifoParam+0x70>)
 8003334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003338:	08003349 	.word	0x08003349
 800333c:	0800334f 	.word	0x0800334f
 8003340:	08003349 	.word	0x08003349
 8003344:	08003361 	.word	0x08003361
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	73fb      	strb	r3, [r7, #15]
      break;
 800334c:	e030      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003352:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d025      	beq.n	80033a6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800335e:	e022      	b.n	80033a6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003364:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003368:	d11f      	bne.n	80033aa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800336e:	e01c      	b.n	80033aa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	2b02      	cmp	r3, #2
 8003374:	d903      	bls.n	800337e <DMA_CheckFifoParam+0xb6>
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	2b03      	cmp	r3, #3
 800337a:	d003      	beq.n	8003384 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800337c:	e018      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	73fb      	strb	r3, [r7, #15]
      break;
 8003382:	e015      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003388:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d00e      	beq.n	80033ae <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	73fb      	strb	r3, [r7, #15]
      break;
 8003394:	e00b      	b.n	80033ae <DMA_CheckFifoParam+0xe6>
      break;
 8003396:	bf00      	nop
 8003398:	e00a      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
      break;
 800339a:	bf00      	nop
 800339c:	e008      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
      break;
 800339e:	bf00      	nop
 80033a0:	e006      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
      break;
 80033a2:	bf00      	nop
 80033a4:	e004      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
      break;
 80033a6:	bf00      	nop
 80033a8:	e002      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
      break;   
 80033aa:	bf00      	nop
 80033ac:	e000      	b.n	80033b0 <DMA_CheckFifoParam+0xe8>
      break;
 80033ae:	bf00      	nop
    }
  } 
  
  return status; 
 80033b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3714      	adds	r7, #20
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop

080033c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b088      	sub	sp, #32
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033ca:	2300      	movs	r3, #0
 80033cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033ce:	2300      	movs	r3, #0
 80033d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033d2:	2300      	movs	r3, #0
 80033d4:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a32      	ldr	r2, [pc, #200]	@ (80034a4 <HAL_GPIO_Init+0xe4>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d017      	beq.n	800340e <HAL_GPIO_Init+0x4e>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a31      	ldr	r2, [pc, #196]	@ (80034a8 <HAL_GPIO_Init+0xe8>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d013      	beq.n	800340e <HAL_GPIO_Init+0x4e>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a30      	ldr	r2, [pc, #192]	@ (80034ac <HAL_GPIO_Init+0xec>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d00f      	beq.n	800340e <HAL_GPIO_Init+0x4e>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a2f      	ldr	r2, [pc, #188]	@ (80034b0 <HAL_GPIO_Init+0xf0>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d00b      	beq.n	800340e <HAL_GPIO_Init+0x4e>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a2e      	ldr	r2, [pc, #184]	@ (80034b4 <HAL_GPIO_Init+0xf4>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d007      	beq.n	800340e <HAL_GPIO_Init+0x4e>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a2d      	ldr	r2, [pc, #180]	@ (80034b8 <HAL_GPIO_Init+0xf8>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d003      	beq.n	800340e <HAL_GPIO_Init+0x4e>
 8003406:	21ac      	movs	r1, #172	@ 0xac
 8003408:	482c      	ldr	r0, [pc, #176]	@ (80034bc <HAL_GPIO_Init+0xfc>)
 800340a:	f7fd ff69 	bl	80012e0 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	b29b      	uxth	r3, r3
 8003414:	2b00      	cmp	r3, #0
 8003416:	d004      	beq.n	8003422 <HAL_GPIO_Init+0x62>
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003420:	d303      	bcc.n	800342a <HAL_GPIO_Init+0x6a>
 8003422:	21ad      	movs	r1, #173	@ 0xad
 8003424:	4825      	ldr	r0, [pc, #148]	@ (80034bc <HAL_GPIO_Init+0xfc>)
 8003426:	f7fd ff5b 	bl	80012e0 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d035      	beq.n	800349e <HAL_GPIO_Init+0xde>
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	2b01      	cmp	r3, #1
 8003438:	d031      	beq.n	800349e <HAL_GPIO_Init+0xde>
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	2b11      	cmp	r3, #17
 8003440:	d02d      	beq.n	800349e <HAL_GPIO_Init+0xde>
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	2b02      	cmp	r3, #2
 8003448:	d029      	beq.n	800349e <HAL_GPIO_Init+0xde>
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	2b12      	cmp	r3, #18
 8003450:	d025      	beq.n	800349e <HAL_GPIO_Init+0xde>
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 800345a:	d020      	beq.n	800349e <HAL_GPIO_Init+0xde>
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8003464:	d01b      	beq.n	800349e <HAL_GPIO_Init+0xde>
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 800346e:	d016      	beq.n	800349e <HAL_GPIO_Init+0xde>
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8003478:	d011      	beq.n	800349e <HAL_GPIO_Init+0xde>
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8003482:	d00c      	beq.n	800349e <HAL_GPIO_Init+0xde>
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 800348c:	d007      	beq.n	800349e <HAL_GPIO_Init+0xde>
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	2b03      	cmp	r3, #3
 8003494:	d003      	beq.n	800349e <HAL_GPIO_Init+0xde>
 8003496:	21ae      	movs	r1, #174	@ 0xae
 8003498:	4808      	ldr	r0, [pc, #32]	@ (80034bc <HAL_GPIO_Init+0xfc>)
 800349a:	f7fd ff21 	bl	80012e0 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800349e:	2300      	movs	r3, #0
 80034a0:	61fb      	str	r3, [r7, #28]
 80034a2:	e205      	b.n	80038b0 <HAL_GPIO_Init+0x4f0>
 80034a4:	40020000 	.word	0x40020000
 80034a8:	40020400 	.word	0x40020400
 80034ac:	40020800 	.word	0x40020800
 80034b0:	40020c00 	.word	0x40020c00
 80034b4:	40021000 	.word	0x40021000
 80034b8:	40021c00 	.word	0x40021c00
 80034bc:	080133d8 	.word	0x080133d8
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034c0:	2201      	movs	r2, #1
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	697a      	ldr	r2, [r7, #20]
 80034d0:	4013      	ands	r3, r2
 80034d2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034d4:	693a      	ldr	r2, [r7, #16]
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	429a      	cmp	r2, r3
 80034da:	f040 81e6 	bne.w	80038aa <HAL_GPIO_Init+0x4ea>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f003 0303 	and.w	r3, r3, #3
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d005      	beq.n	80034f6 <HAL_GPIO_Init+0x136>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	d144      	bne.n	8003580 <HAL_GPIO_Init+0x1c0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00f      	beq.n	800351e <HAL_GPIO_Init+0x15e>
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	2b01      	cmp	r3, #1
 8003504:	d00b      	beq.n	800351e <HAL_GPIO_Init+0x15e>
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	2b02      	cmp	r3, #2
 800350c:	d007      	beq.n	800351e <HAL_GPIO_Init+0x15e>
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	2b03      	cmp	r3, #3
 8003514:	d003      	beq.n	800351e <HAL_GPIO_Init+0x15e>
 8003516:	21c0      	movs	r1, #192	@ 0xc0
 8003518:	4894      	ldr	r0, [pc, #592]	@ (800376c <HAL_GPIO_Init+0x3ac>)
 800351a:	f7fd fee1 	bl	80012e0 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	2203      	movs	r2, #3
 800352a:	fa02 f303 	lsl.w	r3, r2, r3
 800352e:	43db      	mvns	r3, r3
 8003530:	69ba      	ldr	r2, [r7, #24]
 8003532:	4013      	ands	r3, r2
 8003534:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	68da      	ldr	r2, [r3, #12]
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	005b      	lsls	r3, r3, #1
 800353e:	fa02 f303 	lsl.w	r3, r2, r3
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	4313      	orrs	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	69ba      	ldr	r2, [r7, #24]
 800354c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003554:	2201      	movs	r2, #1
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	fa02 f303 	lsl.w	r3, r2, r3
 800355c:	43db      	mvns	r3, r3
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	4013      	ands	r3, r2
 8003562:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	091b      	lsrs	r3, r3, #4
 800356a:	f003 0201 	and.w	r2, r3, #1
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	fa02 f303 	lsl.w	r3, r2, r3
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	4313      	orrs	r3, r2
 8003578:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f003 0303 	and.w	r3, r3, #3
 8003588:	2b03      	cmp	r3, #3
 800358a:	d027      	beq.n	80035dc <HAL_GPIO_Init+0x21c>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00b      	beq.n	80035ac <HAL_GPIO_Init+0x1ec>
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	2b01      	cmp	r3, #1
 800359a:	d007      	beq.n	80035ac <HAL_GPIO_Init+0x1ec>
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d003      	beq.n	80035ac <HAL_GPIO_Init+0x1ec>
 80035a4:	21d1      	movs	r1, #209	@ 0xd1
 80035a6:	4871      	ldr	r0, [pc, #452]	@ (800376c <HAL_GPIO_Init+0x3ac>)
 80035a8:	f7fd fe9a 	bl	80012e0 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	005b      	lsls	r3, r3, #1
 80035b6:	2203      	movs	r2, #3
 80035b8:	fa02 f303 	lsl.w	r3, r2, r3
 80035bc:	43db      	mvns	r3, r3
 80035be:	69ba      	ldr	r2, [r7, #24]
 80035c0:	4013      	ands	r3, r2
 80035c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	689a      	ldr	r2, [r3, #8]
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	005b      	lsls	r3, r3, #1
 80035cc:	fa02 f303 	lsl.w	r3, r2, r3
 80035d0:	69ba      	ldr	r2, [r7, #24]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	f003 0303 	and.w	r3, r3, #3
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	f040 8098 	bne.w	800371a <HAL_GPIO_Init+0x35a>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	691b      	ldr	r3, [r3, #16]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d06f      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	2b0c      	cmp	r3, #12
 80035f8:	d06b      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	691b      	ldr	r3, [r3, #16]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d067      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	691b      	ldr	r3, [r3, #16]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d063      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d05f      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	691b      	ldr	r3, [r3, #16]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d05b      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	691b      	ldr	r3, [r3, #16]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d057      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	2b01      	cmp	r3, #1
 8003628:	d053      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	2b02      	cmp	r3, #2
 8003630:	d04f      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	691b      	ldr	r3, [r3, #16]
 8003636:	2b02      	cmp	r3, #2
 8003638:	d04b      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	691b      	ldr	r3, [r3, #16]
 800363e:	2b02      	cmp	r3, #2
 8003640:	d047      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	691b      	ldr	r3, [r3, #16]
 8003646:	2b03      	cmp	r3, #3
 8003648:	d043      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	2b03      	cmp	r3, #3
 8003650:	d03f      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	2b03      	cmp	r3, #3
 8003658:	d03b      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	2b04      	cmp	r3, #4
 8003660:	d037      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	691b      	ldr	r3, [r3, #16]
 8003666:	2b04      	cmp	r3, #4
 8003668:	d033      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	2b04      	cmp	r3, #4
 8003670:	d02f      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	691b      	ldr	r3, [r3, #16]
 8003676:	2b05      	cmp	r3, #5
 8003678:	d02b      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	2b05      	cmp	r3, #5
 8003680:	d027      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	2b05      	cmp	r3, #5
 8003688:	d023      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	691b      	ldr	r3, [r3, #16]
 800368e:	2b06      	cmp	r3, #6
 8003690:	d01f      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	691b      	ldr	r3, [r3, #16]
 8003696:	2b07      	cmp	r3, #7
 8003698:	d01b      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	691b      	ldr	r3, [r3, #16]
 800369e:	2b07      	cmp	r3, #7
 80036a0:	d017      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	691b      	ldr	r3, [r3, #16]
 80036a6:	2b08      	cmp	r3, #8
 80036a8:	d013      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	691b      	ldr	r3, [r3, #16]
 80036ae:	2b09      	cmp	r3, #9
 80036b0:	d00f      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	2b09      	cmp	r3, #9
 80036b8:	d00b      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	691b      	ldr	r3, [r3, #16]
 80036be:	2b0a      	cmp	r3, #10
 80036c0:	d007      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	691b      	ldr	r3, [r3, #16]
 80036c6:	2b0f      	cmp	r3, #15
 80036c8:	d003      	beq.n	80036d2 <HAL_GPIO_Init+0x312>
 80036ca:	21de      	movs	r1, #222	@ 0xde
 80036cc:	4827      	ldr	r0, [pc, #156]	@ (800376c <HAL_GPIO_Init+0x3ac>)
 80036ce:	f7fd fe07 	bl	80012e0 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	08da      	lsrs	r2, r3, #3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	3208      	adds	r2, #8
 80036da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	f003 0307 	and.w	r3, r3, #7
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	220f      	movs	r2, #15
 80036ea:	fa02 f303 	lsl.w	r3, r2, r3
 80036ee:	43db      	mvns	r3, r3
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	4013      	ands	r3, r2
 80036f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	691a      	ldr	r2, [r3, #16]
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	f003 0307 	and.w	r3, r3, #7
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	fa02 f303 	lsl.w	r3, r2, r3
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	4313      	orrs	r3, r2
 800370a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	08da      	lsrs	r2, r3, #3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	3208      	adds	r2, #8
 8003714:	69b9      	ldr	r1, [r7, #24]
 8003716:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	005b      	lsls	r3, r3, #1
 8003724:	2203      	movs	r2, #3
 8003726:	fa02 f303 	lsl.w	r3, r2, r3
 800372a:	43db      	mvns	r3, r3
 800372c:	69ba      	ldr	r2, [r7, #24]
 800372e:	4013      	ands	r3, r2
 8003730:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f003 0203 	and.w	r2, r3, #3
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	fa02 f303 	lsl.w	r3, r2, r3
 8003742:	69ba      	ldr	r2, [r7, #24]
 8003744:	4313      	orrs	r3, r2
 8003746:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	69ba      	ldr	r2, [r7, #24]
 800374c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003756:	2b00      	cmp	r3, #0
 8003758:	f000 80a7 	beq.w	80038aa <HAL_GPIO_Init+0x4ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800375c:	2300      	movs	r3, #0
 800375e:	60fb      	str	r3, [r7, #12]
 8003760:	4b03      	ldr	r3, [pc, #12]	@ (8003770 <HAL_GPIO_Init+0x3b0>)
 8003762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003764:	4a02      	ldr	r2, [pc, #8]	@ (8003770 <HAL_GPIO_Init+0x3b0>)
 8003766:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800376a:	e003      	b.n	8003774 <HAL_GPIO_Init+0x3b4>
 800376c:	080133d8 	.word	0x080133d8
 8003770:	40023800 	.word	0x40023800
 8003774:	6453      	str	r3, [r2, #68]	@ 0x44
 8003776:	4b53      	ldr	r3, [pc, #332]	@ (80038c4 <HAL_GPIO_Init+0x504>)
 8003778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800377a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800377e:	60fb      	str	r3, [r7, #12]
 8003780:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003782:	4a51      	ldr	r2, [pc, #324]	@ (80038c8 <HAL_GPIO_Init+0x508>)
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	089b      	lsrs	r3, r3, #2
 8003788:	3302      	adds	r3, #2
 800378a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800378e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	f003 0303 	and.w	r3, r3, #3
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	220f      	movs	r2, #15
 800379a:	fa02 f303 	lsl.w	r3, r2, r3
 800379e:	43db      	mvns	r3, r3
 80037a0:	69ba      	ldr	r2, [r7, #24]
 80037a2:	4013      	ands	r3, r2
 80037a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a48      	ldr	r2, [pc, #288]	@ (80038cc <HAL_GPIO_Init+0x50c>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d019      	beq.n	80037e2 <HAL_GPIO_Init+0x422>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a47      	ldr	r2, [pc, #284]	@ (80038d0 <HAL_GPIO_Init+0x510>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d013      	beq.n	80037de <HAL_GPIO_Init+0x41e>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a46      	ldr	r2, [pc, #280]	@ (80038d4 <HAL_GPIO_Init+0x514>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d00d      	beq.n	80037da <HAL_GPIO_Init+0x41a>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a45      	ldr	r2, [pc, #276]	@ (80038d8 <HAL_GPIO_Init+0x518>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d007      	beq.n	80037d6 <HAL_GPIO_Init+0x416>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a44      	ldr	r2, [pc, #272]	@ (80038dc <HAL_GPIO_Init+0x51c>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d101      	bne.n	80037d2 <HAL_GPIO_Init+0x412>
 80037ce:	2304      	movs	r3, #4
 80037d0:	e008      	b.n	80037e4 <HAL_GPIO_Init+0x424>
 80037d2:	2307      	movs	r3, #7
 80037d4:	e006      	b.n	80037e4 <HAL_GPIO_Init+0x424>
 80037d6:	2303      	movs	r3, #3
 80037d8:	e004      	b.n	80037e4 <HAL_GPIO_Init+0x424>
 80037da:	2302      	movs	r3, #2
 80037dc:	e002      	b.n	80037e4 <HAL_GPIO_Init+0x424>
 80037de:	2301      	movs	r3, #1
 80037e0:	e000      	b.n	80037e4 <HAL_GPIO_Init+0x424>
 80037e2:	2300      	movs	r3, #0
 80037e4:	69fa      	ldr	r2, [r7, #28]
 80037e6:	f002 0203 	and.w	r2, r2, #3
 80037ea:	0092      	lsls	r2, r2, #2
 80037ec:	4093      	lsls	r3, r2
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037f4:	4934      	ldr	r1, [pc, #208]	@ (80038c8 <HAL_GPIO_Init+0x508>)
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	089b      	lsrs	r3, r3, #2
 80037fa:	3302      	adds	r3, #2
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003802:	4b37      	ldr	r3, [pc, #220]	@ (80038e0 <HAL_GPIO_Init+0x520>)
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	43db      	mvns	r3, r3
 800380c:	69ba      	ldr	r2, [r7, #24]
 800380e:	4013      	ands	r3, r2
 8003810:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d003      	beq.n	8003826 <HAL_GPIO_Init+0x466>
        {
          temp |= iocurrent;
 800381e:	69ba      	ldr	r2, [r7, #24]
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	4313      	orrs	r3, r2
 8003824:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003826:	4a2e      	ldr	r2, [pc, #184]	@ (80038e0 <HAL_GPIO_Init+0x520>)
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800382c:	4b2c      	ldr	r3, [pc, #176]	@ (80038e0 <HAL_GPIO_Init+0x520>)
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	43db      	mvns	r3, r3
 8003836:	69ba      	ldr	r2, [r7, #24]
 8003838:	4013      	ands	r3, r2
 800383a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d003      	beq.n	8003850 <HAL_GPIO_Init+0x490>
        {
          temp |= iocurrent;
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	4313      	orrs	r3, r2
 800384e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003850:	4a23      	ldr	r2, [pc, #140]	@ (80038e0 <HAL_GPIO_Init+0x520>)
 8003852:	69bb      	ldr	r3, [r7, #24]
 8003854:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003856:	4b22      	ldr	r3, [pc, #136]	@ (80038e0 <HAL_GPIO_Init+0x520>)
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	43db      	mvns	r3, r3
 8003860:	69ba      	ldr	r2, [r7, #24]
 8003862:	4013      	ands	r3, r2
 8003864:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800386e:	2b00      	cmp	r3, #0
 8003870:	d003      	beq.n	800387a <HAL_GPIO_Init+0x4ba>
        {
          temp |= iocurrent;
 8003872:	69ba      	ldr	r2, [r7, #24]
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	4313      	orrs	r3, r2
 8003878:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800387a:	4a19      	ldr	r2, [pc, #100]	@ (80038e0 <HAL_GPIO_Init+0x520>)
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003880:	4b17      	ldr	r3, [pc, #92]	@ (80038e0 <HAL_GPIO_Init+0x520>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	43db      	mvns	r3, r3
 800388a:	69ba      	ldr	r2, [r7, #24]
 800388c:	4013      	ands	r3, r2
 800388e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003898:	2b00      	cmp	r3, #0
 800389a:	d003      	beq.n	80038a4 <HAL_GPIO_Init+0x4e4>
        {
          temp |= iocurrent;
 800389c:	69ba      	ldr	r2, [r7, #24]
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80038a4:	4a0e      	ldr	r2, [pc, #56]	@ (80038e0 <HAL_GPIO_Init+0x520>)
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	3301      	adds	r3, #1
 80038ae:	61fb      	str	r3, [r7, #28]
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	2b0f      	cmp	r3, #15
 80038b4:	f67f ae04 	bls.w	80034c0 <HAL_GPIO_Init+0x100>
      }
    }
  }
}
 80038b8:	bf00      	nop
 80038ba:	bf00      	nop
 80038bc:	3720      	adds	r7, #32
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	40023800 	.word	0x40023800
 80038c8:	40013800 	.word	0x40013800
 80038cc:	40020000 	.word	0x40020000
 80038d0:	40020400 	.word	0x40020400
 80038d4:	40020800 	.word	0x40020800
 80038d8:	40020c00 	.word	0x40020c00
 80038dc:	40021000 	.word	0x40021000
 80038e0:	40013c00 	.word	0x40013c00

080038e4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b086      	sub	sp, #24
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038ee:	2300      	movs	r3, #0
 80038f0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80038f2:	2300      	movs	r3, #0
 80038f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80038f6:	2300      	movs	r3, #0
 80038f8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a71      	ldr	r2, [pc, #452]	@ (8003ac4 <HAL_GPIO_DeInit+0x1e0>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d018      	beq.n	8003934 <HAL_GPIO_DeInit+0x50>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a70      	ldr	r2, [pc, #448]	@ (8003ac8 <HAL_GPIO_DeInit+0x1e4>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d014      	beq.n	8003934 <HAL_GPIO_DeInit+0x50>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a6f      	ldr	r2, [pc, #444]	@ (8003acc <HAL_GPIO_DeInit+0x1e8>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d010      	beq.n	8003934 <HAL_GPIO_DeInit+0x50>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a6e      	ldr	r2, [pc, #440]	@ (8003ad0 <HAL_GPIO_DeInit+0x1ec>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d00c      	beq.n	8003934 <HAL_GPIO_DeInit+0x50>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a6d      	ldr	r2, [pc, #436]	@ (8003ad4 <HAL_GPIO_DeInit+0x1f0>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d008      	beq.n	8003934 <HAL_GPIO_DeInit+0x50>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a6c      	ldr	r2, [pc, #432]	@ (8003ad8 <HAL_GPIO_DeInit+0x1f4>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d004      	beq.n	8003934 <HAL_GPIO_DeInit+0x50>
 800392a:	f44f 7197 	mov.w	r1, #302	@ 0x12e
 800392e:	486b      	ldr	r0, [pc, #428]	@ (8003adc <HAL_GPIO_DeInit+0x1f8>)
 8003930:	f7fd fcd6 	bl	80012e0 <assert_failed>
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003934:	2300      	movs	r3, #0
 8003936:	617b      	str	r3, [r7, #20]
 8003938:	e0bb      	b.n	8003ab2 <HAL_GPIO_DeInit+0x1ce>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800393a:	2201      	movs	r2, #1
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	fa02 f303 	lsl.w	r3, r2, r3
 8003942:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	4013      	ands	r3, r2
 800394a:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800394c:	68fa      	ldr	r2, [r7, #12]
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	429a      	cmp	r2, r3
 8003952:	f040 80ab 	bne.w	8003aac <HAL_GPIO_DeInit+0x1c8>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003956:	4a62      	ldr	r2, [pc, #392]	@ (8003ae0 <HAL_GPIO_DeInit+0x1fc>)
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	089b      	lsrs	r3, r3, #2
 800395c:	3302      	adds	r3, #2
 800395e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003962:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	f003 0303 	and.w	r3, r3, #3
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	220f      	movs	r2, #15
 800396e:	fa02 f303 	lsl.w	r3, r2, r3
 8003972:	68ba      	ldr	r2, [r7, #8]
 8003974:	4013      	ands	r3, r2
 8003976:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a52      	ldr	r2, [pc, #328]	@ (8003ac4 <HAL_GPIO_DeInit+0x1e0>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d019      	beq.n	80039b4 <HAL_GPIO_DeInit+0xd0>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a51      	ldr	r2, [pc, #324]	@ (8003ac8 <HAL_GPIO_DeInit+0x1e4>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d013      	beq.n	80039b0 <HAL_GPIO_DeInit+0xcc>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	4a50      	ldr	r2, [pc, #320]	@ (8003acc <HAL_GPIO_DeInit+0x1e8>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d00d      	beq.n	80039ac <HAL_GPIO_DeInit+0xc8>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4a4f      	ldr	r2, [pc, #316]	@ (8003ad0 <HAL_GPIO_DeInit+0x1ec>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d007      	beq.n	80039a8 <HAL_GPIO_DeInit+0xc4>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4a4e      	ldr	r2, [pc, #312]	@ (8003ad4 <HAL_GPIO_DeInit+0x1f0>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d101      	bne.n	80039a4 <HAL_GPIO_DeInit+0xc0>
 80039a0:	2304      	movs	r3, #4
 80039a2:	e008      	b.n	80039b6 <HAL_GPIO_DeInit+0xd2>
 80039a4:	2307      	movs	r3, #7
 80039a6:	e006      	b.n	80039b6 <HAL_GPIO_DeInit+0xd2>
 80039a8:	2303      	movs	r3, #3
 80039aa:	e004      	b.n	80039b6 <HAL_GPIO_DeInit+0xd2>
 80039ac:	2302      	movs	r3, #2
 80039ae:	e002      	b.n	80039b6 <HAL_GPIO_DeInit+0xd2>
 80039b0:	2301      	movs	r3, #1
 80039b2:	e000      	b.n	80039b6 <HAL_GPIO_DeInit+0xd2>
 80039b4:	2300      	movs	r3, #0
 80039b6:	697a      	ldr	r2, [r7, #20]
 80039b8:	f002 0203 	and.w	r2, r2, #3
 80039bc:	0092      	lsls	r2, r2, #2
 80039be:	4093      	lsls	r3, r2
 80039c0:	68ba      	ldr	r2, [r7, #8]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d132      	bne.n	8003a2c <HAL_GPIO_DeInit+0x148>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80039c6:	4b47      	ldr	r3, [pc, #284]	@ (8003ae4 <HAL_GPIO_DeInit+0x200>)
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	43db      	mvns	r3, r3
 80039ce:	4945      	ldr	r1, [pc, #276]	@ (8003ae4 <HAL_GPIO_DeInit+0x200>)
 80039d0:	4013      	ands	r3, r2
 80039d2:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80039d4:	4b43      	ldr	r3, [pc, #268]	@ (8003ae4 <HAL_GPIO_DeInit+0x200>)
 80039d6:	685a      	ldr	r2, [r3, #4]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	43db      	mvns	r3, r3
 80039dc:	4941      	ldr	r1, [pc, #260]	@ (8003ae4 <HAL_GPIO_DeInit+0x200>)
 80039de:	4013      	ands	r3, r2
 80039e0:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80039e2:	4b40      	ldr	r3, [pc, #256]	@ (8003ae4 <HAL_GPIO_DeInit+0x200>)
 80039e4:	68da      	ldr	r2, [r3, #12]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	43db      	mvns	r3, r3
 80039ea:	493e      	ldr	r1, [pc, #248]	@ (8003ae4 <HAL_GPIO_DeInit+0x200>)
 80039ec:	4013      	ands	r3, r2
 80039ee:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80039f0:	4b3c      	ldr	r3, [pc, #240]	@ (8003ae4 <HAL_GPIO_DeInit+0x200>)
 80039f2:	689a      	ldr	r2, [r3, #8]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	43db      	mvns	r3, r3
 80039f8:	493a      	ldr	r1, [pc, #232]	@ (8003ae4 <HAL_GPIO_DeInit+0x200>)
 80039fa:	4013      	ands	r3, r2
 80039fc:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	f003 0303 	and.w	r3, r3, #3
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	220f      	movs	r2, #15
 8003a08:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0c:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003a0e:	4a34      	ldr	r2, [pc, #208]	@ (8003ae0 <HAL_GPIO_DeInit+0x1fc>)
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	089b      	lsrs	r3, r3, #2
 8003a14:	3302      	adds	r3, #2
 8003a16:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	43da      	mvns	r2, r3
 8003a1e:	4830      	ldr	r0, [pc, #192]	@ (8003ae0 <HAL_GPIO_DeInit+0x1fc>)
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	089b      	lsrs	r3, r3, #2
 8003a24:	400a      	ands	r2, r1
 8003a26:	3302      	adds	r3, #2
 8003a28:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	005b      	lsls	r3, r3, #1
 8003a34:	2103      	movs	r1, #3
 8003a36:	fa01 f303 	lsl.w	r3, r1, r3
 8003a3a:	43db      	mvns	r3, r3
 8003a3c:	401a      	ands	r2, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	08da      	lsrs	r2, r3, #3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	3208      	adds	r2, #8
 8003a4a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f003 0307 	and.w	r3, r3, #7
 8003a54:	009b      	lsls	r3, r3, #2
 8003a56:	220f      	movs	r2, #15
 8003a58:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5c:	43db      	mvns	r3, r3
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	08d2      	lsrs	r2, r2, #3
 8003a62:	4019      	ands	r1, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	3208      	adds	r2, #8
 8003a68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	68da      	ldr	r2, [r3, #12]
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	005b      	lsls	r3, r3, #1
 8003a74:	2103      	movs	r1, #3
 8003a76:	fa01 f303 	lsl.w	r3, r1, r3
 8003a7a:	43db      	mvns	r3, r3
 8003a7c:	401a      	ands	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685a      	ldr	r2, [r3, #4]
 8003a86:	2101      	movs	r1, #1
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a8e:	43db      	mvns	r3, r3
 8003a90:	401a      	ands	r2, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	689a      	ldr	r2, [r3, #8]
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	2103      	movs	r1, #3
 8003aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8003aa4:	43db      	mvns	r3, r3
 8003aa6:	401a      	ands	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	3301      	adds	r3, #1
 8003ab0:	617b      	str	r3, [r7, #20]
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	2b0f      	cmp	r3, #15
 8003ab6:	f67f af40 	bls.w	800393a <HAL_GPIO_DeInit+0x56>
    }
  }
}
 8003aba:	bf00      	nop
 8003abc:	bf00      	nop
 8003abe:	3718      	adds	r7, #24
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	40020000 	.word	0x40020000
 8003ac8:	40020400 	.word	0x40020400
 8003acc:	40020800 	.word	0x40020800
 8003ad0:	40020c00 	.word	0x40020c00
 8003ad4:	40021000 	.word	0x40021000
 8003ad8:	40021c00 	.word	0x40021c00
 8003adc:	080133d8 	.word	0x080133d8
 8003ae0:	40013800 	.word	0x40013800
 8003ae4:	40013c00 	.word	0x40013c00

08003ae8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	460b      	mov	r3, r1
 8003af2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003af4:	887b      	ldrh	r3, [r7, #2]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d104      	bne.n	8003b04 <HAL_GPIO_ReadPin+0x1c>
 8003afa:	f44f 71be 	mov.w	r1, #380	@ 0x17c
 8003afe:	4809      	ldr	r0, [pc, #36]	@ (8003b24 <HAL_GPIO_ReadPin+0x3c>)
 8003b00:	f7fd fbee 	bl	80012e0 <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	691a      	ldr	r2, [r3, #16]
 8003b08:	887b      	ldrh	r3, [r7, #2]
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d002      	beq.n	8003b16 <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b10:	2301      	movs	r3, #1
 8003b12:	73fb      	strb	r3, [r7, #15]
 8003b14:	e001      	b.n	8003b1a <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b16:	2300      	movs	r3, #0
 8003b18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3710      	adds	r7, #16
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	080133d8 	.word	0x080133d8

08003b28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	460b      	mov	r3, r1
 8003b32:	807b      	strh	r3, [r7, #2]
 8003b34:	4613      	mov	r3, r2
 8003b36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003b38:	887b      	ldrh	r3, [r7, #2]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d104      	bne.n	8003b48 <HAL_GPIO_WritePin+0x20>
 8003b3e:	f240 119d 	movw	r1, #413	@ 0x19d
 8003b42:	480e      	ldr	r0, [pc, #56]	@ (8003b7c <HAL_GPIO_WritePin+0x54>)
 8003b44:	f7fd fbcc 	bl	80012e0 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003b48:	787b      	ldrb	r3, [r7, #1]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d007      	beq.n	8003b5e <HAL_GPIO_WritePin+0x36>
 8003b4e:	787b      	ldrb	r3, [r7, #1]
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d004      	beq.n	8003b5e <HAL_GPIO_WritePin+0x36>
 8003b54:	f44f 71cf 	mov.w	r1, #414	@ 0x19e
 8003b58:	4808      	ldr	r0, [pc, #32]	@ (8003b7c <HAL_GPIO_WritePin+0x54>)
 8003b5a:	f7fd fbc1 	bl	80012e0 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8003b5e:	787b      	ldrb	r3, [r7, #1]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d003      	beq.n	8003b6c <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b64:	887a      	ldrh	r2, [r7, #2]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b6a:	e003      	b.n	8003b74 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b6c:	887b      	ldrh	r3, [r7, #2]
 8003b6e:	041a      	lsls	r2, r3, #16
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	619a      	str	r2, [r3, #24]
}
 8003b74:	bf00      	nop
 8003b76:	3708      	adds	r7, #8
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	080133d8 	.word	0x080133d8

08003b80 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	460b      	mov	r3, r1
 8003b8a:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003b8c:	887b      	ldrh	r3, [r7, #2]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d104      	bne.n	8003b9c <HAL_GPIO_TogglePin+0x1c>
 8003b92:	f44f 71db 	mov.w	r1, #438	@ 0x1b6
 8003b96:	480a      	ldr	r0, [pc, #40]	@ (8003bc0 <HAL_GPIO_TogglePin+0x40>)
 8003b98:	f7fd fba2 	bl	80012e0 <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	695b      	ldr	r3, [r3, #20]
 8003ba0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003ba2:	887a      	ldrh	r2, [r7, #2]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	041a      	lsls	r2, r3, #16
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	43d9      	mvns	r1, r3
 8003bae:	887b      	ldrh	r3, [r7, #2]
 8003bb0:	400b      	ands	r3, r1
 8003bb2:	431a      	orrs	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	619a      	str	r2, [r3, #24]
}
 8003bb8:	bf00      	nop
 8003bba:	3710      	adds	r7, #16
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	080133d8 	.word	0x080133d8

08003bc4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d101      	bne.n	8003bd6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e1ba      	b.n	8003f4c <HAL_I2C_Init+0x388>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a9d      	ldr	r2, [pc, #628]	@ (8003e50 <HAL_I2C_Init+0x28c>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d00e      	beq.n	8003bfe <HAL_I2C_Init+0x3a>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a9b      	ldr	r2, [pc, #620]	@ (8003e54 <HAL_I2C_Init+0x290>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d009      	beq.n	8003bfe <HAL_I2C_Init+0x3a>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a9a      	ldr	r2, [pc, #616]	@ (8003e58 <HAL_I2C_Init+0x294>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d004      	beq.n	8003bfe <HAL_I2C_Init+0x3a>
 8003bf4:	f44f 71df 	mov.w	r1, #446	@ 0x1be
 8003bf8:	4898      	ldr	r0, [pc, #608]	@ (8003e5c <HAL_I2C_Init+0x298>)
 8003bfa:	f7fd fb71 	bl	80012e0 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d004      	beq.n	8003c10 <HAL_I2C_Init+0x4c>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	4a95      	ldr	r2, [pc, #596]	@ (8003e60 <HAL_I2C_Init+0x29c>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d904      	bls.n	8003c1a <HAL_I2C_Init+0x56>
 8003c10:	f240 11bf 	movw	r1, #447	@ 0x1bf
 8003c14:	4891      	ldr	r0, [pc, #580]	@ (8003e5c <HAL_I2C_Init+0x298>)
 8003c16:	f7fd fb63 	bl	80012e0 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d009      	beq.n	8003c36 <HAL_I2C_Init+0x72>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c2a:	d004      	beq.n	8003c36 <HAL_I2C_Init+0x72>
 8003c2c:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8003c30:	488a      	ldr	r0, [pc, #552]	@ (8003e5c <HAL_I2C_Init+0x298>)
 8003c32:	f7fd fb55 	bl	80012e0 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c3e:	d304      	bcc.n	8003c4a <HAL_I2C_Init+0x86>
 8003c40:	f240 11c1 	movw	r1, #449	@ 0x1c1
 8003c44:	4885      	ldr	r0, [pc, #532]	@ (8003e5c <HAL_I2C_Init+0x298>)
 8003c46:	f7fd fb4b 	bl	80012e0 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	691b      	ldr	r3, [r3, #16]
 8003c4e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c52:	d009      	beq.n	8003c68 <HAL_I2C_Init+0xa4>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	691b      	ldr	r3, [r3, #16]
 8003c58:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003c5c:	d004      	beq.n	8003c68 <HAL_I2C_Init+0xa4>
 8003c5e:	f44f 71e1 	mov.w	r1, #450	@ 0x1c2
 8003c62:	487e      	ldr	r0, [pc, #504]	@ (8003e5c <HAL_I2C_Init+0x298>)
 8003c64:	f7fd fb3c 	bl	80012e0 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	695b      	ldr	r3, [r3, #20]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d008      	beq.n	8003c82 <HAL_I2C_Init+0xbe>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	695b      	ldr	r3, [r3, #20]
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d004      	beq.n	8003c82 <HAL_I2C_Init+0xbe>
 8003c78:	f240 11c3 	movw	r1, #451	@ 0x1c3
 8003c7c:	4877      	ldr	r0, [pc, #476]	@ (8003e5c <HAL_I2C_Init+0x298>)
 8003c7e:	f7fd fb2f 	bl	80012e0 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	699b      	ldr	r3, [r3, #24]
 8003c86:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d004      	beq.n	8003c98 <HAL_I2C_Init+0xd4>
 8003c8e:	f44f 71e2 	mov.w	r1, #452	@ 0x1c4
 8003c92:	4872      	ldr	r0, [pc, #456]	@ (8003e5c <HAL_I2C_Init+0x298>)
 8003c94:	f7fd fb24 	bl	80012e0 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	69db      	ldr	r3, [r3, #28]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d008      	beq.n	8003cb2 <HAL_I2C_Init+0xee>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	69db      	ldr	r3, [r3, #28]
 8003ca4:	2b40      	cmp	r3, #64	@ 0x40
 8003ca6:	d004      	beq.n	8003cb2 <HAL_I2C_Init+0xee>
 8003ca8:	f240 11c5 	movw	r1, #453	@ 0x1c5
 8003cac:	486b      	ldr	r0, [pc, #428]	@ (8003e5c <HAL_I2C_Init+0x298>)
 8003cae:	f7fd fb17 	bl	80012e0 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a1b      	ldr	r3, [r3, #32]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d008      	beq.n	8003ccc <HAL_I2C_Init+0x108>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a1b      	ldr	r3, [r3, #32]
 8003cbe:	2b80      	cmp	r3, #128	@ 0x80
 8003cc0:	d004      	beq.n	8003ccc <HAL_I2C_Init+0x108>
 8003cc2:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 8003cc6:	4865      	ldr	r0, [pc, #404]	@ (8003e5c <HAL_I2C_Init+0x298>)
 8003cc8:	f7fd fb0a 	bl	80012e0 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d106      	bne.n	8003ce6 <HAL_I2C_Init+0x122>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f7fd f96b 	bl	8000fbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2224      	movs	r2, #36	@ 0x24
 8003cea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f022 0201 	bic.w	r2, r2, #1
 8003cfc:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d0c:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d1c:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003d1e:	f003 fcef 	bl	8007700 <HAL_RCC_GetPCLK1Freq>
 8003d22:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	4a4e      	ldr	r2, [pc, #312]	@ (8003e64 <HAL_I2C_Init+0x2a0>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d807      	bhi.n	8003d3e <HAL_I2C_Init+0x17a>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	4a4d      	ldr	r2, [pc, #308]	@ (8003e68 <HAL_I2C_Init+0x2a4>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	bf94      	ite	ls
 8003d36:	2301      	movls	r3, #1
 8003d38:	2300      	movhi	r3, #0
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	e006      	b.n	8003d4c <HAL_I2C_Init+0x188>
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	4a4a      	ldr	r2, [pc, #296]	@ (8003e6c <HAL_I2C_Init+0x2a8>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	bf94      	ite	ls
 8003d46:	2301      	movls	r3, #1
 8003d48:	2300      	movhi	r3, #0
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d001      	beq.n	8003d54 <HAL_I2C_Init+0x190>
  {
    return HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e0fb      	b.n	8003f4c <HAL_I2C_Init+0x388>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	4a46      	ldr	r2, [pc, #280]	@ (8003e70 <HAL_I2C_Init+0x2ac>)
 8003d58:	fba2 2303 	umull	r2, r3, r2, r3
 8003d5c:	0c9b      	lsrs	r3, r3, #18
 8003d5e:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	68ba      	ldr	r2, [r7, #8]
 8003d70:	430a      	orrs	r2, r1
 8003d72:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	6a1b      	ldr	r3, [r3, #32]
 8003d7a:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	4a38      	ldr	r2, [pc, #224]	@ (8003e64 <HAL_I2C_Init+0x2a0>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d802      	bhi.n	8003d8e <HAL_I2C_Init+0x1ca>
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	e009      	b.n	8003da2 <HAL_I2C_Init+0x1de>
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003d94:	fb02 f303 	mul.w	r3, r2, r3
 8003d98:	4a36      	ldr	r2, [pc, #216]	@ (8003e74 <HAL_I2C_Init+0x2b0>)
 8003d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d9e:	099b      	lsrs	r3, r3, #6
 8003da0:	3301      	adds	r3, #1
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	6812      	ldr	r2, [r2, #0]
 8003da6:	430b      	orrs	r3, r1
 8003da8:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	69db      	ldr	r3, [r3, #28]
 8003db0:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003db4:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	4929      	ldr	r1, [pc, #164]	@ (8003e64 <HAL_I2C_Init+0x2a0>)
 8003dbe:	428b      	cmp	r3, r1
 8003dc0:	d819      	bhi.n	8003df6 <HAL_I2C_Init+0x232>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	1e59      	subs	r1, r3, #1
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	005b      	lsls	r3, r3, #1
 8003dcc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003dd0:	1c59      	adds	r1, r3, #1
 8003dd2:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003dd6:	400b      	ands	r3, r1
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d00a      	beq.n	8003df2 <HAL_I2C_Init+0x22e>
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	1e59      	subs	r1, r3, #1
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	005b      	lsls	r3, r3, #1
 8003de6:	fbb1 f3f3 	udiv	r3, r1, r3
 8003dea:	3301      	adds	r3, #1
 8003dec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003df0:	e065      	b.n	8003ebe <HAL_I2C_Init+0x2fa>
 8003df2:	2304      	movs	r3, #4
 8003df4:	e063      	b.n	8003ebe <HAL_I2C_Init+0x2fa>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d111      	bne.n	8003e22 <HAL_I2C_Init+0x25e>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	1e58      	subs	r0, r3, #1
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6859      	ldr	r1, [r3, #4]
 8003e06:	460b      	mov	r3, r1
 8003e08:	005b      	lsls	r3, r3, #1
 8003e0a:	440b      	add	r3, r1
 8003e0c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e10:	3301      	adds	r3, #1
 8003e12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	bf0c      	ite	eq
 8003e1a:	2301      	moveq	r3, #1
 8003e1c:	2300      	movne	r3, #0
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	e012      	b.n	8003e48 <HAL_I2C_Init+0x284>
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	1e58      	subs	r0, r3, #1
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6859      	ldr	r1, [r3, #4]
 8003e2a:	460b      	mov	r3, r1
 8003e2c:	009b      	lsls	r3, r3, #2
 8003e2e:	440b      	add	r3, r1
 8003e30:	0099      	lsls	r1, r3, #2
 8003e32:	440b      	add	r3, r1
 8003e34:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e38:	3301      	adds	r3, #1
 8003e3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	bf0c      	ite	eq
 8003e42:	2301      	moveq	r3, #1
 8003e44:	2300      	movne	r3, #0
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d015      	beq.n	8003e78 <HAL_I2C_Init+0x2b4>
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e036      	b.n	8003ebe <HAL_I2C_Init+0x2fa>
 8003e50:	40005400 	.word	0x40005400
 8003e54:	40005800 	.word	0x40005800
 8003e58:	40005c00 	.word	0x40005c00
 8003e5c:	08013444 	.word	0x08013444
 8003e60:	00061a80 	.word	0x00061a80
 8003e64:	000186a0 	.word	0x000186a0
 8003e68:	001e847f 	.word	0x001e847f
 8003e6c:	003d08ff 	.word	0x003d08ff
 8003e70:	431bde83 	.word	0x431bde83
 8003e74:	10624dd3 	.word	0x10624dd3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d10e      	bne.n	8003e9e <HAL_I2C_Init+0x2da>
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	1e58      	subs	r0, r3, #1
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6859      	ldr	r1, [r3, #4]
 8003e88:	460b      	mov	r3, r1
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	440b      	add	r3, r1
 8003e8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e92:	3301      	adds	r3, #1
 8003e94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e9c:	e00f      	b.n	8003ebe <HAL_I2C_Init+0x2fa>
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	1e58      	subs	r0, r3, #1
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6859      	ldr	r1, [r3, #4]
 8003ea6:	460b      	mov	r3, r1
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	440b      	add	r3, r1
 8003eac:	0099      	lsls	r1, r3, #2
 8003eae:	440b      	add	r3, r1
 8003eb0:	fbb0 f3f3 	udiv	r3, r0, r3
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ebe:	6879      	ldr	r1, [r7, #4]
 8003ec0:	6809      	ldr	r1, [r1, #0]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	69da      	ldr	r2, [r3, #28]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a1b      	ldr	r3, [r3, #32]
 8003ed8:	431a      	orrs	r2, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003eec:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	6911      	ldr	r1, [r2, #16]
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	68d2      	ldr	r2, [r2, #12]
 8003ef8:	4311      	orrs	r1, r2
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	6812      	ldr	r2, [r2, #0]
 8003efe:	430b      	orrs	r3, r1
 8003f00:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	695a      	ldr	r2, [r3, #20]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	699b      	ldr	r3, [r3, #24]
 8003f14:	431a      	orrs	r2, r3
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	430a      	orrs	r2, r1
 8003f1c:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f042 0201 	orr.w	r2, r2, #1
 8003f2c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2220      	movs	r2, #32
 8003f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003f4a:	2300      	movs	r3, #0
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3710      	adds	r7, #16
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b088      	sub	sp, #32
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f6c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f74:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f7c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003f7e:	7bfb      	ldrb	r3, [r7, #15]
 8003f80:	2b10      	cmp	r3, #16
 8003f82:	d003      	beq.n	8003f8c <HAL_I2C_EV_IRQHandler+0x38>
 8003f84:	7bfb      	ldrb	r3, [r7, #15]
 8003f86:	2b40      	cmp	r3, #64	@ 0x40
 8003f88:	f040 80c1 	bne.w	800410e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	695b      	ldr	r3, [r3, #20]
 8003f9a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d10d      	bne.n	8003fc2 <HAL_I2C_EV_IRQHandler+0x6e>
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003fac:	d003      	beq.n	8003fb6 <HAL_I2C_EV_IRQHandler+0x62>
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003fb4:	d101      	bne.n	8003fba <HAL_I2C_EV_IRQHandler+0x66>
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e000      	b.n	8003fbc <HAL_I2C_EV_IRQHandler+0x68>
 8003fba:	2300      	movs	r3, #0
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	f000 8132 	beq.w	8004226 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	f003 0301 	and.w	r3, r3, #1
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d00c      	beq.n	8003fe6 <HAL_I2C_EV_IRQHandler+0x92>
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	0a5b      	lsrs	r3, r3, #9
 8003fd0:	f003 0301 	and.w	r3, r3, #1
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d006      	beq.n	8003fe6 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f001 fb65 	bl	80056a8 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f000 fcdc 	bl	800499c <I2C_Master_SB>
 8003fe4:	e092      	b.n	800410c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	08db      	lsrs	r3, r3, #3
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d009      	beq.n	8004006 <HAL_I2C_EV_IRQHandler+0xb2>
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	0a5b      	lsrs	r3, r3, #9
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d003      	beq.n	8004006 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f000 fd52 	bl	8004aa8 <I2C_Master_ADD10>
 8004004:	e082      	b.n	800410c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	085b      	lsrs	r3, r3, #1
 800400a:	f003 0301 	and.w	r3, r3, #1
 800400e:	2b00      	cmp	r3, #0
 8004010:	d009      	beq.n	8004026 <HAL_I2C_EV_IRQHandler+0xd2>
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	0a5b      	lsrs	r3, r3, #9
 8004016:	f003 0301 	and.w	r3, r3, #1
 800401a:	2b00      	cmp	r3, #0
 800401c:	d003      	beq.n	8004026 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 fd6c 	bl	8004afc <I2C_Master_ADDR>
 8004024:	e072      	b.n	800410c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	089b      	lsrs	r3, r3, #2
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d03b      	beq.n	80040aa <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800403c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004040:	f000 80f3 	beq.w	800422a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	09db      	lsrs	r3, r3, #7
 8004048:	f003 0301 	and.w	r3, r3, #1
 800404c:	2b00      	cmp	r3, #0
 800404e:	d00f      	beq.n	8004070 <HAL_I2C_EV_IRQHandler+0x11c>
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	0a9b      	lsrs	r3, r3, #10
 8004054:	f003 0301 	and.w	r3, r3, #1
 8004058:	2b00      	cmp	r3, #0
 800405a:	d009      	beq.n	8004070 <HAL_I2C_EV_IRQHandler+0x11c>
 800405c:	69fb      	ldr	r3, [r7, #28]
 800405e:	089b      	lsrs	r3, r3, #2
 8004060:	f003 0301 	and.w	r3, r3, #1
 8004064:	2b00      	cmp	r3, #0
 8004066:	d103      	bne.n	8004070 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f000 f94c 	bl	8004306 <I2C_MasterTransmit_TXE>
 800406e:	e04d      	b.n	800410c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	089b      	lsrs	r3, r3, #2
 8004074:	f003 0301 	and.w	r3, r3, #1
 8004078:	2b00      	cmp	r3, #0
 800407a:	f000 80d6 	beq.w	800422a <HAL_I2C_EV_IRQHandler+0x2d6>
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	0a5b      	lsrs	r3, r3, #9
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	2b00      	cmp	r3, #0
 8004088:	f000 80cf 	beq.w	800422a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800408c:	7bbb      	ldrb	r3, [r7, #14]
 800408e:	2b21      	cmp	r3, #33	@ 0x21
 8004090:	d103      	bne.n	800409a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f000 f9d3 	bl	800443e <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004098:	e0c7      	b.n	800422a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800409a:	7bfb      	ldrb	r3, [r7, #15]
 800409c:	2b40      	cmp	r3, #64	@ 0x40
 800409e:	f040 80c4 	bne.w	800422a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 fa41 	bl	800452a <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040a8:	e0bf      	b.n	800422a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040b8:	f000 80b7 	beq.w	800422a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	099b      	lsrs	r3, r3, #6
 80040c0:	f003 0301 	and.w	r3, r3, #1
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d00f      	beq.n	80040e8 <HAL_I2C_EV_IRQHandler+0x194>
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	0a9b      	lsrs	r3, r3, #10
 80040cc:	f003 0301 	and.w	r3, r3, #1
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d009      	beq.n	80040e8 <HAL_I2C_EV_IRQHandler+0x194>
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	089b      	lsrs	r3, r3, #2
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d103      	bne.n	80040e8 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f000 fab6 	bl	8004652 <I2C_MasterReceive_RXNE>
 80040e6:	e011      	b.n	800410c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	089b      	lsrs	r3, r3, #2
 80040ec:	f003 0301 	and.w	r3, r3, #1
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	f000 809a 	beq.w	800422a <HAL_I2C_EV_IRQHandler+0x2d6>
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	0a5b      	lsrs	r3, r3, #9
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	2b00      	cmp	r3, #0
 8004100:	f000 8093 	beq.w	800422a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 fb5f 	bl	80047c8 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800410a:	e08e      	b.n	800422a <HAL_I2C_EV_IRQHandler+0x2d6>
 800410c:	e08d      	b.n	800422a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004112:	2b00      	cmp	r3, #0
 8004114:	d004      	beq.n	8004120 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	695b      	ldr	r3, [r3, #20]
 800411c:	61fb      	str	r3, [r7, #28]
 800411e:	e007      	b.n	8004130 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	695b      	ldr	r3, [r3, #20]
 800412e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	085b      	lsrs	r3, r3, #1
 8004134:	f003 0301 	and.w	r3, r3, #1
 8004138:	2b00      	cmp	r3, #0
 800413a:	d012      	beq.n	8004162 <HAL_I2C_EV_IRQHandler+0x20e>
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	0a5b      	lsrs	r3, r3, #9
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	2b00      	cmp	r3, #0
 8004146:	d00c      	beq.n	8004162 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414c:	2b00      	cmp	r3, #0
 800414e:	d003      	beq.n	8004158 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	699b      	ldr	r3, [r3, #24]
 8004156:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004158:	69b9      	ldr	r1, [r7, #24]
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f000 ff1d 	bl	8004f9a <I2C_Slave_ADDR>
 8004160:	e066      	b.n	8004230 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	091b      	lsrs	r3, r3, #4
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	d009      	beq.n	8004182 <HAL_I2C_EV_IRQHandler+0x22e>
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	0a5b      	lsrs	r3, r3, #9
 8004172:	f003 0301 	and.w	r3, r3, #1
 8004176:	2b00      	cmp	r3, #0
 8004178:	d003      	beq.n	8004182 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 ff58 	bl	8005030 <I2C_Slave_STOPF>
 8004180:	e056      	b.n	8004230 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004182:	7bbb      	ldrb	r3, [r7, #14]
 8004184:	2b21      	cmp	r3, #33	@ 0x21
 8004186:	d002      	beq.n	800418e <HAL_I2C_EV_IRQHandler+0x23a>
 8004188:	7bbb      	ldrb	r3, [r7, #14]
 800418a:	2b29      	cmp	r3, #41	@ 0x29
 800418c:	d125      	bne.n	80041da <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800418e:	69fb      	ldr	r3, [r7, #28]
 8004190:	09db      	lsrs	r3, r3, #7
 8004192:	f003 0301 	and.w	r3, r3, #1
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00f      	beq.n	80041ba <HAL_I2C_EV_IRQHandler+0x266>
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	0a9b      	lsrs	r3, r3, #10
 800419e:	f003 0301 	and.w	r3, r3, #1
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d009      	beq.n	80041ba <HAL_I2C_EV_IRQHandler+0x266>
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	089b      	lsrs	r3, r3, #2
 80041aa:	f003 0301 	and.w	r3, r3, #1
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d103      	bne.n	80041ba <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 fe33 	bl	8004e1e <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041b8:	e039      	b.n	800422e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	089b      	lsrs	r3, r3, #2
 80041be:	f003 0301 	and.w	r3, r3, #1
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d033      	beq.n	800422e <HAL_I2C_EV_IRQHandler+0x2da>
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	0a5b      	lsrs	r3, r3, #9
 80041ca:	f003 0301 	and.w	r3, r3, #1
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d02d      	beq.n	800422e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 fe60 	bl	8004e98 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041d8:	e029      	b.n	800422e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	099b      	lsrs	r3, r3, #6
 80041de:	f003 0301 	and.w	r3, r3, #1
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00f      	beq.n	8004206 <HAL_I2C_EV_IRQHandler+0x2b2>
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	0a9b      	lsrs	r3, r3, #10
 80041ea:	f003 0301 	and.w	r3, r3, #1
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d009      	beq.n	8004206 <HAL_I2C_EV_IRQHandler+0x2b2>
 80041f2:	69fb      	ldr	r3, [r7, #28]
 80041f4:	089b      	lsrs	r3, r3, #2
 80041f6:	f003 0301 	and.w	r3, r3, #1
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d103      	bne.n	8004206 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 fe6b 	bl	8004eda <I2C_SlaveReceive_RXNE>
 8004204:	e014      	b.n	8004230 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	089b      	lsrs	r3, r3, #2
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	2b00      	cmp	r3, #0
 8004210:	d00e      	beq.n	8004230 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	0a5b      	lsrs	r3, r3, #9
 8004216:	f003 0301 	and.w	r3, r3, #1
 800421a:	2b00      	cmp	r3, #0
 800421c:	d008      	beq.n	8004230 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 fe99 	bl	8004f56 <I2C_SlaveReceive_BTF>
 8004224:	e004      	b.n	8004230 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8004226:	bf00      	nop
 8004228:	e002      	b.n	8004230 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800422a:	bf00      	nop
 800422c:	e000      	b.n	8004230 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800422e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004230:	3720      	adds	r7, #32
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004236:	b480      	push	{r7}
 8004238:	b083      	sub	sp, #12
 800423a:	af00      	add	r7, sp, #0
 800423c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800423e:	bf00      	nop
 8004240:	370c      	adds	r7, #12
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr

0800424a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800424a:	b480      	push	{r7}
 800424c:	b083      	sub	sp, #12
 800424e:	af00      	add	r7, sp, #0
 8004250:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004252:	bf00      	nop
 8004254:	370c      	adds	r7, #12
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr

0800425e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800425e:	b480      	push	{r7}
 8004260:	b083      	sub	sp, #12
 8004262:	af00      	add	r7, sp, #0
 8004264:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004266:	bf00      	nop
 8004268:	370c      	adds	r7, #12
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004272:	b480      	push	{r7}
 8004274:	b083      	sub	sp, #12
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800427a:	bf00      	nop
 800427c:	370c      	adds	r7, #12
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr

08004286 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004286:	b480      	push	{r7}
 8004288:	b083      	sub	sp, #12
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
 800428e:	460b      	mov	r3, r1
 8004290:	70fb      	strb	r3, [r7, #3]
 8004292:	4613      	mov	r3, r2
 8004294:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004296:	bf00      	nop
 8004298:	370c      	adds	r7, #12
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr

080042a2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042a2:	b480      	push	{r7}
 80042a4:	b083      	sub	sp, #12
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80042aa:	bf00      	nop
 80042ac:	370c      	adds	r7, #12
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr

080042b6 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042b6:	b480      	push	{r7}
 80042b8:	b083      	sub	sp, #12
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80042be:	bf00      	nop
 80042c0:	370c      	adds	r7, #12
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr

080042ca <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042ca:	b480      	push	{r7}
 80042cc:	b083      	sub	sp, #12
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80042d2:	bf00      	nop
 80042d4:	370c      	adds	r7, #12
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr

080042de <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80042de:	b480      	push	{r7}
 80042e0:	b083      	sub	sp, #12
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80042e6:	bf00      	nop
 80042e8:	370c      	adds	r7, #12
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr

080042f2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042f2:	b480      	push	{r7}
 80042f4:	b083      	sub	sp, #12
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80042fa:	bf00      	nop
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr

08004306 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004306:	b580      	push	{r7, lr}
 8004308:	b084      	sub	sp, #16
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004314:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800431c:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004322:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004328:	2b00      	cmp	r3, #0
 800432a:	d150      	bne.n	80043ce <I2C_MasterTransmit_TXE+0xc8>
 800432c:	7bfb      	ldrb	r3, [r7, #15]
 800432e:	2b21      	cmp	r3, #33	@ 0x21
 8004330:	d14d      	bne.n	80043ce <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	2b08      	cmp	r3, #8
 8004336:	d01d      	beq.n	8004374 <I2C_MasterTransmit_TXE+0x6e>
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	2b20      	cmp	r3, #32
 800433c:	d01a      	beq.n	8004374 <I2C_MasterTransmit_TXE+0x6e>
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004344:	d016      	beq.n	8004374 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	685a      	ldr	r2, [r3, #4]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004354:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2211      	movs	r2, #17
 800435a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2220      	movs	r2, #32
 8004368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	f7ff ff62 	bl	8004236 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004372:	e060      	b.n	8004436 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	685a      	ldr	r2, [r3, #4]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004382:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004392:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2220      	movs	r2, #32
 800439e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	2b40      	cmp	r3, #64	@ 0x40
 80043ac:	d107      	bne.n	80043be <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f7ff ff7d 	bl	80042b6 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80043bc:	e03b      	b.n	8004436 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f7ff ff35 	bl	8004236 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80043cc:	e033      	b.n	8004436 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80043ce:	7bfb      	ldrb	r3, [r7, #15]
 80043d0:	2b21      	cmp	r3, #33	@ 0x21
 80043d2:	d005      	beq.n	80043e0 <I2C_MasterTransmit_TXE+0xda>
 80043d4:	7bbb      	ldrb	r3, [r7, #14]
 80043d6:	2b40      	cmp	r3, #64	@ 0x40
 80043d8:	d12d      	bne.n	8004436 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80043da:	7bfb      	ldrb	r3, [r7, #15]
 80043dc:	2b22      	cmp	r3, #34	@ 0x22
 80043de:	d12a      	bne.n	8004436 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d108      	bne.n	80043fc <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	685a      	ldr	r2, [r3, #4]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043f8:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80043fa:	e01c      	b.n	8004436 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004402:	b2db      	uxtb	r3, r3
 8004404:	2b40      	cmp	r3, #64	@ 0x40
 8004406:	d103      	bne.n	8004410 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f000 f88e 	bl	800452a <I2C_MemoryTransmit_TXE_BTF>
}
 800440e:	e012      	b.n	8004436 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004414:	781a      	ldrb	r2, [r3, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004420:	1c5a      	adds	r2, r3, #1
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800442a:	b29b      	uxth	r3, r3
 800442c:	3b01      	subs	r3, #1
 800442e:	b29a      	uxth	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004434:	e7ff      	b.n	8004436 <I2C_MasterTransmit_TXE+0x130>
 8004436:	bf00      	nop
 8004438:	3710      	adds	r7, #16
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800443e:	b580      	push	{r7, lr}
 8004440:	b084      	sub	sp, #16
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444a:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2b21      	cmp	r3, #33	@ 0x21
 8004456:	d164      	bne.n	8004522 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800445c:	b29b      	uxth	r3, r3
 800445e:	2b00      	cmp	r3, #0
 8004460:	d012      	beq.n	8004488 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004466:	781a      	ldrb	r2, [r3, #0]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004472:	1c5a      	adds	r2, r3, #1
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800447c:	b29b      	uxth	r3, r3
 800447e:	3b01      	subs	r3, #1
 8004480:	b29a      	uxth	r2, r3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004486:	e04c      	b.n	8004522 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2b08      	cmp	r3, #8
 800448c:	d01d      	beq.n	80044ca <I2C_MasterTransmit_BTF+0x8c>
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2b20      	cmp	r3, #32
 8004492:	d01a      	beq.n	80044ca <I2C_MasterTransmit_BTF+0x8c>
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800449a:	d016      	beq.n	80044ca <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	685a      	ldr	r2, [r3, #4]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80044aa:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2211      	movs	r2, #17
 80044b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2220      	movs	r2, #32
 80044be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f7ff feb7 	bl	8004236 <HAL_I2C_MasterTxCpltCallback>
}
 80044c8:	e02b      	b.n	8004522 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	685a      	ldr	r2, [r3, #4]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80044d8:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044e8:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2220      	movs	r2, #32
 80044f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	2b40      	cmp	r3, #64	@ 0x40
 8004502:	d107      	bne.n	8004514 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f7ff fed2 	bl	80042b6 <HAL_I2C_MemTxCpltCallback>
}
 8004512:	e006      	b.n	8004522 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f7ff fe8a 	bl	8004236 <HAL_I2C_MasterTxCpltCallback>
}
 8004522:	bf00      	nop
 8004524:	3710      	adds	r7, #16
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}

0800452a <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800452a:	b580      	push	{r7, lr}
 800452c:	b084      	sub	sp, #16
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004538:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800453e:	2b00      	cmp	r3, #0
 8004540:	d11d      	bne.n	800457e <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004546:	2b01      	cmp	r3, #1
 8004548:	d10b      	bne.n	8004562 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800454e:	b2da      	uxtb	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800455a:	1c9a      	adds	r2, r3, #2
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8004560:	e073      	b.n	800464a <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004566:	b29b      	uxth	r3, r3
 8004568:	121b      	asrs	r3, r3, #8
 800456a:	b2da      	uxtb	r2, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004576:	1c5a      	adds	r2, r3, #1
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800457c:	e065      	b.n	800464a <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004582:	2b01      	cmp	r3, #1
 8004584:	d10b      	bne.n	800459e <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800458a:	b2da      	uxtb	r2, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004596:	1c5a      	adds	r2, r3, #1
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800459c:	e055      	b.n	800464a <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d151      	bne.n	800464a <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80045a6:	7bfb      	ldrb	r3, [r7, #15]
 80045a8:	2b22      	cmp	r3, #34	@ 0x22
 80045aa:	d10d      	bne.n	80045c8 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045ba:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045c0:	1c5a      	adds	r2, r3, #1
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80045c6:	e040      	b.n	800464a <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d015      	beq.n	80045fe <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80045d2:	7bfb      	ldrb	r3, [r7, #15]
 80045d4:	2b21      	cmp	r3, #33	@ 0x21
 80045d6:	d112      	bne.n	80045fe <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045dc:	781a      	ldrb	r2, [r3, #0]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e8:	1c5a      	adds	r2, r3, #1
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045f2:	b29b      	uxth	r3, r3
 80045f4:	3b01      	subs	r3, #1
 80045f6:	b29a      	uxth	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80045fc:	e025      	b.n	800464a <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004602:	b29b      	uxth	r3, r3
 8004604:	2b00      	cmp	r3, #0
 8004606:	d120      	bne.n	800464a <I2C_MemoryTransmit_TXE_BTF+0x120>
 8004608:	7bfb      	ldrb	r3, [r7, #15]
 800460a:	2b21      	cmp	r3, #33	@ 0x21
 800460c:	d11d      	bne.n	800464a <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	685a      	ldr	r2, [r3, #4]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800461c:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800462c:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2220      	movs	r2, #32
 8004638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	f7ff fe36 	bl	80042b6 <HAL_I2C_MemTxCpltCallback>
}
 800464a:	bf00      	nop
 800464c:	3710      	adds	r7, #16
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}

08004652 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004652:	b580      	push	{r7, lr}
 8004654:	b084      	sub	sp, #16
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b22      	cmp	r3, #34	@ 0x22
 8004664:	f040 80ac 	bne.w	80047c0 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800466c:	b29b      	uxth	r3, r3
 800466e:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2b03      	cmp	r3, #3
 8004674:	d921      	bls.n	80046ba <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	691a      	ldr	r2, [r3, #16]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004680:	b2d2      	uxtb	r2, r2
 8004682:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004688:	1c5a      	adds	r2, r3, #1
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004692:	b29b      	uxth	r3, r3
 8004694:	3b01      	subs	r3, #1
 8004696:	b29a      	uxth	r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	2b03      	cmp	r3, #3
 80046a4:	f040 808c 	bne.w	80047c0 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	685a      	ldr	r2, [r3, #4]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046b6:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80046b8:	e082      	b.n	80047c0 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d075      	beq.n	80047ae <I2C_MasterReceive_RXNE+0x15c>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d002      	beq.n	80046ce <I2C_MasterReceive_RXNE+0x7c>
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d16f      	bne.n	80047ae <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 ffb8 	bl	8005644 <I2C_WaitOnSTOPRequestThroughIT>
 80046d4:	4603      	mov	r3, r0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d142      	bne.n	8004760 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046e8:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	685a      	ldr	r2, [r3, #4]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80046f8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	691a      	ldr	r2, [r3, #16]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004704:	b2d2      	uxtb	r2, r2
 8004706:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800470c:	1c5a      	adds	r2, r3, #1
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004716:	b29b      	uxth	r3, r3
 8004718:	3b01      	subs	r3, #1
 800471a:	b29a      	uxth	r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2220      	movs	r2, #32
 8004724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800472e:	b2db      	uxtb	r3, r3
 8004730:	2b40      	cmp	r3, #64	@ 0x40
 8004732:	d10a      	bne.n	800474a <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f7ff fdc1 	bl	80042ca <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004748:	e03a      	b.n	80047c0 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2212      	movs	r2, #18
 8004756:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f7ff fd76 	bl	800424a <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800475e:	e02f      	b.n	80047c0 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	685a      	ldr	r2, [r3, #4]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800476e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	691a      	ldr	r2, [r3, #16]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800477a:	b2d2      	uxtb	r2, r2
 800477c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004782:	1c5a      	adds	r2, r3, #1
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800478c:	b29b      	uxth	r3, r3
 800478e:	3b01      	subs	r3, #1
 8004790:	b29a      	uxth	r2, r3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2220      	movs	r2, #32
 800479a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f7ff fd99 	bl	80042de <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80047ac:	e008      	b.n	80047c0 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	685a      	ldr	r2, [r3, #4]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047bc:	605a      	str	r2, [r3, #4]
}
 80047be:	e7ff      	b.n	80047c0 <I2C_MasterReceive_RXNE+0x16e>
 80047c0:	bf00      	nop
 80047c2:	3710      	adds	r7, #16
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d4:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047da:	b29b      	uxth	r3, r3
 80047dc:	2b04      	cmp	r3, #4
 80047de:	d11b      	bne.n	8004818 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047ee:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	691a      	ldr	r2, [r3, #16]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047fa:	b2d2      	uxtb	r2, r2
 80047fc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004802:	1c5a      	adds	r2, r3, #1
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800480c:	b29b      	uxth	r3, r3
 800480e:	3b01      	subs	r3, #1
 8004810:	b29a      	uxth	r2, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004816:	e0bd      	b.n	8004994 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800481c:	b29b      	uxth	r3, r3
 800481e:	2b03      	cmp	r3, #3
 8004820:	d129      	bne.n	8004876 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	685a      	ldr	r2, [r3, #4]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004830:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2b04      	cmp	r3, #4
 8004836:	d00a      	beq.n	800484e <I2C_MasterReceive_BTF+0x86>
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2b02      	cmp	r3, #2
 800483c:	d007      	beq.n	800484e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800484c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	691a      	ldr	r2, [r3, #16]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004858:	b2d2      	uxtb	r2, r2
 800485a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004860:	1c5a      	adds	r2, r3, #1
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800486a:	b29b      	uxth	r3, r3
 800486c:	3b01      	subs	r3, #1
 800486e:	b29a      	uxth	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004874:	e08e      	b.n	8004994 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800487a:	b29b      	uxth	r3, r3
 800487c:	2b02      	cmp	r3, #2
 800487e:	d176      	bne.n	800496e <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2b01      	cmp	r3, #1
 8004884:	d002      	beq.n	800488c <I2C_MasterReceive_BTF+0xc4>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2b10      	cmp	r3, #16
 800488a:	d108      	bne.n	800489e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800489a:	601a      	str	r2, [r3, #0]
 800489c:	e019      	b.n	80048d2 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2b04      	cmp	r3, #4
 80048a2:	d002      	beq.n	80048aa <I2C_MasterReceive_BTF+0xe2>
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d108      	bne.n	80048bc <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80048b8:	601a      	str	r2, [r3, #0]
 80048ba:	e00a      	b.n	80048d2 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2b10      	cmp	r3, #16
 80048c0:	d007      	beq.n	80048d2 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048d0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	691a      	ldr	r2, [r3, #16]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048dc:	b2d2      	uxtb	r2, r2
 80048de:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e4:	1c5a      	adds	r2, r3, #1
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	3b01      	subs	r3, #1
 80048f2:	b29a      	uxth	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	691a      	ldr	r2, [r3, #16]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004902:	b2d2      	uxtb	r2, r2
 8004904:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800490a:	1c5a      	adds	r2, r3, #1
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004914:	b29b      	uxth	r3, r3
 8004916:	3b01      	subs	r3, #1
 8004918:	b29a      	uxth	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	685a      	ldr	r2, [r3, #4]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800492c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2220      	movs	r2, #32
 8004932:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800493c:	b2db      	uxtb	r3, r3
 800493e:	2b40      	cmp	r3, #64	@ 0x40
 8004940:	d10a      	bne.n	8004958 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f7ff fcba 	bl	80042ca <HAL_I2C_MemRxCpltCallback>
}
 8004956:	e01d      	b.n	8004994 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2212      	movs	r2, #18
 8004964:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f7ff fc6f 	bl	800424a <HAL_I2C_MasterRxCpltCallback>
}
 800496c:	e012      	b.n	8004994 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	691a      	ldr	r2, [r3, #16]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004978:	b2d2      	uxtb	r2, r2
 800497a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004980:	1c5a      	adds	r2, r3, #1
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800498a:	b29b      	uxth	r3, r3
 800498c:	3b01      	subs	r3, #1
 800498e:	b29a      	uxth	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004994:	bf00      	nop
 8004996:	3710      	adds	r7, #16
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}

0800499c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800499c:	b480      	push	{r7}
 800499e:	b083      	sub	sp, #12
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	2b40      	cmp	r3, #64	@ 0x40
 80049ae:	d117      	bne.n	80049e0 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d109      	bne.n	80049cc <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	461a      	mov	r2, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80049c8:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80049ca:	e067      	b.n	8004a9c <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	f043 0301 	orr.w	r3, r3, #1
 80049d6:	b2da      	uxtb	r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	611a      	str	r2, [r3, #16]
}
 80049de:	e05d      	b.n	8004a9c <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80049e8:	d133      	bne.n	8004a52 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	2b21      	cmp	r3, #33	@ 0x21
 80049f4:	d109      	bne.n	8004a0a <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	461a      	mov	r2, r3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004a06:	611a      	str	r2, [r3, #16]
 8004a08:	e008      	b.n	8004a1c <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	f043 0301 	orr.w	r3, r3, #1
 8004a14:	b2da      	uxtb	r2, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d004      	beq.n	8004a2e <I2C_Master_SB+0x92>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d108      	bne.n	8004a40 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d032      	beq.n	8004a9c <I2C_Master_SB+0x100>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d02d      	beq.n	8004a9c <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	685a      	ldr	r2, [r3, #4]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a4e:	605a      	str	r2, [r3, #4]
}
 8004a50:	e024      	b.n	8004a9c <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d10e      	bne.n	8004a78 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	11db      	asrs	r3, r3, #7
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	f003 0306 	and.w	r3, r3, #6
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	f063 030f 	orn	r3, r3, #15
 8004a6e:	b2da      	uxtb	r2, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	611a      	str	r2, [r3, #16]
}
 8004a76:	e011      	b.n	8004a9c <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d10d      	bne.n	8004a9c <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	11db      	asrs	r3, r3, #7
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	f003 0306 	and.w	r3, r3, #6
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	f063 030e 	orn	r3, r3, #14
 8004a94:	b2da      	uxtb	r2, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	611a      	str	r2, [r3, #16]
}
 8004a9c:	bf00      	nop
 8004a9e:	370c      	adds	r7, #12
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b083      	sub	sp, #12
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ab4:	b2da      	uxtb	r2, r3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d004      	beq.n	8004ace <I2C_Master_ADD10+0x26>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d108      	bne.n	8004ae0 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d00c      	beq.n	8004af0 <I2C_Master_ADD10+0x48>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d007      	beq.n	8004af0 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	685a      	ldr	r2, [r3, #4]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004aee:	605a      	str	r2, [r3, #4]
  }
}
 8004af0:	bf00      	nop
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b091      	sub	sp, #68	@ 0x44
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b0a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b12:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b18:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	2b22      	cmp	r3, #34	@ 0x22
 8004b24:	f040 8169 	bne.w	8004dfa <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d10f      	bne.n	8004b50 <I2C_Master_ADDR+0x54>
 8004b30:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004b34:	2b40      	cmp	r3, #64	@ 0x40
 8004b36:	d10b      	bne.n	8004b50 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b38:	2300      	movs	r3, #0
 8004b3a:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b4e:	e160      	b.n	8004e12 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d11d      	bne.n	8004b94 <I2C_Master_ADDR+0x98>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	691b      	ldr	r3, [r3, #16]
 8004b5c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004b60:	d118      	bne.n	8004b94 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b62:	2300      	movs	r3, #0
 8004b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	695b      	ldr	r3, [r3, #20]
 8004b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	699b      	ldr	r3, [r3, #24]
 8004b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b86:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b8c:	1c5a      	adds	r2, r3, #1
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	651a      	str	r2, [r3, #80]	@ 0x50
 8004b92:	e13e      	b.n	8004e12 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d113      	bne.n	8004bc6 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	695b      	ldr	r3, [r3, #20]
 8004ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bc2:	601a      	str	r2, [r3, #0]
 8004bc4:	e115      	b.n	8004df2 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	f040 808a 	bne.w	8004ce6 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004bd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bd4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004bd8:	d137      	bne.n	8004c4a <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004be8:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bf4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bf8:	d113      	bne.n	8004c22 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c08:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	699b      	ldr	r3, [r3, #24]
 8004c1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c20:	e0e7      	b.n	8004df2 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c22:	2300      	movs	r3, #0
 8004c24:	623b      	str	r3, [r7, #32]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	695b      	ldr	r3, [r3, #20]
 8004c2c:	623b      	str	r3, [r7, #32]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	699b      	ldr	r3, [r3, #24]
 8004c34:	623b      	str	r3, [r7, #32]
 8004c36:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	e0d3      	b.n	8004df2 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c4c:	2b08      	cmp	r3, #8
 8004c4e:	d02e      	beq.n	8004cae <I2C_Master_ADDR+0x1b2>
 8004c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c52:	2b20      	cmp	r3, #32
 8004c54:	d02b      	beq.n	8004cae <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c58:	2b12      	cmp	r3, #18
 8004c5a:	d102      	bne.n	8004c62 <I2C_Master_ADDR+0x166>
 8004c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d125      	bne.n	8004cae <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c64:	2b04      	cmp	r3, #4
 8004c66:	d00e      	beq.n	8004c86 <I2C_Master_ADDR+0x18a>
 8004c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d00b      	beq.n	8004c86 <I2C_Master_ADDR+0x18a>
 8004c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c70:	2b10      	cmp	r3, #16
 8004c72:	d008      	beq.n	8004c86 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c82:	601a      	str	r2, [r3, #0]
 8004c84:	e007      	b.n	8004c96 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c94:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c96:	2300      	movs	r3, #0
 8004c98:	61fb      	str	r3, [r7, #28]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	61fb      	str	r3, [r7, #28]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	699b      	ldr	r3, [r3, #24]
 8004ca8:	61fb      	str	r3, [r7, #28]
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	e0a1      	b.n	8004df2 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cbc:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	61bb      	str	r3, [r7, #24]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	695b      	ldr	r3, [r3, #20]
 8004cc8:	61bb      	str	r3, [r7, #24]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	699b      	ldr	r3, [r3, #24]
 8004cd0:	61bb      	str	r3, [r7, #24]
 8004cd2:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ce2:	601a      	str	r2, [r3, #0]
 8004ce4:	e085      	b.n	8004df2 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	2b02      	cmp	r3, #2
 8004cee:	d14d      	bne.n	8004d8c <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cf2:	2b04      	cmp	r3, #4
 8004cf4:	d016      	beq.n	8004d24 <I2C_Master_ADDR+0x228>
 8004cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	d013      	beq.n	8004d24 <I2C_Master_ADDR+0x228>
 8004cfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cfe:	2b10      	cmp	r3, #16
 8004d00:	d010      	beq.n	8004d24 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d10:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d20:	601a      	str	r2, [r3, #0]
 8004d22:	e007      	b.n	8004d34 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d32:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d42:	d117      	bne.n	8004d74 <I2C_Master_ADDR+0x278>
 8004d44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d46:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004d4a:	d00b      	beq.n	8004d64 <I2C_Master_ADDR+0x268>
 8004d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d008      	beq.n	8004d64 <I2C_Master_ADDR+0x268>
 8004d52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d54:	2b08      	cmp	r3, #8
 8004d56:	d005      	beq.n	8004d64 <I2C_Master_ADDR+0x268>
 8004d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d5a:	2b10      	cmp	r3, #16
 8004d5c:	d002      	beq.n	8004d64 <I2C_Master_ADDR+0x268>
 8004d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d60:	2b20      	cmp	r3, #32
 8004d62:	d107      	bne.n	8004d74 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	685a      	ldr	r2, [r3, #4]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004d72:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d74:	2300      	movs	r3, #0
 8004d76:	617b      	str	r3, [r7, #20]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	695b      	ldr	r3, [r3, #20]
 8004d7e:	617b      	str	r3, [r7, #20]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	617b      	str	r3, [r7, #20]
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	e032      	b.n	8004df2 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d9a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004da6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004daa:	d117      	bne.n	8004ddc <I2C_Master_ADDR+0x2e0>
 8004dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dae:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004db2:	d00b      	beq.n	8004dcc <I2C_Master_ADDR+0x2d0>
 8004db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d008      	beq.n	8004dcc <I2C_Master_ADDR+0x2d0>
 8004dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dbc:	2b08      	cmp	r3, #8
 8004dbe:	d005      	beq.n	8004dcc <I2C_Master_ADDR+0x2d0>
 8004dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dc2:	2b10      	cmp	r3, #16
 8004dc4:	d002      	beq.n	8004dcc <I2C_Master_ADDR+0x2d0>
 8004dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dc8:	2b20      	cmp	r3, #32
 8004dca:	d107      	bne.n	8004ddc <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	685a      	ldr	r2, [r3, #4]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004dda:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ddc:	2300      	movs	r3, #0
 8004dde:	613b      	str	r3, [r7, #16]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	695b      	ldr	r3, [r3, #20]
 8004de6:	613b      	str	r3, [r7, #16]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	699b      	ldr	r3, [r3, #24]
 8004dee:	613b      	str	r3, [r7, #16]
 8004df0:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004df8:	e00b      	b.n	8004e12 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	60fb      	str	r3, [r7, #12]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	695b      	ldr	r3, [r3, #20]
 8004e04:	60fb      	str	r3, [r7, #12]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	699b      	ldr	r3, [r3, #24]
 8004e0c:	60fb      	str	r3, [r7, #12]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
}
 8004e10:	e7ff      	b.n	8004e12 <I2C_Master_ADDR+0x316>
 8004e12:	bf00      	nop
 8004e14:	3744      	adds	r7, #68	@ 0x44
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr

08004e1e <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b084      	sub	sp, #16
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e2c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e32:	b29b      	uxth	r3, r3
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d02b      	beq.n	8004e90 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e3c:	781a      	ldrb	r2, [r3, #0]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e48:	1c5a      	adds	r2, r3, #1
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	3b01      	subs	r3, #1
 8004e56:	b29a      	uxth	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d114      	bne.n	8004e90 <I2C_SlaveTransmit_TXE+0x72>
 8004e66:	7bfb      	ldrb	r3, [r7, #15]
 8004e68:	2b29      	cmp	r3, #41	@ 0x29
 8004e6a:	d111      	bne.n	8004e90 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	685a      	ldr	r2, [r3, #4]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e7a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2221      	movs	r2, #33	@ 0x21
 8004e80:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2228      	movs	r2, #40	@ 0x28
 8004e86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f7ff f9e7 	bl	800425e <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004e90:	bf00      	nop
 8004e92:	3710      	adds	r7, #16
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ea4:	b29b      	uxth	r3, r3
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d011      	beq.n	8004ece <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eae:	781a      	ldrb	r2, [r3, #0]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eba:	1c5a      	adds	r2, r3, #1
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	3b01      	subs	r3, #1
 8004ec8:	b29a      	uxth	r2, r3
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004ece:	bf00      	nop
 8004ed0:	370c      	adds	r7, #12
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004eda:	b580      	push	{r7, lr}
 8004edc:	b084      	sub	sp, #16
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ee8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d02c      	beq.n	8004f4e <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	691a      	ldr	r2, [r3, #16]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004efe:	b2d2      	uxtb	r2, r2
 8004f00:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f06:	1c5a      	adds	r2, r3, #1
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f10:	b29b      	uxth	r3, r3
 8004f12:	3b01      	subs	r3, #1
 8004f14:	b29a      	uxth	r2, r3
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d114      	bne.n	8004f4e <I2C_SlaveReceive_RXNE+0x74>
 8004f24:	7bfb      	ldrb	r3, [r7, #15]
 8004f26:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f28:	d111      	bne.n	8004f4e <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	685a      	ldr	r2, [r3, #4]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f38:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2222      	movs	r2, #34	@ 0x22
 8004f3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2228      	movs	r2, #40	@ 0x28
 8004f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f7ff f992 	bl	8004272 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004f4e:	bf00      	nop
 8004f50:	3710      	adds	r7, #16
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004f56:	b480      	push	{r7}
 8004f58:	b083      	sub	sp, #12
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d012      	beq.n	8004f8e <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	691a      	ldr	r2, [r3, #16]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f72:	b2d2      	uxtb	r2, r2
 8004f74:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f7a:	1c5a      	adds	r2, r3, #1
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	3b01      	subs	r3, #1
 8004f88:	b29a      	uxth	r2, r3
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004f8e:	bf00      	nop
 8004f90:	370c      	adds	r7, #12
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr

08004f9a <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004f9a:	b580      	push	{r7, lr}
 8004f9c:	b084      	sub	sp, #16
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
 8004fa2:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004fb4:	2b28      	cmp	r3, #40	@ 0x28
 8004fb6:	d127      	bne.n	8005008 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	685a      	ldr	r2, [r3, #4]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fc6:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	089b      	lsrs	r3, r3, #2
 8004fcc:	f003 0301 	and.w	r3, r3, #1
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d101      	bne.n	8004fd8 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	09db      	lsrs	r3, r3, #7
 8004fdc:	f003 0301 	and.w	r3, r3, #1
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d103      	bne.n	8004fec <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	81bb      	strh	r3, [r7, #12]
 8004fea:	e002      	b.n	8004ff2 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	699b      	ldr	r3, [r3, #24]
 8004ff0:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004ffa:	89ba      	ldrh	r2, [r7, #12]
 8004ffc:	7bfb      	ldrb	r3, [r7, #15]
 8004ffe:	4619      	mov	r1, r3
 8005000:	6878      	ldr	r0, [r7, #4]
 8005002:	f7ff f940 	bl	8004286 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005006:	e00e      	b.n	8005026 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005008:	2300      	movs	r3, #0
 800500a:	60bb      	str	r3, [r7, #8]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	695b      	ldr	r3, [r3, #20]
 8005012:	60bb      	str	r3, [r7, #8]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	699b      	ldr	r3, [r3, #24]
 800501a:	60bb      	str	r3, [r7, #8]
 800501c:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8005026:	bf00      	nop
 8005028:	3710      	adds	r7, #16
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
	...

08005030 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b084      	sub	sp, #16
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800503e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	685a      	ldr	r2, [r3, #4]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800504e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005050:	2300      	movs	r3, #0
 8005052:	60bb      	str	r3, [r7, #8]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	695b      	ldr	r3, [r3, #20]
 800505a:	60bb      	str	r3, [r7, #8]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f042 0201 	orr.w	r2, r2, #1
 800506a:	601a      	str	r2, [r3, #0]
 800506c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800507c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005088:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800508c:	d172      	bne.n	8005174 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800508e:	7bfb      	ldrb	r3, [r7, #15]
 8005090:	2b22      	cmp	r3, #34	@ 0x22
 8005092:	d002      	beq.n	800509a <I2C_Slave_STOPF+0x6a>
 8005094:	7bfb      	ldrb	r3, [r7, #15]
 8005096:	2b2a      	cmp	r3, #42	@ 0x2a
 8005098:	d135      	bne.n	8005106 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	b29a      	uxth	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d005      	beq.n	80050be <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050b6:	f043 0204 	orr.w	r2, r3, #4
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	685a      	ldr	r2, [r3, #4]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050cc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7fe f886 	bl	80031e4 <HAL_DMA_GetState>
 80050d8:	4603      	mov	r3, r0
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d049      	beq.n	8005172 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e2:	4a69      	ldr	r2, [pc, #420]	@ (8005288 <I2C_Slave_STOPF+0x258>)
 80050e4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ea:	4618      	mov	r0, r3
 80050ec:	f7fd fece 	bl	8002e8c <HAL_DMA_Abort_IT>
 80050f0:	4603      	mov	r3, r0
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d03d      	beq.n	8005172 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050fc:	687a      	ldr	r2, [r7, #4]
 80050fe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005100:	4610      	mov	r0, r2
 8005102:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005104:	e035      	b.n	8005172 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	b29a      	uxth	r2, r3
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005118:	b29b      	uxth	r3, r3
 800511a:	2b00      	cmp	r3, #0
 800511c:	d005      	beq.n	800512a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005122:	f043 0204 	orr.w	r2, r3, #4
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	685a      	ldr	r2, [r3, #4]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005138:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800513e:	4618      	mov	r0, r3
 8005140:	f7fe f850 	bl	80031e4 <HAL_DMA_GetState>
 8005144:	4603      	mov	r3, r0
 8005146:	2b01      	cmp	r3, #1
 8005148:	d014      	beq.n	8005174 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800514e:	4a4e      	ldr	r2, [pc, #312]	@ (8005288 <I2C_Slave_STOPF+0x258>)
 8005150:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005156:	4618      	mov	r0, r3
 8005158:	f7fd fe98 	bl	8002e8c <HAL_DMA_Abort_IT>
 800515c:	4603      	mov	r3, r0
 800515e:	2b00      	cmp	r3, #0
 8005160:	d008      	beq.n	8005174 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005166:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800516c:	4610      	mov	r0, r2
 800516e:	4798      	blx	r3
 8005170:	e000      	b.n	8005174 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005172:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005178:	b29b      	uxth	r3, r3
 800517a:	2b00      	cmp	r3, #0
 800517c:	d03e      	beq.n	80051fc <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	695b      	ldr	r3, [r3, #20]
 8005184:	f003 0304 	and.w	r3, r3, #4
 8005188:	2b04      	cmp	r3, #4
 800518a:	d112      	bne.n	80051b2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	691a      	ldr	r2, [r3, #16]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005196:	b2d2      	uxtb	r2, r2
 8005198:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519e:	1c5a      	adds	r2, r3, #1
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051a8:	b29b      	uxth	r3, r3
 80051aa:	3b01      	subs	r3, #1
 80051ac:	b29a      	uxth	r2, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	695b      	ldr	r3, [r3, #20]
 80051b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051bc:	2b40      	cmp	r3, #64	@ 0x40
 80051be:	d112      	bne.n	80051e6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	691a      	ldr	r2, [r3, #16]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ca:	b2d2      	uxtb	r2, r2
 80051cc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d2:	1c5a      	adds	r2, r3, #1
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051dc:	b29b      	uxth	r3, r3
 80051de:	3b01      	subs	r3, #1
 80051e0:	b29a      	uxth	r2, r3
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d005      	beq.n	80051fc <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051f4:	f043 0204 	orr.w	r2, r3, #4
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005200:	2b00      	cmp	r3, #0
 8005202:	d003      	beq.n	800520c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f000 f843 	bl	8005290 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800520a:	e039      	b.n	8005280 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800520c:	7bfb      	ldrb	r3, [r7, #15]
 800520e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005210:	d109      	bne.n	8005226 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2228      	movs	r2, #40	@ 0x28
 800521c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f7ff f826 	bl	8004272 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800522c:	b2db      	uxtb	r3, r3
 800522e:	2b28      	cmp	r3, #40	@ 0x28
 8005230:	d111      	bne.n	8005256 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4a15      	ldr	r2, [pc, #84]	@ (800528c <I2C_Slave_STOPF+0x25c>)
 8005236:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2200      	movs	r2, #0
 800523c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2220      	movs	r2, #32
 8005242:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f7ff f827 	bl	80042a2 <HAL_I2C_ListenCpltCallback>
}
 8005254:	e014      	b.n	8005280 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800525a:	2b22      	cmp	r3, #34	@ 0x22
 800525c:	d002      	beq.n	8005264 <I2C_Slave_STOPF+0x234>
 800525e:	7bfb      	ldrb	r3, [r7, #15]
 8005260:	2b22      	cmp	r3, #34	@ 0x22
 8005262:	d10d      	bne.n	8005280 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2200      	movs	r2, #0
 8005268:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2220      	movs	r2, #32
 800526e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f7fe fff9 	bl	8004272 <HAL_I2C_SlaveRxCpltCallback>
}
 8005280:	bf00      	nop
 8005282:	3710      	adds	r7, #16
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}
 8005288:	080054f5 	.word	0x080054f5
 800528c:	ffff0000 	.word	0xffff0000

08005290 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b084      	sub	sp, #16
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800529e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80052a6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80052a8:	7bbb      	ldrb	r3, [r7, #14]
 80052aa:	2b10      	cmp	r3, #16
 80052ac:	d002      	beq.n	80052b4 <I2C_ITError+0x24>
 80052ae:	7bbb      	ldrb	r3, [r7, #14]
 80052b0:	2b40      	cmp	r3, #64	@ 0x40
 80052b2:	d10a      	bne.n	80052ca <I2C_ITError+0x3a>
 80052b4:	7bfb      	ldrb	r3, [r7, #15]
 80052b6:	2b22      	cmp	r3, #34	@ 0x22
 80052b8:	d107      	bne.n	80052ca <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052c8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80052ca:	7bfb      	ldrb	r3, [r7, #15]
 80052cc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80052d0:	2b28      	cmp	r3, #40	@ 0x28
 80052d2:	d107      	bne.n	80052e4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2228      	movs	r2, #40	@ 0x28
 80052de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80052e2:	e015      	b.n	8005310 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052f2:	d00a      	beq.n	800530a <I2C_ITError+0x7a>
 80052f4:	7bfb      	ldrb	r3, [r7, #15]
 80052f6:	2b60      	cmp	r3, #96	@ 0x60
 80052f8:	d007      	beq.n	800530a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2220      	movs	r2, #32
 80052fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800531a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800531e:	d162      	bne.n	80053e6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	685a      	ldr	r2, [r3, #4]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800532e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005334:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005338:	b2db      	uxtb	r3, r3
 800533a:	2b01      	cmp	r3, #1
 800533c:	d020      	beq.n	8005380 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005342:	4a6a      	ldr	r2, [pc, #424]	@ (80054ec <I2C_ITError+0x25c>)
 8005344:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800534a:	4618      	mov	r0, r3
 800534c:	f7fd fd9e 	bl	8002e8c <HAL_DMA_Abort_IT>
 8005350:	4603      	mov	r3, r0
 8005352:	2b00      	cmp	r3, #0
 8005354:	f000 8089 	beq.w	800546a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f022 0201 	bic.w	r2, r2, #1
 8005366:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2220      	movs	r2, #32
 800536c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005374:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005376:	687a      	ldr	r2, [r7, #4]
 8005378:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800537a:	4610      	mov	r0, r2
 800537c:	4798      	blx	r3
 800537e:	e074      	b.n	800546a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005384:	4a59      	ldr	r2, [pc, #356]	@ (80054ec <I2C_ITError+0x25c>)
 8005386:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800538c:	4618      	mov	r0, r3
 800538e:	f7fd fd7d 	bl	8002e8c <HAL_DMA_Abort_IT>
 8005392:	4603      	mov	r3, r0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d068      	beq.n	800546a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	695b      	ldr	r3, [r3, #20]
 800539e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053a2:	2b40      	cmp	r3, #64	@ 0x40
 80053a4:	d10b      	bne.n	80053be <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	691a      	ldr	r2, [r3, #16]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b0:	b2d2      	uxtb	r2, r2
 80053b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b8:	1c5a      	adds	r2, r3, #1
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f022 0201 	bic.w	r2, r2, #1
 80053cc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2220      	movs	r2, #32
 80053d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053dc:	687a      	ldr	r2, [r7, #4]
 80053de:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80053e0:	4610      	mov	r0, r2
 80053e2:	4798      	blx	r3
 80053e4:	e041      	b.n	800546a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	2b60      	cmp	r3, #96	@ 0x60
 80053f0:	d125      	bne.n	800543e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2220      	movs	r2, #32
 80053f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	695b      	ldr	r3, [r3, #20]
 8005406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800540a:	2b40      	cmp	r3, #64	@ 0x40
 800540c:	d10b      	bne.n	8005426 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	691a      	ldr	r2, [r3, #16]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005418:	b2d2      	uxtb	r2, r2
 800541a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005420:	1c5a      	adds	r2, r3, #1
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f022 0201 	bic.w	r2, r2, #1
 8005434:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f7fe ff5b 	bl	80042f2 <HAL_I2C_AbortCpltCallback>
 800543c:	e015      	b.n	800546a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	695b      	ldr	r3, [r3, #20]
 8005444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005448:	2b40      	cmp	r3, #64	@ 0x40
 800544a:	d10b      	bne.n	8005464 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	691a      	ldr	r2, [r3, #16]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005456:	b2d2      	uxtb	r2, r2
 8005458:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800545e:	1c5a      	adds	r2, r3, #1
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f7fe ff3a 	bl	80042de <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800546e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	f003 0301 	and.w	r3, r3, #1
 8005476:	2b00      	cmp	r3, #0
 8005478:	d10e      	bne.n	8005498 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005480:	2b00      	cmp	r3, #0
 8005482:	d109      	bne.n	8005498 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800548a:	2b00      	cmp	r3, #0
 800548c:	d104      	bne.n	8005498 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005494:	2b00      	cmp	r3, #0
 8005496:	d007      	beq.n	80054a8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	685a      	ldr	r2, [r3, #4]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80054a6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054ae:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b4:	f003 0304 	and.w	r3, r3, #4
 80054b8:	2b04      	cmp	r3, #4
 80054ba:	d113      	bne.n	80054e4 <I2C_ITError+0x254>
 80054bc:	7bfb      	ldrb	r3, [r7, #15]
 80054be:	2b28      	cmp	r3, #40	@ 0x28
 80054c0:	d110      	bne.n	80054e4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	4a0a      	ldr	r2, [pc, #40]	@ (80054f0 <I2C_ITError+0x260>)
 80054c6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2220      	movs	r2, #32
 80054d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2200      	movs	r2, #0
 80054da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f7fe fedf 	bl	80042a2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80054e4:	bf00      	nop
 80054e6:	3710      	adds	r7, #16
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}
 80054ec:	080054f5 	.word	0x080054f5
 80054f0:	ffff0000 	.word	0xffff0000

080054f4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b086      	sub	sp, #24
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80054fc:	2300      	movs	r3, #0
 80054fe:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005504:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800550c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800550e:	4b4b      	ldr	r3, [pc, #300]	@ (800563c <I2C_DMAAbort+0x148>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	08db      	lsrs	r3, r3, #3
 8005514:	4a4a      	ldr	r2, [pc, #296]	@ (8005640 <I2C_DMAAbort+0x14c>)
 8005516:	fba2 2303 	umull	r2, r3, r2, r3
 800551a:	0a1a      	lsrs	r2, r3, #8
 800551c:	4613      	mov	r3, r2
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	4413      	add	r3, r2
 8005522:	00da      	lsls	r2, r3, #3
 8005524:	1ad3      	subs	r3, r2, r3
 8005526:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d106      	bne.n	800553c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005532:	f043 0220 	orr.w	r2, r3, #32
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800553a:	e00a      	b.n	8005552 <I2C_DMAAbort+0x5e>
    }
    count--;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	3b01      	subs	r3, #1
 8005540:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800554c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005550:	d0ea      	beq.n	8005528 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005556:	2b00      	cmp	r3, #0
 8005558:	d003      	beq.n	8005562 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800555e:	2200      	movs	r2, #0
 8005560:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005566:	2b00      	cmp	r3, #0
 8005568:	d003      	beq.n	8005572 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800556e:	2200      	movs	r2, #0
 8005570:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005580:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	2200      	movs	r2, #0
 8005586:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800558c:	2b00      	cmp	r3, #0
 800558e:	d003      	beq.n	8005598 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005594:	2200      	movs	r2, #0
 8005596:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800559c:	2b00      	cmp	r3, #0
 800559e:	d003      	beq.n	80055a8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a4:	2200      	movs	r2, #0
 80055a6:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f022 0201 	bic.w	r2, r2, #1
 80055b6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	2b60      	cmp	r3, #96	@ 0x60
 80055c2:	d10e      	bne.n	80055e2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	2220      	movs	r2, #32
 80055c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	2200      	movs	r2, #0
 80055d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	2200      	movs	r2, #0
 80055d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80055da:	6978      	ldr	r0, [r7, #20]
 80055dc:	f7fe fe89 	bl	80042f2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80055e0:	e027      	b.n	8005632 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80055e2:	7cfb      	ldrb	r3, [r7, #19]
 80055e4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80055e8:	2b28      	cmp	r3, #40	@ 0x28
 80055ea:	d117      	bne.n	800561c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f042 0201 	orr.w	r2, r2, #1
 80055fa:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800560a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	2200      	movs	r2, #0
 8005610:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	2228      	movs	r2, #40	@ 0x28
 8005616:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800561a:	e007      	b.n	800562c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	2220      	movs	r2, #32
 8005620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	2200      	movs	r2, #0
 8005628:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800562c:	6978      	ldr	r0, [r7, #20]
 800562e:	f7fe fe56 	bl	80042de <HAL_I2C_ErrorCallback>
}
 8005632:	bf00      	nop
 8005634:	3718      	adds	r7, #24
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	20000004 	.word	0x20000004
 8005640:	14f8b589 	.word	0x14f8b589

08005644 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005644:	b480      	push	{r7}
 8005646:	b085      	sub	sp, #20
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800564c:	2300      	movs	r3, #0
 800564e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005650:	4b13      	ldr	r3, [pc, #76]	@ (80056a0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	08db      	lsrs	r3, r3, #3
 8005656:	4a13      	ldr	r2, [pc, #76]	@ (80056a4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005658:	fba2 2303 	umull	r2, r3, r2, r3
 800565c:	0a1a      	lsrs	r2, r3, #8
 800565e:	4613      	mov	r3, r2
 8005660:	009b      	lsls	r3, r3, #2
 8005662:	4413      	add	r3, r2
 8005664:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	3b01      	subs	r3, #1
 800566a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d107      	bne.n	8005682 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005676:	f043 0220 	orr.w	r2, r3, #32
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e008      	b.n	8005694 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800568c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005690:	d0e9      	beq.n	8005666 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005692:	2300      	movs	r3, #0
}
 8005694:	4618      	mov	r0, r3
 8005696:	3714      	adds	r7, #20
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr
 80056a0:	20000004 	.word	0x20000004
 80056a4:	14f8b589 	.word	0x14f8b589

080056a8 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056b4:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80056b8:	d103      	bne.n	80056c2 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2201      	movs	r2, #1
 80056be:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80056c0:	e007      	b.n	80056d2 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056c6:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80056ca:	d102      	bne.n	80056d2 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2208      	movs	r2, #8
 80056d0:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80056d2:	bf00      	nop
 80056d4:	370c      	adds	r7, #12
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr
	...

080056e0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80056e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056e2:	b08f      	sub	sp, #60	@ 0x3c
 80056e4:	af0a      	add	r7, sp, #40	@ 0x28
 80056e6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d101      	bne.n	80056f2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	e118      	b.n	8005924 <HAL_PCD_Init+0x244>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056fa:	d003      	beq.n	8005704 <HAL_PCD_Init+0x24>
 80056fc:	2187      	movs	r1, #135	@ 0x87
 80056fe:	488b      	ldr	r0, [pc, #556]	@ (800592c <HAL_PCD_Init+0x24c>)
 8005700:	f7fb fdee 	bl	80012e0 <assert_failed>

  USBx = hpcd->Instance;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8005710:	b2db      	uxtb	r3, r3
 8005712:	2b00      	cmp	r3, #0
 8005714:	d106      	bne.n	8005724 <HAL_PCD_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f7fc f9ba 	bl	8001a98 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2203      	movs	r2, #3
 8005728:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005734:	2b00      	cmp	r3, #0
 8005736:	d102      	bne.n	800573e <HAL_PCD_Init+0x5e>
  {
    hpcd->Init.dma_enable = 0U;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2200      	movs	r2, #0
 800573c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4618      	mov	r0, r3
 8005744:	f004 fbbb 	bl	8009ebe <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	603b      	str	r3, [r7, #0]
 800574e:	687e      	ldr	r6, [r7, #4]
 8005750:	466d      	mov	r5, sp
 8005752:	f106 0410 	add.w	r4, r6, #16
 8005756:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005758:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800575a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800575c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800575e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005762:	e885 0003 	stmia.w	r5, {r0, r1}
 8005766:	1d33      	adds	r3, r6, #4
 8005768:	cb0e      	ldmia	r3, {r1, r2, r3}
 800576a:	6838      	ldr	r0, [r7, #0]
 800576c:	f004 fa92 	bl	8009c94 <USB_CoreInit>
 8005770:	4603      	mov	r3, r0
 8005772:	2b00      	cmp	r3, #0
 8005774:	d005      	beq.n	8005782 <HAL_PCD_Init+0xa2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2202      	movs	r2, #2
 800577a:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e0d0      	b.n	8005924 <HAL_PCD_Init+0x244>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	2100      	movs	r1, #0
 8005788:	4618      	mov	r0, r3
 800578a:	f004 fba9 	bl	8009ee0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800578e:	2300      	movs	r3, #0
 8005790:	73fb      	strb	r3, [r7, #15]
 8005792:	e04a      	b.n	800582a <HAL_PCD_Init+0x14a>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005794:	7bfa      	ldrb	r2, [r7, #15]
 8005796:	6879      	ldr	r1, [r7, #4]
 8005798:	4613      	mov	r3, r2
 800579a:	00db      	lsls	r3, r3, #3
 800579c:	4413      	add	r3, r2
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	440b      	add	r3, r1
 80057a2:	333d      	adds	r3, #61	@ 0x3d
 80057a4:	2201      	movs	r2, #1
 80057a6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80057a8:	7bfa      	ldrb	r2, [r7, #15]
 80057aa:	6879      	ldr	r1, [r7, #4]
 80057ac:	4613      	mov	r3, r2
 80057ae:	00db      	lsls	r3, r3, #3
 80057b0:	4413      	add	r3, r2
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	440b      	add	r3, r1
 80057b6:	333c      	adds	r3, #60	@ 0x3c
 80057b8:	7bfa      	ldrb	r2, [r7, #15]
 80057ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80057bc:	7bfa      	ldrb	r2, [r7, #15]
 80057be:	7bfb      	ldrb	r3, [r7, #15]
 80057c0:	b298      	uxth	r0, r3
 80057c2:	6879      	ldr	r1, [r7, #4]
 80057c4:	4613      	mov	r3, r2
 80057c6:	00db      	lsls	r3, r3, #3
 80057c8:	4413      	add	r3, r2
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	440b      	add	r3, r1
 80057ce:	3344      	adds	r3, #68	@ 0x44
 80057d0:	4602      	mov	r2, r0
 80057d2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80057d4:	7bfa      	ldrb	r2, [r7, #15]
 80057d6:	6879      	ldr	r1, [r7, #4]
 80057d8:	4613      	mov	r3, r2
 80057da:	00db      	lsls	r3, r3, #3
 80057dc:	4413      	add	r3, r2
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	440b      	add	r3, r1
 80057e2:	3340      	adds	r3, #64	@ 0x40
 80057e4:	2200      	movs	r2, #0
 80057e6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80057e8:	7bfa      	ldrb	r2, [r7, #15]
 80057ea:	6879      	ldr	r1, [r7, #4]
 80057ec:	4613      	mov	r3, r2
 80057ee:	00db      	lsls	r3, r3, #3
 80057f0:	4413      	add	r3, r2
 80057f2:	009b      	lsls	r3, r3, #2
 80057f4:	440b      	add	r3, r1
 80057f6:	3348      	adds	r3, #72	@ 0x48
 80057f8:	2200      	movs	r2, #0
 80057fa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80057fc:	7bfa      	ldrb	r2, [r7, #15]
 80057fe:	6879      	ldr	r1, [r7, #4]
 8005800:	4613      	mov	r3, r2
 8005802:	00db      	lsls	r3, r3, #3
 8005804:	4413      	add	r3, r2
 8005806:	009b      	lsls	r3, r3, #2
 8005808:	440b      	add	r3, r1
 800580a:	334c      	adds	r3, #76	@ 0x4c
 800580c:	2200      	movs	r2, #0
 800580e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005810:	7bfa      	ldrb	r2, [r7, #15]
 8005812:	6879      	ldr	r1, [r7, #4]
 8005814:	4613      	mov	r3, r2
 8005816:	00db      	lsls	r3, r3, #3
 8005818:	4413      	add	r3, r2
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	440b      	add	r3, r1
 800581e:	3354      	adds	r3, #84	@ 0x54
 8005820:	2200      	movs	r2, #0
 8005822:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005824:	7bfb      	ldrb	r3, [r7, #15]
 8005826:	3301      	adds	r3, #1
 8005828:	73fb      	strb	r3, [r7, #15]
 800582a:	7bfa      	ldrb	r2, [r7, #15]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	429a      	cmp	r2, r3
 8005832:	d3af      	bcc.n	8005794 <HAL_PCD_Init+0xb4>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005834:	2300      	movs	r3, #0
 8005836:	73fb      	strb	r3, [r7, #15]
 8005838:	e044      	b.n	80058c4 <HAL_PCD_Init+0x1e4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800583a:	7bfa      	ldrb	r2, [r7, #15]
 800583c:	6879      	ldr	r1, [r7, #4]
 800583e:	4613      	mov	r3, r2
 8005840:	00db      	lsls	r3, r3, #3
 8005842:	4413      	add	r3, r2
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	440b      	add	r3, r1
 8005848:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 800584c:	2200      	movs	r2, #0
 800584e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005850:	7bfa      	ldrb	r2, [r7, #15]
 8005852:	6879      	ldr	r1, [r7, #4]
 8005854:	4613      	mov	r3, r2
 8005856:	00db      	lsls	r3, r3, #3
 8005858:	4413      	add	r3, r2
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	440b      	add	r3, r1
 800585e:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8005862:	7bfa      	ldrb	r2, [r7, #15]
 8005864:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005866:	7bfa      	ldrb	r2, [r7, #15]
 8005868:	6879      	ldr	r1, [r7, #4]
 800586a:	4613      	mov	r3, r2
 800586c:	00db      	lsls	r3, r3, #3
 800586e:	4413      	add	r3, r2
 8005870:	009b      	lsls	r3, r3, #2
 8005872:	440b      	add	r3, r1
 8005874:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8005878:	2200      	movs	r2, #0
 800587a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800587c:	7bfa      	ldrb	r2, [r7, #15]
 800587e:	6879      	ldr	r1, [r7, #4]
 8005880:	4613      	mov	r3, r2
 8005882:	00db      	lsls	r3, r3, #3
 8005884:	4413      	add	r3, r2
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	440b      	add	r3, r1
 800588a:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800588e:	2200      	movs	r2, #0
 8005890:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005892:	7bfa      	ldrb	r2, [r7, #15]
 8005894:	6879      	ldr	r1, [r7, #4]
 8005896:	4613      	mov	r3, r2
 8005898:	00db      	lsls	r3, r3, #3
 800589a:	4413      	add	r3, r2
 800589c:	009b      	lsls	r3, r3, #2
 800589e:	440b      	add	r3, r1
 80058a0:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 80058a4:	2200      	movs	r2, #0
 80058a6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80058a8:	7bfa      	ldrb	r2, [r7, #15]
 80058aa:	6879      	ldr	r1, [r7, #4]
 80058ac:	4613      	mov	r3, r2
 80058ae:	00db      	lsls	r3, r3, #3
 80058b0:	4413      	add	r3, r2
 80058b2:	009b      	lsls	r3, r3, #2
 80058b4:	440b      	add	r3, r1
 80058b6:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 80058ba:	2200      	movs	r2, #0
 80058bc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058be:	7bfb      	ldrb	r3, [r7, #15]
 80058c0:	3301      	adds	r3, #1
 80058c2:	73fb      	strb	r3, [r7, #15]
 80058c4:	7bfa      	ldrb	r2, [r7, #15]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d3b5      	bcc.n	800583a <HAL_PCD_Init+0x15a>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	603b      	str	r3, [r7, #0]
 80058d4:	687e      	ldr	r6, [r7, #4]
 80058d6:	466d      	mov	r5, sp
 80058d8:	f106 0410 	add.w	r4, r6, #16
 80058dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80058de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80058e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80058e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80058e4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80058e8:	e885 0003 	stmia.w	r5, {r0, r1}
 80058ec:	1d33      	adds	r3, r6, #4
 80058ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80058f0:	6838      	ldr	r0, [r7, #0]
 80058f2:	f004 fb41 	bl	8009f78 <USB_DevInit>
 80058f6:	4603      	mov	r3, r0
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d005      	beq.n	8005908 <HAL_PCD_Init+0x228>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2202      	movs	r2, #2
 8005900:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e00d      	b.n	8005924 <HAL_PCD_Init+0x244>
  }

  hpcd->USB_Address = 0U;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2200      	movs	r2, #0
 800590c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4618      	mov	r0, r3
 800591e:	f005 fc90 	bl	800b242 <USB_DevDisconnect>

  return HAL_OK;
 8005922:	2300      	movs	r3, #0
}
 8005924:	4618      	mov	r0, r3
 8005926:	3714      	adds	r7, #20
 8005928:	46bd      	mov	sp, r7
 800592a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800592c:	080134b0 	.word	0x080134b0

08005930 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005944:	2b01      	cmp	r3, #1
 8005946:	d101      	bne.n	800594c <HAL_PCD_Start+0x1c>
 8005948:	2302      	movs	r3, #2
 800594a:	e020      	b.n	800598e <HAL_PCD_Start+0x5e>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005958:	2b01      	cmp	r3, #1
 800595a:	d109      	bne.n	8005970 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005960:	2b01      	cmp	r3, #1
 8005962:	d005      	beq.n	8005970 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005968:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4618      	mov	r0, r3
 8005976:	f004 fa91 	bl	8009e9c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4618      	mov	r0, r3
 8005980:	f005 fc3e 	bl	800b200 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 800598c:	2300      	movs	r3, #0
}
 800598e:	4618      	mov	r0, r3
 8005990:	3710      	adds	r7, #16
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}

08005996 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005996:	b590      	push	{r4, r7, lr}
 8005998:	b08d      	sub	sp, #52	@ 0x34
 800599a:	af00      	add	r7, sp, #0
 800599c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059a4:	6a3b      	ldr	r3, [r7, #32]
 80059a6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4618      	mov	r0, r3
 80059ae:	f005 fcfc 	bl	800b3aa <USB_GetMode>
 80059b2:	4603      	mov	r3, r0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	f040 848a 	bne.w	80062ce <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4618      	mov	r0, r3
 80059c0:	f005 fc60 	bl	800b284 <USB_ReadInterrupts>
 80059c4:	4603      	mov	r3, r0
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	f000 8480 	beq.w	80062cc <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	0a1b      	lsrs	r3, r3, #8
 80059d6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4618      	mov	r0, r3
 80059e6:	f005 fc4d 	bl	800b284 <USB_ReadInterrupts>
 80059ea:	4603      	mov	r3, r0
 80059ec:	f003 0302 	and.w	r3, r3, #2
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	d107      	bne.n	8005a04 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	695a      	ldr	r2, [r3, #20]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f002 0202 	and.w	r2, r2, #2
 8005a02:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f005 fc3b 	bl	800b284 <USB_ReadInterrupts>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	f003 0310 	and.w	r3, r3, #16
 8005a14:	2b10      	cmp	r3, #16
 8005a16:	d161      	bne.n	8005adc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	699a      	ldr	r2, [r3, #24]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f022 0210 	bic.w	r2, r2, #16
 8005a26:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005a28:	6a3b      	ldr	r3, [r7, #32]
 8005a2a:	6a1b      	ldr	r3, [r3, #32]
 8005a2c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005a2e:	69bb      	ldr	r3, [r7, #24]
 8005a30:	f003 020f 	and.w	r2, r3, #15
 8005a34:	4613      	mov	r3, r2
 8005a36:	00db      	lsls	r3, r3, #3
 8005a38:	4413      	add	r3, r2
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	4413      	add	r3, r2
 8005a44:	3304      	adds	r3, #4
 8005a46:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005a48:	69bb      	ldr	r3, [r7, #24]
 8005a4a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005a4e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005a52:	d124      	bne.n	8005a9e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005a54:	69ba      	ldr	r2, [r7, #24]
 8005a56:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d035      	beq.n	8005acc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005a64:	69bb      	ldr	r3, [r7, #24]
 8005a66:	091b      	lsrs	r3, r3, #4
 8005a68:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005a6a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005a6e:	b29b      	uxth	r3, r3
 8005a70:	461a      	mov	r2, r3
 8005a72:	6a38      	ldr	r0, [r7, #32]
 8005a74:	f005 fa72 	bl	800af5c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	691a      	ldr	r2, [r3, #16]
 8005a7c:	69bb      	ldr	r3, [r7, #24]
 8005a7e:	091b      	lsrs	r3, r3, #4
 8005a80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005a84:	441a      	add	r2, r3
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	6a1a      	ldr	r2, [r3, #32]
 8005a8e:	69bb      	ldr	r3, [r7, #24]
 8005a90:	091b      	lsrs	r3, r3, #4
 8005a92:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005a96:	441a      	add	r2, r3
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	621a      	str	r2, [r3, #32]
 8005a9c:	e016      	b.n	8005acc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005a9e:	69bb      	ldr	r3, [r7, #24]
 8005aa0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005aa4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005aa8:	d110      	bne.n	8005acc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005ab0:	2208      	movs	r2, #8
 8005ab2:	4619      	mov	r1, r3
 8005ab4:	6a38      	ldr	r0, [r7, #32]
 8005ab6:	f005 fa51 	bl	800af5c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	6a1a      	ldr	r2, [r3, #32]
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	091b      	lsrs	r3, r3, #4
 8005ac2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005ac6:	441a      	add	r2, r3
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	699a      	ldr	r2, [r3, #24]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f042 0210 	orr.w	r2, r2, #16
 8005ada:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	f005 fbcf 	bl	800b284 <USB_ReadInterrupts>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005aec:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005af0:	f040 80a7 	bne.w	8005c42 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005af4:	2300      	movs	r3, #0
 8005af6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4618      	mov	r0, r3
 8005afe:	f005 fbd4 	bl	800b2aa <USB_ReadDevAllOutEpInterrupt>
 8005b02:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005b04:	e099      	b.n	8005c3a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b08:	f003 0301 	and.w	r3, r3, #1
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	f000 808e 	beq.w	8005c2e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b18:	b2d2      	uxtb	r2, r2
 8005b1a:	4611      	mov	r1, r2
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f005 fbf8 	bl	800b312 <USB_ReadDevOutEPInterrupt>
 8005b22:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	f003 0301 	and.w	r3, r3, #1
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00c      	beq.n	8005b48 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b30:	015a      	lsls	r2, r3, #5
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	4413      	add	r3, r2
 8005b36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005b40:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f000 fec2 	bl	80068cc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	f003 0308 	and.w	r3, r3, #8
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d00c      	beq.n	8005b6c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b54:	015a      	lsls	r2, r3, #5
 8005b56:	69fb      	ldr	r3, [r7, #28]
 8005b58:	4413      	add	r3, r2
 8005b5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b5e:	461a      	mov	r2, r3
 8005b60:	2308      	movs	r3, #8
 8005b62:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005b64:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f000 ff98 	bl	8006a9c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	f003 0310 	and.w	r3, r3, #16
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d008      	beq.n	8005b88 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b78:	015a      	lsls	r2, r3, #5
 8005b7a:	69fb      	ldr	r3, [r7, #28]
 8005b7c:	4413      	add	r3, r2
 8005b7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b82:	461a      	mov	r2, r3
 8005b84:	2310      	movs	r3, #16
 8005b86:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	f003 0302 	and.w	r3, r3, #2
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d030      	beq.n	8005bf4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005b92:	6a3b      	ldr	r3, [r7, #32]
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b9a:	2b80      	cmp	r3, #128	@ 0x80
 8005b9c:	d109      	bne.n	8005bb2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	69fa      	ldr	r2, [r7, #28]
 8005ba8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005bac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005bb0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005bb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bb4:	4613      	mov	r3, r2
 8005bb6:	00db      	lsls	r3, r3, #3
 8005bb8:	4413      	add	r3, r2
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005bc0:	687a      	ldr	r2, [r7, #4]
 8005bc2:	4413      	add	r3, r2
 8005bc4:	3304      	adds	r3, #4
 8005bc6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	78db      	ldrb	r3, [r3, #3]
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d108      	bne.n	8005be2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd8:	b2db      	uxtb	r3, r3
 8005bda:	4619      	mov	r1, r3
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f007 ff99 	bl	800db14 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be4:	015a      	lsls	r2, r3, #5
 8005be6:	69fb      	ldr	r3, [r7, #28]
 8005be8:	4413      	add	r3, r2
 8005bea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bee:	461a      	mov	r2, r3
 8005bf0:	2302      	movs	r3, #2
 8005bf2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	f003 0320 	and.w	r3, r3, #32
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d008      	beq.n	8005c10 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c00:	015a      	lsls	r2, r3, #5
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	4413      	add	r3, r2
 8005c06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	2320      	movs	r3, #32
 8005c0e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d009      	beq.n	8005c2e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c1c:	015a      	lsls	r2, r3, #5
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	4413      	add	r3, r2
 8005c22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c26:	461a      	mov	r2, r3
 8005c28:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005c2c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c30:	3301      	adds	r3, #1
 8005c32:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c36:	085b      	lsrs	r3, r3, #1
 8005c38:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	f47f af62 	bne.w	8005b06 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4618      	mov	r0, r3
 8005c48:	f005 fb1c 	bl	800b284 <USB_ReadInterrupts>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c52:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c56:	f040 80db 	bne.w	8005e10 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f005 fb3d 	bl	800b2de <USB_ReadDevAllInEpInterrupt>
 8005c64:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005c66:	2300      	movs	r3, #0
 8005c68:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005c6a:	e0cd      	b.n	8005e08 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c6e:	f003 0301 	and.w	r3, r3, #1
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	f000 80c2 	beq.w	8005dfc <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c7e:	b2d2      	uxtb	r2, r2
 8005c80:	4611      	mov	r1, r2
 8005c82:	4618      	mov	r0, r3
 8005c84:	f005 fb63 	bl	800b34e <USB_ReadDevInEPInterrupt>
 8005c88:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	f003 0301 	and.w	r3, r3, #1
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d057      	beq.n	8005d44 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c96:	f003 030f 	and.w	r3, r3, #15
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005ca2:	69fb      	ldr	r3, [r7, #28]
 8005ca4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ca8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	43db      	mvns	r3, r3
 8005cae:	69f9      	ldr	r1, [r7, #28]
 8005cb0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cba:	015a      	lsls	r2, r3, #5
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	4413      	add	r3, r2
 8005cc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	691b      	ldr	r3, [r3, #16]
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d132      	bne.n	8005d38 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005cd2:	6879      	ldr	r1, [r7, #4]
 8005cd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cd6:	4613      	mov	r3, r2
 8005cd8:	00db      	lsls	r3, r3, #3
 8005cda:	4413      	add	r3, r2
 8005cdc:	009b      	lsls	r3, r3, #2
 8005cde:	440b      	add	r3, r1
 8005ce0:	334c      	adds	r3, #76	@ 0x4c
 8005ce2:	6819      	ldr	r1, [r3, #0]
 8005ce4:	6878      	ldr	r0, [r7, #4]
 8005ce6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ce8:	4613      	mov	r3, r2
 8005cea:	00db      	lsls	r3, r3, #3
 8005cec:	4413      	add	r3, r2
 8005cee:	009b      	lsls	r3, r3, #2
 8005cf0:	4403      	add	r3, r0
 8005cf2:	3348      	adds	r3, #72	@ 0x48
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4419      	add	r1, r3
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cfc:	4613      	mov	r3, r2
 8005cfe:	00db      	lsls	r3, r3, #3
 8005d00:	4413      	add	r3, r2
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	4403      	add	r3, r0
 8005d06:	334c      	adds	r3, #76	@ 0x4c
 8005d08:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d113      	bne.n	8005d38 <HAL_PCD_IRQHandler+0x3a2>
 8005d10:	6879      	ldr	r1, [r7, #4]
 8005d12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d14:	4613      	mov	r3, r2
 8005d16:	00db      	lsls	r3, r3, #3
 8005d18:	4413      	add	r3, r2
 8005d1a:	009b      	lsls	r3, r3, #2
 8005d1c:	440b      	add	r3, r1
 8005d1e:	3354      	adds	r3, #84	@ 0x54
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d108      	bne.n	8005d38 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6818      	ldr	r0, [r3, #0]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005d30:	461a      	mov	r2, r3
 8005d32:	2101      	movs	r1, #1
 8005d34:	f005 fb6a 	bl	800b40c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	4619      	mov	r1, r3
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f007 fe64 	bl	800da0c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	f003 0308 	and.w	r3, r3, #8
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d008      	beq.n	8005d60 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d50:	015a      	lsls	r2, r3, #5
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	4413      	add	r3, r2
 8005d56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	2308      	movs	r3, #8
 8005d5e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	f003 0310 	and.w	r3, r3, #16
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d008      	beq.n	8005d7c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6c:	015a      	lsls	r2, r3, #5
 8005d6e:	69fb      	ldr	r3, [r7, #28]
 8005d70:	4413      	add	r3, r2
 8005d72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d76:	461a      	mov	r2, r3
 8005d78:	2310      	movs	r3, #16
 8005d7a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d008      	beq.n	8005d98 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d88:	015a      	lsls	r2, r3, #5
 8005d8a:	69fb      	ldr	r3, [r7, #28]
 8005d8c:	4413      	add	r3, r2
 8005d8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d92:	461a      	mov	r2, r3
 8005d94:	2340      	movs	r3, #64	@ 0x40
 8005d96:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	f003 0302 	and.w	r3, r3, #2
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d023      	beq.n	8005dea <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005da2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005da4:	6a38      	ldr	r0, [r7, #32]
 8005da6:	f004 fa4b 	bl	800a240 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005daa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dac:	4613      	mov	r3, r2
 8005dae:	00db      	lsls	r3, r3, #3
 8005db0:	4413      	add	r3, r2
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	3338      	adds	r3, #56	@ 0x38
 8005db6:	687a      	ldr	r2, [r7, #4]
 8005db8:	4413      	add	r3, r2
 8005dba:	3304      	adds	r3, #4
 8005dbc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	78db      	ldrb	r3, [r3, #3]
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d108      	bne.n	8005dd8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	4619      	mov	r1, r3
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f007 feb0 	bl	800db38 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dda:	015a      	lsls	r2, r3, #5
 8005ddc:	69fb      	ldr	r3, [r7, #28]
 8005dde:	4413      	add	r3, r2
 8005de0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005de4:	461a      	mov	r2, r3
 8005de6:	2302      	movs	r3, #2
 8005de8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d003      	beq.n	8005dfc <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005df4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f000 fcdb 	bl	80067b2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dfe:	3301      	adds	r3, #1
 8005e00:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e04:	085b      	lsrs	r3, r3, #1
 8005e06:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	f47f af2e 	bne.w	8005c6c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4618      	mov	r0, r3
 8005e16:	f005 fa35 	bl	800b284 <USB_ReadInterrupts>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e24:	d122      	bne.n	8005e6c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005e26:	69fb      	ldr	r3, [r7, #28]
 8005e28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	69fa      	ldr	r2, [r7, #28]
 8005e30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005e34:	f023 0301 	bic.w	r3, r3, #1
 8005e38:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d108      	bne.n	8005e56 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005e4c:	2100      	movs	r1, #0
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f000 fec2 	bl	8006bd8 <HAL_PCDEx_LPM_Callback>
 8005e54:	e002      	b.n	8005e5c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f007 fe4e 	bl	800daf8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	695a      	ldr	r2, [r3, #20]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005e6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4618      	mov	r0, r3
 8005e72:	f005 fa07 	bl	800b284 <USB_ReadInterrupts>
 8005e76:	4603      	mov	r3, r0
 8005e78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e80:	d112      	bne.n	8005ea8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005e82:	69fb      	ldr	r3, [r7, #28]
 8005e84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	f003 0301 	and.w	r3, r3, #1
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d102      	bne.n	8005e98 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f007 fe0a 	bl	800daac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	695a      	ldr	r2, [r3, #20]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005ea6:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4618      	mov	r0, r3
 8005eae:	f005 f9e9 	bl	800b284 <USB_ReadInterrupts>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005eb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ebc:	f040 80b7 	bne.w	800602e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005ec0:	69fb      	ldr	r3, [r7, #28]
 8005ec2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	69fa      	ldr	r2, [r7, #28]
 8005eca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ece:	f023 0301 	bic.w	r3, r3, #1
 8005ed2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	2110      	movs	r1, #16
 8005eda:	4618      	mov	r0, r3
 8005edc:	f004 f9b0 	bl	800a240 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ee4:	e046      	b.n	8005f74 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ee8:	015a      	lsls	r2, r3, #5
 8005eea:	69fb      	ldr	r3, [r7, #28]
 8005eec:	4413      	add	r3, r2
 8005eee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ef2:	461a      	mov	r2, r3
 8005ef4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005ef8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005efc:	015a      	lsls	r2, r3, #5
 8005efe:	69fb      	ldr	r3, [r7, #28]
 8005f00:	4413      	add	r3, r2
 8005f02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f0a:	0151      	lsls	r1, r2, #5
 8005f0c:	69fa      	ldr	r2, [r7, #28]
 8005f0e:	440a      	add	r2, r1
 8005f10:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f14:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005f18:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005f1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f1c:	015a      	lsls	r2, r3, #5
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	4413      	add	r3, r2
 8005f22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f26:	461a      	mov	r2, r3
 8005f28:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005f2c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f30:	015a      	lsls	r2, r3, #5
 8005f32:	69fb      	ldr	r3, [r7, #28]
 8005f34:	4413      	add	r3, r2
 8005f36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f3e:	0151      	lsls	r1, r2, #5
 8005f40:	69fa      	ldr	r2, [r7, #28]
 8005f42:	440a      	add	r2, r1
 8005f44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f48:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005f4c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f50:	015a      	lsls	r2, r3, #5
 8005f52:	69fb      	ldr	r3, [r7, #28]
 8005f54:	4413      	add	r3, r2
 8005f56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f5e:	0151      	lsls	r1, r2, #5
 8005f60:	69fa      	ldr	r2, [r7, #28]
 8005f62:	440a      	add	r2, r1
 8005f64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f68:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005f6c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f70:	3301      	adds	r3, #1
 8005f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d3b3      	bcc.n	8005ee6 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005f7e:	69fb      	ldr	r3, [r7, #28]
 8005f80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f84:	69db      	ldr	r3, [r3, #28]
 8005f86:	69fa      	ldr	r2, [r7, #28]
 8005f88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f8c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005f90:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d016      	beq.n	8005fc8 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fa0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005fa4:	69fa      	ldr	r2, [r7, #28]
 8005fa6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005faa:	f043 030b 	orr.w	r3, r3, #11
 8005fae:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005fb2:	69fb      	ldr	r3, [r7, #28]
 8005fb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fba:	69fa      	ldr	r2, [r7, #28]
 8005fbc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005fc0:	f043 030b 	orr.w	r3, r3, #11
 8005fc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8005fc6:	e015      	b.n	8005ff4 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005fc8:	69fb      	ldr	r3, [r7, #28]
 8005fca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fce:	695b      	ldr	r3, [r3, #20]
 8005fd0:	69fa      	ldr	r2, [r7, #28]
 8005fd2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005fd6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005fda:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005fde:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005fe0:	69fb      	ldr	r3, [r7, #28]
 8005fe2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fe6:	691b      	ldr	r3, [r3, #16]
 8005fe8:	69fa      	ldr	r2, [r7, #28]
 8005fea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005fee:	f043 030b 	orr.w	r3, r3, #11
 8005ff2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005ff4:	69fb      	ldr	r3, [r7, #28]
 8005ff6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	69fa      	ldr	r2, [r7, #28]
 8005ffe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006002:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006006:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6818      	ldr	r0, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	691b      	ldr	r3, [r3, #16]
 8006010:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006018:	461a      	mov	r2, r3
 800601a:	f005 f9f7 	bl	800b40c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	695a      	ldr	r2, [r3, #20]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800602c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4618      	mov	r0, r3
 8006034:	f005 f926 	bl	800b284 <USB_ReadInterrupts>
 8006038:	4603      	mov	r3, r0
 800603a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800603e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006042:	d124      	bne.n	800608e <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4618      	mov	r0, r3
 800604a:	f005 f9bc 	bl	800b3c6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4618      	mov	r0, r3
 8006054:	f004 f971 	bl	800a33a <USB_GetDevSpeed>
 8006058:	4603      	mov	r3, r0
 800605a:	461a      	mov	r2, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681c      	ldr	r4, [r3, #0]
 8006064:	f001 fb40 	bl	80076e8 <HAL_RCC_GetHCLKFreq>
 8006068:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800606e:	b2db      	uxtb	r3, r3
 8006070:	461a      	mov	r2, r3
 8006072:	4620      	mov	r0, r4
 8006074:	f003 fe70 	bl	8009d58 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f007 fcef 	bl	800da5c <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	695a      	ldr	r2, [r3, #20]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800608c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4618      	mov	r0, r3
 8006094:	f005 f8f6 	bl	800b284 <USB_ReadInterrupts>
 8006098:	4603      	mov	r3, r0
 800609a:	f003 0308 	and.w	r3, r3, #8
 800609e:	2b08      	cmp	r3, #8
 80060a0:	d10a      	bne.n	80060b8 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f007 fccc 	bl	800da40 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	695a      	ldr	r2, [r3, #20]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f002 0208 	and.w	r2, r2, #8
 80060b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4618      	mov	r0, r3
 80060be:	f005 f8e1 	bl	800b284 <USB_ReadInterrupts>
 80060c2:	4603      	mov	r3, r0
 80060c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060c8:	2b80      	cmp	r3, #128	@ 0x80
 80060ca:	d122      	bne.n	8006112 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80060cc:	6a3b      	ldr	r3, [r7, #32]
 80060ce:	699b      	ldr	r3, [r3, #24]
 80060d0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80060d4:	6a3b      	ldr	r3, [r7, #32]
 80060d6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80060d8:	2301      	movs	r3, #1
 80060da:	627b      	str	r3, [r7, #36]	@ 0x24
 80060dc:	e014      	b.n	8006108 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80060de:	6879      	ldr	r1, [r7, #4]
 80060e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060e2:	4613      	mov	r3, r2
 80060e4:	00db      	lsls	r3, r3, #3
 80060e6:	4413      	add	r3, r2
 80060e8:	009b      	lsls	r3, r3, #2
 80060ea:	440b      	add	r3, r1
 80060ec:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 80060f0:	781b      	ldrb	r3, [r3, #0]
 80060f2:	2b01      	cmp	r3, #1
 80060f4:	d105      	bne.n	8006102 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80060f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	4619      	mov	r1, r3
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f000 fb27 	bl	8006750 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006104:	3301      	adds	r3, #1
 8006106:	627b      	str	r3, [r7, #36]	@ 0x24
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800610e:	429a      	cmp	r2, r3
 8006110:	d3e5      	bcc.n	80060de <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4618      	mov	r0, r3
 8006118:	f005 f8b4 	bl	800b284 <USB_ReadInterrupts>
 800611c:	4603      	mov	r3, r0
 800611e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006122:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006126:	d13b      	bne.n	80061a0 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006128:	2301      	movs	r3, #1
 800612a:	627b      	str	r3, [r7, #36]	@ 0x24
 800612c:	e02b      	b.n	8006186 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800612e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006130:	015a      	lsls	r2, r3, #5
 8006132:	69fb      	ldr	r3, [r7, #28]
 8006134:	4413      	add	r3, r2
 8006136:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800613e:	6879      	ldr	r1, [r7, #4]
 8006140:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006142:	4613      	mov	r3, r2
 8006144:	00db      	lsls	r3, r3, #3
 8006146:	4413      	add	r3, r2
 8006148:	009b      	lsls	r3, r3, #2
 800614a:	440b      	add	r3, r1
 800614c:	3340      	adds	r3, #64	@ 0x40
 800614e:	781b      	ldrb	r3, [r3, #0]
 8006150:	2b01      	cmp	r3, #1
 8006152:	d115      	bne.n	8006180 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006154:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006156:	2b00      	cmp	r3, #0
 8006158:	da12      	bge.n	8006180 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800615a:	6879      	ldr	r1, [r7, #4]
 800615c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800615e:	4613      	mov	r3, r2
 8006160:	00db      	lsls	r3, r3, #3
 8006162:	4413      	add	r3, r2
 8006164:	009b      	lsls	r3, r3, #2
 8006166:	440b      	add	r3, r1
 8006168:	333f      	adds	r3, #63	@ 0x3f
 800616a:	2201      	movs	r2, #1
 800616c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800616e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006170:	b2db      	uxtb	r3, r3
 8006172:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006176:	b2db      	uxtb	r3, r3
 8006178:	4619      	mov	r1, r3
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f000 fae8 	bl	8006750 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006182:	3301      	adds	r3, #1
 8006184:	627b      	str	r3, [r7, #36]	@ 0x24
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800618c:	429a      	cmp	r2, r3
 800618e:	d3ce      	bcc.n	800612e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	695a      	ldr	r2, [r3, #20]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800619e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4618      	mov	r0, r3
 80061a6:	f005 f86d 	bl	800b284 <USB_ReadInterrupts>
 80061aa:	4603      	mov	r3, r0
 80061ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80061b0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80061b4:	d155      	bne.n	8006262 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80061b6:	2301      	movs	r3, #1
 80061b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80061ba:	e045      	b.n	8006248 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80061bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061be:	015a      	lsls	r2, r3, #5
 80061c0:	69fb      	ldr	r3, [r7, #28]
 80061c2:	4413      	add	r3, r2
 80061c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80061cc:	6879      	ldr	r1, [r7, #4]
 80061ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061d0:	4613      	mov	r3, r2
 80061d2:	00db      	lsls	r3, r3, #3
 80061d4:	4413      	add	r3, r2
 80061d6:	009b      	lsls	r3, r3, #2
 80061d8:	440b      	add	r3, r1
 80061da:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 80061de:	781b      	ldrb	r3, [r3, #0]
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d12e      	bne.n	8006242 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80061e4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	da2b      	bge.n	8006242 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 80061f6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d121      	bne.n	8006242 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80061fe:	6879      	ldr	r1, [r7, #4]
 8006200:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006202:	4613      	mov	r3, r2
 8006204:	00db      	lsls	r3, r3, #3
 8006206:	4413      	add	r3, r2
 8006208:	009b      	lsls	r3, r3, #2
 800620a:	440b      	add	r3, r1
 800620c:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8006210:	2201      	movs	r2, #1
 8006212:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006214:	6a3b      	ldr	r3, [r7, #32]
 8006216:	699b      	ldr	r3, [r3, #24]
 8006218:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800621c:	6a3b      	ldr	r3, [r7, #32]
 800621e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006220:	6a3b      	ldr	r3, [r7, #32]
 8006222:	695b      	ldr	r3, [r3, #20]
 8006224:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006228:	2b00      	cmp	r3, #0
 800622a:	d10a      	bne.n	8006242 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800622c:	69fb      	ldr	r3, [r7, #28]
 800622e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	69fa      	ldr	r2, [r7, #28]
 8006236:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800623a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800623e:	6053      	str	r3, [r2, #4]
            break;
 8006240:	e007      	b.n	8006252 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006244:	3301      	adds	r3, #1
 8006246:	627b      	str	r3, [r7, #36]	@ 0x24
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800624e:	429a      	cmp	r2, r3
 8006250:	d3b4      	bcc.n	80061bc <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	695a      	ldr	r2, [r3, #20]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8006260:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4618      	mov	r0, r3
 8006268:	f005 f80c 	bl	800b284 <USB_ReadInterrupts>
 800626c:	4603      	mov	r3, r0
 800626e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006272:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006276:	d10a      	bne.n	800628e <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f007 fc6f 	bl	800db5c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	695a      	ldr	r2, [r3, #20]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800628c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4618      	mov	r0, r3
 8006294:	f004 fff6 	bl	800b284 <USB_ReadInterrupts>
 8006298:	4603      	mov	r3, r0
 800629a:	f003 0304 	and.w	r3, r3, #4
 800629e:	2b04      	cmp	r3, #4
 80062a0:	d115      	bne.n	80062ce <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	f003 0304 	and.w	r3, r3, #4
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d002      	beq.n	80062ba <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f007 fc5f 	bl	800db78 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	6859      	ldr	r1, [r3, #4]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	69ba      	ldr	r2, [r7, #24]
 80062c6:	430a      	orrs	r2, r1
 80062c8:	605a      	str	r2, [r3, #4]
 80062ca:	e000      	b.n	80062ce <HAL_PCD_IRQHandler+0x938>
      return;
 80062cc:	bf00      	nop
    }
  }
}
 80062ce:	3734      	adds	r7, #52	@ 0x34
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd90      	pop	{r4, r7, pc}

080062d4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b082      	sub	sp, #8
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
 80062dc:	460b      	mov	r3, r1
 80062de:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d101      	bne.n	80062ee <HAL_PCD_SetAddress+0x1a>
 80062ea:	2302      	movs	r3, #2
 80062ec:	e013      	b.n	8006316 <HAL_PCD_SetAddress+0x42>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	78fa      	ldrb	r2, [r7, #3]
 80062fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	78fa      	ldrb	r2, [r7, #3]
 8006304:	4611      	mov	r1, r2
 8006306:	4618      	mov	r0, r3
 8006308:	f004 ff54 	bl	800b1b4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8006314:	2300      	movs	r3, #0
}
 8006316:	4618      	mov	r0, r3
 8006318:	3708      	adds	r7, #8
 800631a:	46bd      	mov	sp, r7
 800631c:	bd80      	pop	{r7, pc}

0800631e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800631e:	b580      	push	{r7, lr}
 8006320:	b084      	sub	sp, #16
 8006322:	af00      	add	r7, sp, #0
 8006324:	6078      	str	r0, [r7, #4]
 8006326:	4608      	mov	r0, r1
 8006328:	4611      	mov	r1, r2
 800632a:	461a      	mov	r2, r3
 800632c:	4603      	mov	r3, r0
 800632e:	70fb      	strb	r3, [r7, #3]
 8006330:	460b      	mov	r3, r1
 8006332:	803b      	strh	r3, [r7, #0]
 8006334:	4613      	mov	r3, r2
 8006336:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006338:	2300      	movs	r3, #0
 800633a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800633c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006340:	2b00      	cmp	r3, #0
 8006342:	da0f      	bge.n	8006364 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006344:	78fb      	ldrb	r3, [r7, #3]
 8006346:	f003 020f 	and.w	r2, r3, #15
 800634a:	4613      	mov	r3, r2
 800634c:	00db      	lsls	r3, r3, #3
 800634e:	4413      	add	r3, r2
 8006350:	009b      	lsls	r3, r3, #2
 8006352:	3338      	adds	r3, #56	@ 0x38
 8006354:	687a      	ldr	r2, [r7, #4]
 8006356:	4413      	add	r3, r2
 8006358:	3304      	adds	r3, #4
 800635a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2201      	movs	r2, #1
 8006360:	705a      	strb	r2, [r3, #1]
 8006362:	e00f      	b.n	8006384 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006364:	78fb      	ldrb	r3, [r7, #3]
 8006366:	f003 020f 	and.w	r2, r3, #15
 800636a:	4613      	mov	r3, r2
 800636c:	00db      	lsls	r3, r3, #3
 800636e:	4413      	add	r3, r2
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8006376:	687a      	ldr	r2, [r7, #4]
 8006378:	4413      	add	r3, r2
 800637a:	3304      	adds	r3, #4
 800637c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2200      	movs	r2, #0
 8006382:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006384:	78fb      	ldrb	r3, [r7, #3]
 8006386:	f003 030f 	and.w	r3, r3, #15
 800638a:	b2da      	uxtb	r2, r3
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006390:	883a      	ldrh	r2, [r7, #0]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	78ba      	ldrb	r2, [r7, #2]
 800639a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	785b      	ldrb	r3, [r3, #1]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d004      	beq.n	80063ae <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	781b      	ldrb	r3, [r3, #0]
 80063a8:	461a      	mov	r2, r3
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80063ae:	78bb      	ldrb	r3, [r7, #2]
 80063b0:	2b02      	cmp	r3, #2
 80063b2:	d102      	bne.n	80063ba <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2200      	movs	r2, #0
 80063b8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d101      	bne.n	80063c8 <HAL_PCD_EP_Open+0xaa>
 80063c4:	2302      	movs	r3, #2
 80063c6:	e00e      	b.n	80063e6 <HAL_PCD_EP_Open+0xc8>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2201      	movs	r2, #1
 80063cc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	68f9      	ldr	r1, [r7, #12]
 80063d6:	4618      	mov	r0, r3
 80063d8:	f003 ffd4 	bl	800a384 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 80063e4:	7afb      	ldrb	r3, [r7, #11]
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80063ee:	b580      	push	{r7, lr}
 80063f0:	b084      	sub	sp, #16
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
 80063f6:	460b      	mov	r3, r1
 80063f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80063fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	da0f      	bge.n	8006422 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006402:	78fb      	ldrb	r3, [r7, #3]
 8006404:	f003 020f 	and.w	r2, r3, #15
 8006408:	4613      	mov	r3, r2
 800640a:	00db      	lsls	r3, r3, #3
 800640c:	4413      	add	r3, r2
 800640e:	009b      	lsls	r3, r3, #2
 8006410:	3338      	adds	r3, #56	@ 0x38
 8006412:	687a      	ldr	r2, [r7, #4]
 8006414:	4413      	add	r3, r2
 8006416:	3304      	adds	r3, #4
 8006418:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2201      	movs	r2, #1
 800641e:	705a      	strb	r2, [r3, #1]
 8006420:	e00f      	b.n	8006442 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006422:	78fb      	ldrb	r3, [r7, #3]
 8006424:	f003 020f 	and.w	r2, r3, #15
 8006428:	4613      	mov	r3, r2
 800642a:	00db      	lsls	r3, r3, #3
 800642c:	4413      	add	r3, r2
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	4413      	add	r3, r2
 8006438:	3304      	adds	r3, #4
 800643a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2200      	movs	r2, #0
 8006440:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006442:	78fb      	ldrb	r3, [r7, #3]
 8006444:	f003 030f 	and.w	r3, r3, #15
 8006448:	b2da      	uxtb	r2, r3
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8006454:	2b01      	cmp	r3, #1
 8006456:	d101      	bne.n	800645c <HAL_PCD_EP_Close+0x6e>
 8006458:	2302      	movs	r3, #2
 800645a:	e00e      	b.n	800647a <HAL_PCD_EP_Close+0x8c>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2201      	movs	r2, #1
 8006460:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	68f9      	ldr	r1, [r7, #12]
 800646a:	4618      	mov	r0, r3
 800646c:	f004 f812 	bl	800a494 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	3710      	adds	r7, #16
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}

08006482 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006482:	b580      	push	{r7, lr}
 8006484:	b086      	sub	sp, #24
 8006486:	af00      	add	r7, sp, #0
 8006488:	60f8      	str	r0, [r7, #12]
 800648a:	607a      	str	r2, [r7, #4]
 800648c:	603b      	str	r3, [r7, #0]
 800648e:	460b      	mov	r3, r1
 8006490:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006492:	7afb      	ldrb	r3, [r7, #11]
 8006494:	f003 020f 	and.w	r2, r3, #15
 8006498:	4613      	mov	r3, r2
 800649a:	00db      	lsls	r3, r3, #3
 800649c:	4413      	add	r3, r2
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80064a4:	68fa      	ldr	r2, [r7, #12]
 80064a6:	4413      	add	r3, r2
 80064a8:	3304      	adds	r3, #4
 80064aa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	687a      	ldr	r2, [r7, #4]
 80064b0:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	683a      	ldr	r2, [r7, #0]
 80064b6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	2200      	movs	r2, #0
 80064bc:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	2200      	movs	r2, #0
 80064c2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80064c4:	7afb      	ldrb	r3, [r7, #11]
 80064c6:	f003 030f 	and.w	r3, r3, #15
 80064ca:	b2da      	uxtb	r2, r3
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	691b      	ldr	r3, [r3, #16]
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	d102      	bne.n	80064de <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80064d8:	687a      	ldr	r2, [r7, #4]
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80064de:	7afb      	ldrb	r3, [r7, #11]
 80064e0:	f003 030f 	and.w	r3, r3, #15
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d109      	bne.n	80064fc <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6818      	ldr	r0, [r3, #0]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	691b      	ldr	r3, [r3, #16]
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	461a      	mov	r2, r3
 80064f4:	6979      	ldr	r1, [r7, #20]
 80064f6:	f004 faf1 	bl	800aadc <USB_EP0StartXfer>
 80064fa:	e008      	b.n	800650e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	6818      	ldr	r0, [r3, #0]
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	691b      	ldr	r3, [r3, #16]
 8006504:	b2db      	uxtb	r3, r3
 8006506:	461a      	mov	r2, r3
 8006508:	6979      	ldr	r1, [r7, #20]
 800650a:	f004 f89f 	bl	800a64c <USB_EPStartXfer>
  }

  return HAL_OK;
 800650e:	2300      	movs	r3, #0
}
 8006510:	4618      	mov	r0, r3
 8006512:	3718      	adds	r7, #24
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}

08006518 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	460b      	mov	r3, r1
 8006522:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006524:	78fb      	ldrb	r3, [r7, #3]
 8006526:	f003 020f 	and.w	r2, r3, #15
 800652a:	6879      	ldr	r1, [r7, #4]
 800652c:	4613      	mov	r3, r2
 800652e:	00db      	lsls	r3, r3, #3
 8006530:	4413      	add	r3, r2
 8006532:	009b      	lsls	r3, r3, #2
 8006534:	440b      	add	r3, r1
 8006536:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800653a:	681b      	ldr	r3, [r3, #0]
}
 800653c:	4618      	mov	r0, r3
 800653e:	370c      	adds	r7, #12
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr

08006548 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b086      	sub	sp, #24
 800654c:	af00      	add	r7, sp, #0
 800654e:	60f8      	str	r0, [r7, #12]
 8006550:	607a      	str	r2, [r7, #4]
 8006552:	603b      	str	r3, [r7, #0]
 8006554:	460b      	mov	r3, r1
 8006556:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006558:	7afb      	ldrb	r3, [r7, #11]
 800655a:	f003 020f 	and.w	r2, r3, #15
 800655e:	4613      	mov	r3, r2
 8006560:	00db      	lsls	r3, r3, #3
 8006562:	4413      	add	r3, r2
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	3338      	adds	r3, #56	@ 0x38
 8006568:	68fa      	ldr	r2, [r7, #12]
 800656a:	4413      	add	r3, r2
 800656c:	3304      	adds	r3, #4
 800656e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	683a      	ldr	r2, [r7, #0]
 800657a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	2200      	movs	r2, #0
 8006580:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	2201      	movs	r2, #1
 8006586:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006588:	7afb      	ldrb	r3, [r7, #11]
 800658a:	f003 030f 	and.w	r3, r3, #15
 800658e:	b2da      	uxtb	r2, r3
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	691b      	ldr	r3, [r3, #16]
 8006598:	2b01      	cmp	r3, #1
 800659a:	d102      	bne.n	80065a2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80065a2:	7afb      	ldrb	r3, [r7, #11]
 80065a4:	f003 030f 	and.w	r3, r3, #15
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d109      	bne.n	80065c0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	6818      	ldr	r0, [r3, #0]
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	691b      	ldr	r3, [r3, #16]
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	461a      	mov	r2, r3
 80065b8:	6979      	ldr	r1, [r7, #20]
 80065ba:	f004 fa8f 	bl	800aadc <USB_EP0StartXfer>
 80065be:	e008      	b.n	80065d2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6818      	ldr	r0, [r3, #0]
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	691b      	ldr	r3, [r3, #16]
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	461a      	mov	r2, r3
 80065cc:	6979      	ldr	r1, [r7, #20]
 80065ce:	f004 f83d 	bl	800a64c <USB_EPStartXfer>
  }

  return HAL_OK;
 80065d2:	2300      	movs	r3, #0
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3718      	adds	r7, #24
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}

080065dc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b084      	sub	sp, #16
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
 80065e4:	460b      	mov	r3, r1
 80065e6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80065e8:	78fb      	ldrb	r3, [r7, #3]
 80065ea:	f003 020f 	and.w	r2, r3, #15
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d901      	bls.n	80065fa <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80065f6:	2301      	movs	r3, #1
 80065f8:	e050      	b.n	800669c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80065fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	da0f      	bge.n	8006622 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006602:	78fb      	ldrb	r3, [r7, #3]
 8006604:	f003 020f 	and.w	r2, r3, #15
 8006608:	4613      	mov	r3, r2
 800660a:	00db      	lsls	r3, r3, #3
 800660c:	4413      	add	r3, r2
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	3338      	adds	r3, #56	@ 0x38
 8006612:	687a      	ldr	r2, [r7, #4]
 8006614:	4413      	add	r3, r2
 8006616:	3304      	adds	r3, #4
 8006618:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2201      	movs	r2, #1
 800661e:	705a      	strb	r2, [r3, #1]
 8006620:	e00d      	b.n	800663e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006622:	78fa      	ldrb	r2, [r7, #3]
 8006624:	4613      	mov	r3, r2
 8006626:	00db      	lsls	r3, r3, #3
 8006628:	4413      	add	r3, r2
 800662a:	009b      	lsls	r3, r3, #2
 800662c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	4413      	add	r3, r2
 8006634:	3304      	adds	r3, #4
 8006636:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2200      	movs	r2, #0
 800663c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2201      	movs	r2, #1
 8006642:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006644:	78fb      	ldrb	r3, [r7, #3]
 8006646:	f003 030f 	and.w	r3, r3, #15
 800664a:	b2da      	uxtb	r2, r3
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8006656:	2b01      	cmp	r3, #1
 8006658:	d101      	bne.n	800665e <HAL_PCD_EP_SetStall+0x82>
 800665a:	2302      	movs	r3, #2
 800665c:	e01e      	b.n	800669c <HAL_PCD_EP_SetStall+0xc0>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2201      	movs	r2, #1
 8006662:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	68f9      	ldr	r1, [r7, #12]
 800666c:	4618      	mov	r0, r3
 800666e:	f004 fccd 	bl	800b00c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006672:	78fb      	ldrb	r3, [r7, #3]
 8006674:	f003 030f 	and.w	r3, r3, #15
 8006678:	2b00      	cmp	r3, #0
 800667a:	d10a      	bne.n	8006692 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6818      	ldr	r0, [r3, #0]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	691b      	ldr	r3, [r3, #16]
 8006684:	b2d9      	uxtb	r1, r3
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800668c:	461a      	mov	r2, r3
 800668e:	f004 febd 	bl	800b40c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2200      	movs	r2, #0
 8006696:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 800669a:	2300      	movs	r3, #0
}
 800669c:	4618      	mov	r0, r3
 800669e:	3710      	adds	r7, #16
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}

080066a4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b084      	sub	sp, #16
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	460b      	mov	r3, r1
 80066ae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80066b0:	78fb      	ldrb	r3, [r7, #3]
 80066b2:	f003 020f 	and.w	r2, r3, #15
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d901      	bls.n	80066c2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80066be:	2301      	movs	r3, #1
 80066c0:	e042      	b.n	8006748 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80066c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	da0f      	bge.n	80066ea <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80066ca:	78fb      	ldrb	r3, [r7, #3]
 80066cc:	f003 020f 	and.w	r2, r3, #15
 80066d0:	4613      	mov	r3, r2
 80066d2:	00db      	lsls	r3, r3, #3
 80066d4:	4413      	add	r3, r2
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	3338      	adds	r3, #56	@ 0x38
 80066da:	687a      	ldr	r2, [r7, #4]
 80066dc:	4413      	add	r3, r2
 80066de:	3304      	adds	r3, #4
 80066e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2201      	movs	r2, #1
 80066e6:	705a      	strb	r2, [r3, #1]
 80066e8:	e00f      	b.n	800670a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80066ea:	78fb      	ldrb	r3, [r7, #3]
 80066ec:	f003 020f 	and.w	r2, r3, #15
 80066f0:	4613      	mov	r3, r2
 80066f2:	00db      	lsls	r3, r3, #3
 80066f4:	4413      	add	r3, r2
 80066f6:	009b      	lsls	r3, r3, #2
 80066f8:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	4413      	add	r3, r2
 8006700:	3304      	adds	r3, #4
 8006702:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2200      	movs	r2, #0
 8006708:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2200      	movs	r2, #0
 800670e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006710:	78fb      	ldrb	r3, [r7, #3]
 8006712:	f003 030f 	and.w	r3, r3, #15
 8006716:	b2da      	uxtb	r2, r3
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8006722:	2b01      	cmp	r3, #1
 8006724:	d101      	bne.n	800672a <HAL_PCD_EP_ClrStall+0x86>
 8006726:	2302      	movs	r3, #2
 8006728:	e00e      	b.n	8006748 <HAL_PCD_EP_ClrStall+0xa4>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2201      	movs	r2, #1
 800672e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	68f9      	ldr	r1, [r7, #12]
 8006738:	4618      	mov	r0, r3
 800673a:	f004 fcd5 	bl	800b0e8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2200      	movs	r2, #0
 8006742:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8006746:	2300      	movs	r3, #0
}
 8006748:	4618      	mov	r0, r3
 800674a:	3710      	adds	r7, #16
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}

08006750 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b084      	sub	sp, #16
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	460b      	mov	r3, r1
 800675a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800675c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006760:	2b00      	cmp	r3, #0
 8006762:	da0c      	bge.n	800677e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006764:	78fb      	ldrb	r3, [r7, #3]
 8006766:	f003 020f 	and.w	r2, r3, #15
 800676a:	4613      	mov	r3, r2
 800676c:	00db      	lsls	r3, r3, #3
 800676e:	4413      	add	r3, r2
 8006770:	009b      	lsls	r3, r3, #2
 8006772:	3338      	adds	r3, #56	@ 0x38
 8006774:	687a      	ldr	r2, [r7, #4]
 8006776:	4413      	add	r3, r2
 8006778:	3304      	adds	r3, #4
 800677a:	60fb      	str	r3, [r7, #12]
 800677c:	e00c      	b.n	8006798 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800677e:	78fb      	ldrb	r3, [r7, #3]
 8006780:	f003 020f 	and.w	r2, r3, #15
 8006784:	4613      	mov	r3, r2
 8006786:	00db      	lsls	r3, r3, #3
 8006788:	4413      	add	r3, r2
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8006790:	687a      	ldr	r2, [r7, #4]
 8006792:	4413      	add	r3, r2
 8006794:	3304      	adds	r3, #4
 8006796:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	68f9      	ldr	r1, [r7, #12]
 800679e:	4618      	mov	r0, r3
 80067a0:	f004 faf4 	bl	800ad8c <USB_EPStopXfer>
 80067a4:	4603      	mov	r3, r0
 80067a6:	72fb      	strb	r3, [r7, #11]

  return ret;
 80067a8:	7afb      	ldrb	r3, [r7, #11]
}
 80067aa:	4618      	mov	r0, r3
 80067ac:	3710      	adds	r7, #16
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}

080067b2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80067b2:	b580      	push	{r7, lr}
 80067b4:	b08a      	sub	sp, #40	@ 0x28
 80067b6:	af02      	add	r7, sp, #8
 80067b8:	6078      	str	r0, [r7, #4]
 80067ba:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80067c6:	683a      	ldr	r2, [r7, #0]
 80067c8:	4613      	mov	r3, r2
 80067ca:	00db      	lsls	r3, r3, #3
 80067cc:	4413      	add	r3, r2
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	3338      	adds	r3, #56	@ 0x38
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	4413      	add	r3, r2
 80067d6:	3304      	adds	r3, #4
 80067d8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6a1a      	ldr	r2, [r3, #32]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	699b      	ldr	r3, [r3, #24]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d901      	bls.n	80067ea <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	e06c      	b.n	80068c4 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	699a      	ldr	r2, [r3, #24]
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	6a1b      	ldr	r3, [r3, #32]
 80067f2:	1ad3      	subs	r3, r2, r3
 80067f4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	68db      	ldr	r3, [r3, #12]
 80067fa:	69fa      	ldr	r2, [r7, #28]
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d902      	bls.n	8006806 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	68db      	ldr	r3, [r3, #12]
 8006804:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006806:	69fb      	ldr	r3, [r7, #28]
 8006808:	3303      	adds	r3, #3
 800680a:	089b      	lsrs	r3, r3, #2
 800680c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800680e:	e02b      	b.n	8006868 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	699a      	ldr	r2, [r3, #24]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6a1b      	ldr	r3, [r3, #32]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	68db      	ldr	r3, [r3, #12]
 8006820:	69fa      	ldr	r2, [r7, #28]
 8006822:	429a      	cmp	r2, r3
 8006824:	d902      	bls.n	800682c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	68db      	ldr	r3, [r3, #12]
 800682a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800682c:	69fb      	ldr	r3, [r7, #28]
 800682e:	3303      	adds	r3, #3
 8006830:	089b      	lsrs	r3, r3, #2
 8006832:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	6919      	ldr	r1, [r3, #16]
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	b2da      	uxtb	r2, r3
 800683c:	69fb      	ldr	r3, [r7, #28]
 800683e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006844:	b2db      	uxtb	r3, r3
 8006846:	9300      	str	r3, [sp, #0]
 8006848:	4603      	mov	r3, r0
 800684a:	6978      	ldr	r0, [r7, #20]
 800684c:	f004 fb48 	bl	800aee0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	691a      	ldr	r2, [r3, #16]
 8006854:	69fb      	ldr	r3, [r7, #28]
 8006856:	441a      	add	r2, r3
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	6a1a      	ldr	r2, [r3, #32]
 8006860:	69fb      	ldr	r3, [r7, #28]
 8006862:	441a      	add	r2, r3
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	015a      	lsls	r2, r3, #5
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	4413      	add	r3, r2
 8006870:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006874:	699b      	ldr	r3, [r3, #24]
 8006876:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006878:	69ba      	ldr	r2, [r7, #24]
 800687a:	429a      	cmp	r2, r3
 800687c:	d809      	bhi.n	8006892 <PCD_WriteEmptyTxFifo+0xe0>
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	6a1a      	ldr	r2, [r3, #32]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006886:	429a      	cmp	r2, r3
 8006888:	d203      	bcs.n	8006892 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	699b      	ldr	r3, [r3, #24]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d1be      	bne.n	8006810 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	699a      	ldr	r2, [r3, #24]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	6a1b      	ldr	r3, [r3, #32]
 800689a:	429a      	cmp	r2, r3
 800689c:	d811      	bhi.n	80068c2 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	f003 030f 	and.w	r3, r3, #15
 80068a4:	2201      	movs	r2, #1
 80068a6:	fa02 f303 	lsl.w	r3, r2, r3
 80068aa:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	43db      	mvns	r3, r3
 80068b8:	6939      	ldr	r1, [r7, #16]
 80068ba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80068be:	4013      	ands	r3, r2
 80068c0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80068c2:	2300      	movs	r3, #0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3720      	adds	r7, #32
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}

080068cc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b088      	sub	sp, #32
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068dc:	69fb      	ldr	r3, [r7, #28]
 80068de:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	333c      	adds	r3, #60	@ 0x3c
 80068e4:	3304      	adds	r3, #4
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	015a      	lsls	r2, r3, #5
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	4413      	add	r3, r2
 80068f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	691b      	ldr	r3, [r3, #16]
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d17b      	bne.n	80069fa <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	f003 0308 	and.w	r3, r3, #8
 8006908:	2b00      	cmp	r3, #0
 800690a:	d015      	beq.n	8006938 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	4a61      	ldr	r2, [pc, #388]	@ (8006a94 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006910:	4293      	cmp	r3, r2
 8006912:	f240 80b9 	bls.w	8006a88 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800691c:	2b00      	cmp	r3, #0
 800691e:	f000 80b3 	beq.w	8006a88 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	015a      	lsls	r2, r3, #5
 8006926:	69bb      	ldr	r3, [r7, #24]
 8006928:	4413      	add	r3, r2
 800692a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800692e:	461a      	mov	r2, r3
 8006930:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006934:	6093      	str	r3, [r2, #8]
 8006936:	e0a7      	b.n	8006a88 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006938:	693b      	ldr	r3, [r7, #16]
 800693a:	f003 0320 	and.w	r3, r3, #32
 800693e:	2b00      	cmp	r3, #0
 8006940:	d009      	beq.n	8006956 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	015a      	lsls	r2, r3, #5
 8006946:	69bb      	ldr	r3, [r7, #24]
 8006948:	4413      	add	r3, r2
 800694a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800694e:	461a      	mov	r2, r3
 8006950:	2320      	movs	r3, #32
 8006952:	6093      	str	r3, [r2, #8]
 8006954:	e098      	b.n	8006a88 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800695c:	2b00      	cmp	r3, #0
 800695e:	f040 8093 	bne.w	8006a88 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	4a4b      	ldr	r2, [pc, #300]	@ (8006a94 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d90f      	bls.n	800698a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006970:	2b00      	cmp	r3, #0
 8006972:	d00a      	beq.n	800698a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	015a      	lsls	r2, r3, #5
 8006978:	69bb      	ldr	r3, [r7, #24]
 800697a:	4413      	add	r3, r2
 800697c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006980:	461a      	mov	r2, r3
 8006982:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006986:	6093      	str	r3, [r2, #8]
 8006988:	e07e      	b.n	8006a88 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800698a:	683a      	ldr	r2, [r7, #0]
 800698c:	4613      	mov	r3, r2
 800698e:	00db      	lsls	r3, r3, #3
 8006990:	4413      	add	r3, r2
 8006992:	009b      	lsls	r3, r3, #2
 8006994:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	4413      	add	r3, r2
 800699c:	3304      	adds	r3, #4
 800699e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	69da      	ldr	r2, [r3, #28]
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	0159      	lsls	r1, r3, #5
 80069a8:	69bb      	ldr	r3, [r7, #24]
 80069aa:	440b      	add	r3, r1
 80069ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069b0:	691b      	ldr	r3, [r3, #16]
 80069b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069b6:	1ad2      	subs	r2, r2, r3
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d114      	bne.n	80069ec <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	699b      	ldr	r3, [r3, #24]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d109      	bne.n	80069de <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6818      	ldr	r0, [r3, #0]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80069d4:	461a      	mov	r2, r3
 80069d6:	2101      	movs	r1, #1
 80069d8:	f004 fd18 	bl	800b40c <USB_EP0_OutStart>
 80069dc:	e006      	b.n	80069ec <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	691a      	ldr	r2, [r3, #16]
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	6a1b      	ldr	r3, [r3, #32]
 80069e6:	441a      	add	r2, r3
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	b2db      	uxtb	r3, r3
 80069f0:	4619      	mov	r1, r3
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f006 ffef 	bl	800d9d6 <HAL_PCD_DataOutStageCallback>
 80069f8:	e046      	b.n	8006a88 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	4a26      	ldr	r2, [pc, #152]	@ (8006a98 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d124      	bne.n	8006a4c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d00a      	beq.n	8006a22 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	015a      	lsls	r2, r3, #5
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	4413      	add	r3, r2
 8006a14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a18:	461a      	mov	r2, r3
 8006a1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a1e:	6093      	str	r3, [r2, #8]
 8006a20:	e032      	b.n	8006a88 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	f003 0320 	and.w	r3, r3, #32
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d008      	beq.n	8006a3e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	015a      	lsls	r2, r3, #5
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	4413      	add	r3, r2
 8006a34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a38:	461a      	mov	r2, r3
 8006a3a:	2320      	movs	r3, #32
 8006a3c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	b2db      	uxtb	r3, r3
 8006a42:	4619      	mov	r1, r3
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f006 ffc6 	bl	800d9d6 <HAL_PCD_DataOutStageCallback>
 8006a4a:	e01d      	b.n	8006a88 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d114      	bne.n	8006a7c <PCD_EP_OutXfrComplete_int+0x1b0>
 8006a52:	6879      	ldr	r1, [r7, #4]
 8006a54:	683a      	ldr	r2, [r7, #0]
 8006a56:	4613      	mov	r3, r2
 8006a58:	00db      	lsls	r3, r3, #3
 8006a5a:	4413      	add	r3, r2
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	440b      	add	r3, r1
 8006a60:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d108      	bne.n	8006a7c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6818      	ldr	r0, [r3, #0]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8006a74:	461a      	mov	r2, r3
 8006a76:	2100      	movs	r1, #0
 8006a78:	f004 fcc8 	bl	800b40c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	b2db      	uxtb	r3, r3
 8006a80:	4619      	mov	r1, r3
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f006 ffa7 	bl	800d9d6 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006a88:	2300      	movs	r3, #0
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	3720      	adds	r7, #32
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}
 8006a92:	bf00      	nop
 8006a94:	4f54300a 	.word	0x4f54300a
 8006a98:	4f54310a 	.word	0x4f54310a

08006a9c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b086      	sub	sp, #24
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	333c      	adds	r3, #60	@ 0x3c
 8006ab4:	3304      	adds	r3, #4
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	015a      	lsls	r2, r3, #5
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	4413      	add	r3, r2
 8006ac2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	4a15      	ldr	r2, [pc, #84]	@ (8006b24 <PCD_EP_OutSetupPacket_int+0x88>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d90e      	bls.n	8006af0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d009      	beq.n	8006af0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	015a      	lsls	r2, r3, #5
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	4413      	add	r3, r2
 8006ae4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ae8:	461a      	mov	r2, r3
 8006aea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006aee:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f006 ff5e 	bl	800d9b2 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	4a0a      	ldr	r2, [pc, #40]	@ (8006b24 <PCD_EP_OutSetupPacket_int+0x88>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d90c      	bls.n	8006b18 <PCD_EP_OutSetupPacket_int+0x7c>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	691b      	ldr	r3, [r3, #16]
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d108      	bne.n	8006b18 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6818      	ldr	r0, [r3, #0]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8006b10:	461a      	mov	r2, r3
 8006b12:	2101      	movs	r1, #1
 8006b14:	f004 fc7a 	bl	800b40c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006b18:	2300      	movs	r3, #0
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3718      	adds	r7, #24
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	bf00      	nop
 8006b24:	4f54300a 	.word	0x4f54300a

08006b28 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b085      	sub	sp, #20
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	460b      	mov	r3, r1
 8006b32:	70fb      	strb	r3, [r7, #3]
 8006b34:	4613      	mov	r3, r2
 8006b36:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b3e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006b40:	78fb      	ldrb	r3, [r7, #3]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d107      	bne.n	8006b56 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006b46:	883b      	ldrh	r3, [r7, #0]
 8006b48:	0419      	lsls	r1, r3, #16
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	68ba      	ldr	r2, [r7, #8]
 8006b50:	430a      	orrs	r2, r1
 8006b52:	629a      	str	r2, [r3, #40]	@ 0x28
 8006b54:	e028      	b.n	8006ba8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b5c:	0c1b      	lsrs	r3, r3, #16
 8006b5e:	68ba      	ldr	r2, [r7, #8]
 8006b60:	4413      	add	r3, r2
 8006b62:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006b64:	2300      	movs	r3, #0
 8006b66:	73fb      	strb	r3, [r7, #15]
 8006b68:	e00d      	b.n	8006b86 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	7bfb      	ldrb	r3, [r7, #15]
 8006b70:	3340      	adds	r3, #64	@ 0x40
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	4413      	add	r3, r2
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	0c1b      	lsrs	r3, r3, #16
 8006b7a:	68ba      	ldr	r2, [r7, #8]
 8006b7c:	4413      	add	r3, r2
 8006b7e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006b80:	7bfb      	ldrb	r3, [r7, #15]
 8006b82:	3301      	adds	r3, #1
 8006b84:	73fb      	strb	r3, [r7, #15]
 8006b86:	7bfa      	ldrb	r2, [r7, #15]
 8006b88:	78fb      	ldrb	r3, [r7, #3]
 8006b8a:	3b01      	subs	r3, #1
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d3ec      	bcc.n	8006b6a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006b90:	883b      	ldrh	r3, [r7, #0]
 8006b92:	0418      	lsls	r0, r3, #16
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6819      	ldr	r1, [r3, #0]
 8006b98:	78fb      	ldrb	r3, [r7, #3]
 8006b9a:	3b01      	subs	r3, #1
 8006b9c:	68ba      	ldr	r2, [r7, #8]
 8006b9e:	4302      	orrs	r2, r0
 8006ba0:	3340      	adds	r3, #64	@ 0x40
 8006ba2:	009b      	lsls	r3, r3, #2
 8006ba4:	440b      	add	r3, r1
 8006ba6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006ba8:	2300      	movs	r3, #0
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3714      	adds	r7, #20
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb4:	4770      	bx	lr

08006bb6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006bb6:	b480      	push	{r7}
 8006bb8:	b083      	sub	sp, #12
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	6078      	str	r0, [r7, #4]
 8006bbe:	460b      	mov	r3, r1
 8006bc0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	887a      	ldrh	r2, [r7, #2]
 8006bc8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006bca:	2300      	movs	r3, #0
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	370c      	adds	r7, #12
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b083      	sub	sp, #12
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
 8006be0:	460b      	mov	r3, r1
 8006be2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006be4:	bf00      	nop
 8006be6:	370c      	adds	r7, #12
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr

08006bf0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b086      	sub	sp, #24
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d101      	bne.n	8006c02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e314      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2b0f      	cmp	r3, #15
 8006c08:	d903      	bls.n	8006c12 <HAL_RCC_OscConfig+0x22>
 8006c0a:	21e6      	movs	r1, #230	@ 0xe6
 8006c0c:	4897      	ldr	r0, [pc, #604]	@ (8006e6c <HAL_RCC_OscConfig+0x27c>)
 8006c0e:	f7fa fb67 	bl	80012e0 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f003 0301 	and.w	r3, r3, #1
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	f000 8088 	beq.w	8006d30 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d00d      	beq.n	8006c44 <HAL_RCC_OscConfig+0x54>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c30:	d008      	beq.n	8006c44 <HAL_RCC_OscConfig+0x54>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006c3a:	d003      	beq.n	8006c44 <HAL_RCC_OscConfig+0x54>
 8006c3c:	21eb      	movs	r1, #235	@ 0xeb
 8006c3e:	488b      	ldr	r0, [pc, #556]	@ (8006e6c <HAL_RCC_OscConfig+0x27c>)
 8006c40:	f7fa fb4e 	bl	80012e0 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006c44:	4b8a      	ldr	r3, [pc, #552]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	f003 030c 	and.w	r3, r3, #12
 8006c4c:	2b04      	cmp	r3, #4
 8006c4e:	d00c      	beq.n	8006c6a <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c50:	4b87      	ldr	r3, [pc, #540]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006c58:	2b08      	cmp	r3, #8
 8006c5a:	d112      	bne.n	8006c82 <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c5c:	4b84      	ldr	r3, [pc, #528]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c68:	d10b      	bne.n	8006c82 <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c6a:	4b81      	ldr	r3, [pc, #516]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d05b      	beq.n	8006d2e <HAL_RCC_OscConfig+0x13e>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d157      	bne.n	8006d2e <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8006c7e:	2301      	movs	r3, #1
 8006c80:	e2d4      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c8a:	d106      	bne.n	8006c9a <HAL_RCC_OscConfig+0xaa>
 8006c8c:	4b78      	ldr	r3, [pc, #480]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4a77      	ldr	r2, [pc, #476]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006c92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c96:	6013      	str	r3, [r2, #0]
 8006c98:	e01d      	b.n	8006cd6 <HAL_RCC_OscConfig+0xe6>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ca2:	d10c      	bne.n	8006cbe <HAL_RCC_OscConfig+0xce>
 8006ca4:	4b72      	ldr	r3, [pc, #456]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a71      	ldr	r2, [pc, #452]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006caa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006cae:	6013      	str	r3, [r2, #0]
 8006cb0:	4b6f      	ldr	r3, [pc, #444]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a6e      	ldr	r2, [pc, #440]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006cb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cba:	6013      	str	r3, [r2, #0]
 8006cbc:	e00b      	b.n	8006cd6 <HAL_RCC_OscConfig+0xe6>
 8006cbe:	4b6c      	ldr	r3, [pc, #432]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a6b      	ldr	r2, [pc, #428]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006cc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006cc8:	6013      	str	r3, [r2, #0]
 8006cca:	4b69      	ldr	r3, [pc, #420]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a68      	ldr	r2, [pc, #416]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006cd0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006cd4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d013      	beq.n	8006d06 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cde:	f7fa ffa1 	bl	8001c24 <HAL_GetTick>
 8006ce2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ce4:	e008      	b.n	8006cf8 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006ce6:	f7fa ff9d 	bl	8001c24 <HAL_GetTick>
 8006cea:	4602      	mov	r2, r0
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	1ad3      	subs	r3, r2, r3
 8006cf0:	2b64      	cmp	r3, #100	@ 0x64
 8006cf2:	d901      	bls.n	8006cf8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006cf4:	2303      	movs	r3, #3
 8006cf6:	e299      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cf8:	4b5d      	ldr	r3, [pc, #372]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d0f0      	beq.n	8006ce6 <HAL_RCC_OscConfig+0xf6>
 8006d04:	e014      	b.n	8006d30 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d06:	f7fa ff8d 	bl	8001c24 <HAL_GetTick>
 8006d0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d0c:	e008      	b.n	8006d20 <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d0e:	f7fa ff89 	bl	8001c24 <HAL_GetTick>
 8006d12:	4602      	mov	r2, r0
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	1ad3      	subs	r3, r2, r3
 8006d18:	2b64      	cmp	r3, #100	@ 0x64
 8006d1a:	d901      	bls.n	8006d20 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8006d1c:	2303      	movs	r3, #3
 8006d1e:	e285      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d20:	4b53      	ldr	r3, [pc, #332]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d1f0      	bne.n	8006d0e <HAL_RCC_OscConfig+0x11e>
 8006d2c:	e000      	b.n	8006d30 <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d2e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f003 0302 	and.w	r3, r3, #2
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d079      	beq.n	8006e30 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	68db      	ldr	r3, [r3, #12]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d008      	beq.n	8006d56 <HAL_RCC_OscConfig+0x166>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	2b01      	cmp	r3, #1
 8006d4a:	d004      	beq.n	8006d56 <HAL_RCC_OscConfig+0x166>
 8006d4c:	f240 111d 	movw	r1, #285	@ 0x11d
 8006d50:	4846      	ldr	r0, [pc, #280]	@ (8006e6c <HAL_RCC_OscConfig+0x27c>)
 8006d52:	f7fa fac5 	bl	80012e0 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	691b      	ldr	r3, [r3, #16]
 8006d5a:	2b1f      	cmp	r3, #31
 8006d5c:	d904      	bls.n	8006d68 <HAL_RCC_OscConfig+0x178>
 8006d5e:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 8006d62:	4842      	ldr	r0, [pc, #264]	@ (8006e6c <HAL_RCC_OscConfig+0x27c>)
 8006d64:	f7fa fabc 	bl	80012e0 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006d68:	4b41      	ldr	r3, [pc, #260]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	f003 030c 	and.w	r3, r3, #12
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d00b      	beq.n	8006d8c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d74:	4b3e      	ldr	r3, [pc, #248]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006d7c:	2b08      	cmp	r3, #8
 8006d7e:	d11c      	bne.n	8006dba <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d80:	4b3b      	ldr	r3, [pc, #236]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d116      	bne.n	8006dba <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d8c:	4b38      	ldr	r3, [pc, #224]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f003 0302 	and.w	r3, r3, #2
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d005      	beq.n	8006da4 <HAL_RCC_OscConfig+0x1b4>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	68db      	ldr	r3, [r3, #12]
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d001      	beq.n	8006da4 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	e243      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006da4:	4b32      	ldr	r3, [pc, #200]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	691b      	ldr	r3, [r3, #16]
 8006db0:	00db      	lsls	r3, r3, #3
 8006db2:	492f      	ldr	r1, [pc, #188]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006db4:	4313      	orrs	r3, r2
 8006db6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006db8:	e03a      	b.n	8006e30 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	68db      	ldr	r3, [r3, #12]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d020      	beq.n	8006e04 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006dc2:	4b2c      	ldr	r3, [pc, #176]	@ (8006e74 <HAL_RCC_OscConfig+0x284>)
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dc8:	f7fa ff2c 	bl	8001c24 <HAL_GetTick>
 8006dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006dce:	e008      	b.n	8006de2 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006dd0:	f7fa ff28 	bl	8001c24 <HAL_GetTick>
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	1ad3      	subs	r3, r2, r3
 8006dda:	2b02      	cmp	r3, #2
 8006ddc:	d901      	bls.n	8006de2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006dde:	2303      	movs	r3, #3
 8006de0:	e224      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006de2:	4b23      	ldr	r3, [pc, #140]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f003 0302 	and.w	r3, r3, #2
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d0f0      	beq.n	8006dd0 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dee:	4b20      	ldr	r3, [pc, #128]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	691b      	ldr	r3, [r3, #16]
 8006dfa:	00db      	lsls	r3, r3, #3
 8006dfc:	491c      	ldr	r1, [pc, #112]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	600b      	str	r3, [r1, #0]
 8006e02:	e015      	b.n	8006e30 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e04:	4b1b      	ldr	r3, [pc, #108]	@ (8006e74 <HAL_RCC_OscConfig+0x284>)
 8006e06:	2200      	movs	r2, #0
 8006e08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e0a:	f7fa ff0b 	bl	8001c24 <HAL_GetTick>
 8006e0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e10:	e008      	b.n	8006e24 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006e12:	f7fa ff07 	bl	8001c24 <HAL_GetTick>
 8006e16:	4602      	mov	r2, r0
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	1ad3      	subs	r3, r2, r3
 8006e1c:	2b02      	cmp	r3, #2
 8006e1e:	d901      	bls.n	8006e24 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8006e20:	2303      	movs	r3, #3
 8006e22:	e203      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e24:	4b12      	ldr	r3, [pc, #72]	@ (8006e70 <HAL_RCC_OscConfig+0x280>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f003 0302 	and.w	r3, r3, #2
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d1f0      	bne.n	8006e12 <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f003 0308 	and.w	r3, r3, #8
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d045      	beq.n	8006ec8 <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	695b      	ldr	r3, [r3, #20]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d008      	beq.n	8006e56 <HAL_RCC_OscConfig+0x266>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	695b      	ldr	r3, [r3, #20]
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d004      	beq.n	8006e56 <HAL_RCC_OscConfig+0x266>
 8006e4c:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8006e50:	4806      	ldr	r0, [pc, #24]	@ (8006e6c <HAL_RCC_OscConfig+0x27c>)
 8006e52:	f7fa fa45 	bl	80012e0 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	695b      	ldr	r3, [r3, #20]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d01e      	beq.n	8006e9c <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006e5e:	4b06      	ldr	r3, [pc, #24]	@ (8006e78 <HAL_RCC_OscConfig+0x288>)
 8006e60:	2201      	movs	r2, #1
 8006e62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e64:	f7fa fede 	bl	8001c24 <HAL_GetTick>
 8006e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e6a:	e010      	b.n	8006e8e <HAL_RCC_OscConfig+0x29e>
 8006e6c:	0801351c 	.word	0x0801351c
 8006e70:	40023800 	.word	0x40023800
 8006e74:	42470000 	.word	0x42470000
 8006e78:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006e7c:	f7fa fed2 	bl	8001c24 <HAL_GetTick>
 8006e80:	4602      	mov	r2, r0
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	1ad3      	subs	r3, r2, r3
 8006e86:	2b02      	cmp	r3, #2
 8006e88:	d901      	bls.n	8006e8e <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 8006e8a:	2303      	movs	r3, #3
 8006e8c:	e1ce      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e8e:	4b5e      	ldr	r3, [pc, #376]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006e90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e92:	f003 0302 	and.w	r3, r3, #2
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d0f0      	beq.n	8006e7c <HAL_RCC_OscConfig+0x28c>
 8006e9a:	e015      	b.n	8006ec8 <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e9c:	4b5b      	ldr	r3, [pc, #364]	@ (800700c <HAL_RCC_OscConfig+0x41c>)
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ea2:	f7fa febf 	bl	8001c24 <HAL_GetTick>
 8006ea6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ea8:	e008      	b.n	8006ebc <HAL_RCC_OscConfig+0x2cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006eaa:	f7fa febb 	bl	8001c24 <HAL_GetTick>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	1ad3      	subs	r3, r2, r3
 8006eb4:	2b02      	cmp	r3, #2
 8006eb6:	d901      	bls.n	8006ebc <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 8006eb8:	2303      	movs	r3, #3
 8006eba:	e1b7      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ebc:	4b52      	ldr	r3, [pc, #328]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006ebe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ec0:	f003 0302 	and.w	r3, r3, #2
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d1f0      	bne.n	8006eaa <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f003 0304 	and.w	r3, r3, #4
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	f000 80b0 	beq.w	8007036 <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d00c      	beq.n	8006efc <HAL_RCC_OscConfig+0x30c>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d008      	beq.n	8006efc <HAL_RCC_OscConfig+0x30c>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	2b05      	cmp	r3, #5
 8006ef0:	d004      	beq.n	8006efc <HAL_RCC_OscConfig+0x30c>
 8006ef2:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 8006ef6:	4846      	ldr	r0, [pc, #280]	@ (8007010 <HAL_RCC_OscConfig+0x420>)
 8006ef8:	f7fa f9f2 	bl	80012e0 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006efc:	4b42      	ldr	r3, [pc, #264]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d10f      	bne.n	8006f28 <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f08:	2300      	movs	r3, #0
 8006f0a:	60bb      	str	r3, [r7, #8]
 8006f0c:	4b3e      	ldr	r3, [pc, #248]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f10:	4a3d      	ldr	r2, [pc, #244]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006f12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f16:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f18:	4b3b      	ldr	r3, [pc, #236]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f20:	60bb      	str	r3, [r7, #8]
 8006f22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f24:	2301      	movs	r3, #1
 8006f26:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f28:	4b3a      	ldr	r3, [pc, #232]	@ (8007014 <HAL_RCC_OscConfig+0x424>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d118      	bne.n	8006f66 <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006f34:	4b37      	ldr	r3, [pc, #220]	@ (8007014 <HAL_RCC_OscConfig+0x424>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a36      	ldr	r2, [pc, #216]	@ (8007014 <HAL_RCC_OscConfig+0x424>)
 8006f3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f3e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f40:	f7fa fe70 	bl	8001c24 <HAL_GetTick>
 8006f44:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f46:	e008      	b.n	8006f5a <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f48:	f7fa fe6c 	bl	8001c24 <HAL_GetTick>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	693b      	ldr	r3, [r7, #16]
 8006f50:	1ad3      	subs	r3, r2, r3
 8006f52:	2b02      	cmp	r3, #2
 8006f54:	d901      	bls.n	8006f5a <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 8006f56:	2303      	movs	r3, #3
 8006f58:	e168      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f5a:	4b2e      	ldr	r3, [pc, #184]	@ (8007014 <HAL_RCC_OscConfig+0x424>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d0f0      	beq.n	8006f48 <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	2b01      	cmp	r3, #1
 8006f6c:	d106      	bne.n	8006f7c <HAL_RCC_OscConfig+0x38c>
 8006f6e:	4b26      	ldr	r3, [pc, #152]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006f70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f72:	4a25      	ldr	r2, [pc, #148]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006f74:	f043 0301 	orr.w	r3, r3, #1
 8006f78:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f7a:	e01c      	b.n	8006fb6 <HAL_RCC_OscConfig+0x3c6>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	2b05      	cmp	r3, #5
 8006f82:	d10c      	bne.n	8006f9e <HAL_RCC_OscConfig+0x3ae>
 8006f84:	4b20      	ldr	r3, [pc, #128]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006f86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f88:	4a1f      	ldr	r2, [pc, #124]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006f8a:	f043 0304 	orr.w	r3, r3, #4
 8006f8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f90:	4b1d      	ldr	r3, [pc, #116]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006f92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f94:	4a1c      	ldr	r2, [pc, #112]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006f96:	f043 0301 	orr.w	r3, r3, #1
 8006f9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f9c:	e00b      	b.n	8006fb6 <HAL_RCC_OscConfig+0x3c6>
 8006f9e:	4b1a      	ldr	r3, [pc, #104]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fa2:	4a19      	ldr	r2, [pc, #100]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006fa4:	f023 0301 	bic.w	r3, r3, #1
 8006fa8:	6713      	str	r3, [r2, #112]	@ 0x70
 8006faa:	4b17      	ldr	r3, [pc, #92]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006fac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fae:	4a16      	ldr	r2, [pc, #88]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006fb0:	f023 0304 	bic.w	r3, r3, #4
 8006fb4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d015      	beq.n	8006fea <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fbe:	f7fa fe31 	bl	8001c24 <HAL_GetTick>
 8006fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fc4:	e00a      	b.n	8006fdc <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006fc6:	f7fa fe2d 	bl	8001c24 <HAL_GetTick>
 8006fca:	4602      	mov	r2, r0
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	1ad3      	subs	r3, r2, r3
 8006fd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d901      	bls.n	8006fdc <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8006fd8:	2303      	movs	r3, #3
 8006fda:	e127      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8007008 <HAL_RCC_OscConfig+0x418>)
 8006fde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fe0:	f003 0302 	and.w	r3, r3, #2
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d0ee      	beq.n	8006fc6 <HAL_RCC_OscConfig+0x3d6>
 8006fe8:	e01c      	b.n	8007024 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006fea:	f7fa fe1b 	bl	8001c24 <HAL_GetTick>
 8006fee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ff0:	e012      	b.n	8007018 <HAL_RCC_OscConfig+0x428>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ff2:	f7fa fe17 	bl	8001c24 <HAL_GetTick>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	1ad3      	subs	r3, r2, r3
 8006ffc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007000:	4293      	cmp	r3, r2
 8007002:	d909      	bls.n	8007018 <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 8007004:	2303      	movs	r3, #3
 8007006:	e111      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
 8007008:	40023800 	.word	0x40023800
 800700c:	42470e80 	.word	0x42470e80
 8007010:	0801351c 	.word	0x0801351c
 8007014:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007018:	4b86      	ldr	r3, [pc, #536]	@ (8007234 <HAL_RCC_OscConfig+0x644>)
 800701a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800701c:	f003 0302 	and.w	r3, r3, #2
 8007020:	2b00      	cmp	r3, #0
 8007022:	d1e6      	bne.n	8006ff2 <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007024:	7dfb      	ldrb	r3, [r7, #23]
 8007026:	2b01      	cmp	r3, #1
 8007028:	d105      	bne.n	8007036 <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800702a:	4b82      	ldr	r3, [pc, #520]	@ (8007234 <HAL_RCC_OscConfig+0x644>)
 800702c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800702e:	4a81      	ldr	r2, [pc, #516]	@ (8007234 <HAL_RCC_OscConfig+0x644>)
 8007030:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007034:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	699b      	ldr	r3, [r3, #24]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d00c      	beq.n	8007058 <HAL_RCC_OscConfig+0x468>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	699b      	ldr	r3, [r3, #24]
 8007042:	2b01      	cmp	r3, #1
 8007044:	d008      	beq.n	8007058 <HAL_RCC_OscConfig+0x468>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	699b      	ldr	r3, [r3, #24]
 800704a:	2b02      	cmp	r3, #2
 800704c:	d004      	beq.n	8007058 <HAL_RCC_OscConfig+0x468>
 800704e:	f240 11cd 	movw	r1, #461	@ 0x1cd
 8007052:	4879      	ldr	r0, [pc, #484]	@ (8007238 <HAL_RCC_OscConfig+0x648>)
 8007054:	f7fa f944 	bl	80012e0 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	699b      	ldr	r3, [r3, #24]
 800705c:	2b00      	cmp	r3, #0
 800705e:	f000 80e4 	beq.w	800722a <HAL_RCC_OscConfig+0x63a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007062:	4b74      	ldr	r3, [pc, #464]	@ (8007234 <HAL_RCC_OscConfig+0x644>)
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	f003 030c 	and.w	r3, r3, #12
 800706a:	2b08      	cmp	r3, #8
 800706c:	f000 80a5 	beq.w	80071ba <HAL_RCC_OscConfig+0x5ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	699b      	ldr	r3, [r3, #24]
 8007074:	2b02      	cmp	r3, #2
 8007076:	f040 8089 	bne.w	800718c <HAL_RCC_OscConfig+0x59c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	69db      	ldr	r3, [r3, #28]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d009      	beq.n	8007096 <HAL_RCC_OscConfig+0x4a6>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	69db      	ldr	r3, [r3, #28]
 8007086:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800708a:	d004      	beq.n	8007096 <HAL_RCC_OscConfig+0x4a6>
 800708c:	f44f 71eb 	mov.w	r1, #470	@ 0x1d6
 8007090:	4869      	ldr	r0, [pc, #420]	@ (8007238 <HAL_RCC_OscConfig+0x648>)
 8007092:	f7fa f925 	bl	80012e0 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6a1b      	ldr	r3, [r3, #32]
 800709a:	2b3f      	cmp	r3, #63	@ 0x3f
 800709c:	d904      	bls.n	80070a8 <HAL_RCC_OscConfig+0x4b8>
 800709e:	f240 11d7 	movw	r1, #471	@ 0x1d7
 80070a2:	4865      	ldr	r0, [pc, #404]	@ (8007238 <HAL_RCC_OscConfig+0x648>)
 80070a4:	f7fa f91c 	bl	80012e0 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ac:	2b31      	cmp	r3, #49	@ 0x31
 80070ae:	d904      	bls.n	80070ba <HAL_RCC_OscConfig+0x4ca>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b4:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 80070b8:	d904      	bls.n	80070c4 <HAL_RCC_OscConfig+0x4d4>
 80070ba:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 80070be:	485e      	ldr	r0, [pc, #376]	@ (8007238 <HAL_RCC_OscConfig+0x648>)
 80070c0:	f7fa f90e 	bl	80012e0 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070c8:	2b02      	cmp	r3, #2
 80070ca:	d010      	beq.n	80070ee <HAL_RCC_OscConfig+0x4fe>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070d0:	2b04      	cmp	r3, #4
 80070d2:	d00c      	beq.n	80070ee <HAL_RCC_OscConfig+0x4fe>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070d8:	2b06      	cmp	r3, #6
 80070da:	d008      	beq.n	80070ee <HAL_RCC_OscConfig+0x4fe>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070e0:	2b08      	cmp	r3, #8
 80070e2:	d004      	beq.n	80070ee <HAL_RCC_OscConfig+0x4fe>
 80070e4:	f240 11d9 	movw	r1, #473	@ 0x1d9
 80070e8:	4853      	ldr	r0, [pc, #332]	@ (8007238 <HAL_RCC_OscConfig+0x648>)
 80070ea:	f7fa f8f9 	bl	80012e0 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d903      	bls.n	80070fe <HAL_RCC_OscConfig+0x50e>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070fa:	2b0f      	cmp	r3, #15
 80070fc:	d904      	bls.n	8007108 <HAL_RCC_OscConfig+0x518>
 80070fe:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 8007102:	484d      	ldr	r0, [pc, #308]	@ (8007238 <HAL_RCC_OscConfig+0x648>)
 8007104:	f7fa f8ec 	bl	80012e0 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007108:	4b4c      	ldr	r3, [pc, #304]	@ (800723c <HAL_RCC_OscConfig+0x64c>)
 800710a:	2200      	movs	r2, #0
 800710c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800710e:	f7fa fd89 	bl	8001c24 <HAL_GetTick>
 8007112:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007114:	e008      	b.n	8007128 <HAL_RCC_OscConfig+0x538>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007116:	f7fa fd85 	bl	8001c24 <HAL_GetTick>
 800711a:	4602      	mov	r2, r0
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	1ad3      	subs	r3, r2, r3
 8007120:	2b02      	cmp	r3, #2
 8007122:	d901      	bls.n	8007128 <HAL_RCC_OscConfig+0x538>
          {
            return HAL_TIMEOUT;
 8007124:	2303      	movs	r3, #3
 8007126:	e081      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007128:	4b42      	ldr	r3, [pc, #264]	@ (8007234 <HAL_RCC_OscConfig+0x644>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007130:	2b00      	cmp	r3, #0
 8007132:	d1f0      	bne.n	8007116 <HAL_RCC_OscConfig+0x526>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	69da      	ldr	r2, [r3, #28]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6a1b      	ldr	r3, [r3, #32]
 800713c:	431a      	orrs	r2, r3
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007142:	019b      	lsls	r3, r3, #6
 8007144:	431a      	orrs	r2, r3
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800714a:	085b      	lsrs	r3, r3, #1
 800714c:	3b01      	subs	r3, #1
 800714e:	041b      	lsls	r3, r3, #16
 8007150:	431a      	orrs	r2, r3
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007156:	061b      	lsls	r3, r3, #24
 8007158:	4936      	ldr	r1, [pc, #216]	@ (8007234 <HAL_RCC_OscConfig+0x644>)
 800715a:	4313      	orrs	r3, r2
 800715c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800715e:	4b37      	ldr	r3, [pc, #220]	@ (800723c <HAL_RCC_OscConfig+0x64c>)
 8007160:	2201      	movs	r2, #1
 8007162:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007164:	f7fa fd5e 	bl	8001c24 <HAL_GetTick>
 8007168:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800716a:	e008      	b.n	800717e <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800716c:	f7fa fd5a 	bl	8001c24 <HAL_GetTick>
 8007170:	4602      	mov	r2, r0
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	1ad3      	subs	r3, r2, r3
 8007176:	2b02      	cmp	r3, #2
 8007178:	d901      	bls.n	800717e <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 800717a:	2303      	movs	r3, #3
 800717c:	e056      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800717e:	4b2d      	ldr	r3, [pc, #180]	@ (8007234 <HAL_RCC_OscConfig+0x644>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007186:	2b00      	cmp	r3, #0
 8007188:	d0f0      	beq.n	800716c <HAL_RCC_OscConfig+0x57c>
 800718a:	e04e      	b.n	800722a <HAL_RCC_OscConfig+0x63a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800718c:	4b2b      	ldr	r3, [pc, #172]	@ (800723c <HAL_RCC_OscConfig+0x64c>)
 800718e:	2200      	movs	r2, #0
 8007190:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007192:	f7fa fd47 	bl	8001c24 <HAL_GetTick>
 8007196:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007198:	e008      	b.n	80071ac <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800719a:	f7fa fd43 	bl	8001c24 <HAL_GetTick>
 800719e:	4602      	mov	r2, r0
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	1ad3      	subs	r3, r2, r3
 80071a4:	2b02      	cmp	r3, #2
 80071a6:	d901      	bls.n	80071ac <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80071a8:	2303      	movs	r3, #3
 80071aa:	e03f      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071ac:	4b21      	ldr	r3, [pc, #132]	@ (8007234 <HAL_RCC_OscConfig+0x644>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d1f0      	bne.n	800719a <HAL_RCC_OscConfig+0x5aa>
 80071b8:	e037      	b.n	800722a <HAL_RCC_OscConfig+0x63a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	699b      	ldr	r3, [r3, #24]
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d101      	bne.n	80071c6 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	e032      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80071c6:	4b1b      	ldr	r3, [pc, #108]	@ (8007234 <HAL_RCC_OscConfig+0x644>)
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	699b      	ldr	r3, [r3, #24]
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	d028      	beq.n	8007226 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80071de:	429a      	cmp	r2, r3
 80071e0:	d121      	bne.n	8007226 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d11a      	bne.n	8007226 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80071f0:	68fa      	ldr	r2, [r7, #12]
 80071f2:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80071f6:	4013      	ands	r3, r2
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80071fc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80071fe:	4293      	cmp	r3, r2
 8007200:	d111      	bne.n	8007226 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800720c:	085b      	lsrs	r3, r3, #1
 800720e:	3b01      	subs	r3, #1
 8007210:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007212:	429a      	cmp	r2, r3
 8007214:	d107      	bne.n	8007226 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007220:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007222:	429a      	cmp	r2, r3
 8007224:	d001      	beq.n	800722a <HAL_RCC_OscConfig+0x63a>
#endif
        {
          return HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	e000      	b.n	800722c <HAL_RCC_OscConfig+0x63c>
        }
      }
    }
  }
  return HAL_OK;
 800722a:	2300      	movs	r3, #0
}
 800722c:	4618      	mov	r0, r3
 800722e:	3718      	adds	r7, #24
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}
 8007234:	40023800 	.word	0x40023800
 8007238:	0801351c 	.word	0x0801351c
 800723c:	42470060 	.word	0x42470060

08007240 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b084      	sub	sp, #16
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
 8007248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d101      	bne.n	8007254 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007250:	2301      	movs	r3, #1
 8007252:	e174      	b.n	800753e <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d003      	beq.n	8007264 <HAL_RCC_ClockConfig+0x24>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	2b0f      	cmp	r3, #15
 8007262:	d904      	bls.n	800726e <HAL_RCC_ClockConfig+0x2e>
 8007264:	f240 215a 	movw	r1, #602	@ 0x25a
 8007268:	487b      	ldr	r0, [pc, #492]	@ (8007458 <HAL_RCC_ClockConfig+0x218>)
 800726a:	f7fa f839 	bl	80012e0 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d019      	beq.n	80072a8 <HAL_RCC_ClockConfig+0x68>
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	2b01      	cmp	r3, #1
 8007278:	d016      	beq.n	80072a8 <HAL_RCC_ClockConfig+0x68>
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	2b02      	cmp	r3, #2
 800727e:	d013      	beq.n	80072a8 <HAL_RCC_ClockConfig+0x68>
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	2b03      	cmp	r3, #3
 8007284:	d010      	beq.n	80072a8 <HAL_RCC_ClockConfig+0x68>
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	2b04      	cmp	r3, #4
 800728a:	d00d      	beq.n	80072a8 <HAL_RCC_ClockConfig+0x68>
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	2b05      	cmp	r3, #5
 8007290:	d00a      	beq.n	80072a8 <HAL_RCC_ClockConfig+0x68>
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	2b06      	cmp	r3, #6
 8007296:	d007      	beq.n	80072a8 <HAL_RCC_ClockConfig+0x68>
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	2b07      	cmp	r3, #7
 800729c:	d004      	beq.n	80072a8 <HAL_RCC_ClockConfig+0x68>
 800729e:	f240 215b 	movw	r1, #603	@ 0x25b
 80072a2:	486d      	ldr	r0, [pc, #436]	@ (8007458 <HAL_RCC_ClockConfig+0x218>)
 80072a4:	f7fa f81c 	bl	80012e0 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80072a8:	4b6c      	ldr	r3, [pc, #432]	@ (800745c <HAL_RCC_ClockConfig+0x21c>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f003 0307 	and.w	r3, r3, #7
 80072b0:	683a      	ldr	r2, [r7, #0]
 80072b2:	429a      	cmp	r2, r3
 80072b4:	d90c      	bls.n	80072d0 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072b6:	4b69      	ldr	r3, [pc, #420]	@ (800745c <HAL_RCC_ClockConfig+0x21c>)
 80072b8:	683a      	ldr	r2, [r7, #0]
 80072ba:	b2d2      	uxtb	r2, r2
 80072bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80072be:	4b67      	ldr	r3, [pc, #412]	@ (800745c <HAL_RCC_ClockConfig+0x21c>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f003 0307 	and.w	r3, r3, #7
 80072c6:	683a      	ldr	r2, [r7, #0]
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d001      	beq.n	80072d0 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 80072cc:	2301      	movs	r3, #1
 80072ce:	e136      	b.n	800753e <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f003 0302 	and.w	r3, r3, #2
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d049      	beq.n	8007370 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f003 0304 	and.w	r3, r3, #4
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d005      	beq.n	80072f4 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80072e8:	4b5d      	ldr	r3, [pc, #372]	@ (8007460 <HAL_RCC_ClockConfig+0x220>)
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	4a5c      	ldr	r2, [pc, #368]	@ (8007460 <HAL_RCC_ClockConfig+0x220>)
 80072ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80072f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f003 0308 	and.w	r3, r3, #8
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d005      	beq.n	800730c <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007300:	4b57      	ldr	r3, [pc, #348]	@ (8007460 <HAL_RCC_ClockConfig+0x220>)
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	4a56      	ldr	r2, [pc, #344]	@ (8007460 <HAL_RCC_ClockConfig+0x220>)
 8007306:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800730a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	689b      	ldr	r3, [r3, #8]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d024      	beq.n	800735e <HAL_RCC_ClockConfig+0x11e>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	2b80      	cmp	r3, #128	@ 0x80
 800731a:	d020      	beq.n	800735e <HAL_RCC_ClockConfig+0x11e>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	2b90      	cmp	r3, #144	@ 0x90
 8007322:	d01c      	beq.n	800735e <HAL_RCC_ClockConfig+0x11e>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	2ba0      	cmp	r3, #160	@ 0xa0
 800732a:	d018      	beq.n	800735e <HAL_RCC_ClockConfig+0x11e>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	2bb0      	cmp	r3, #176	@ 0xb0
 8007332:	d014      	beq.n	800735e <HAL_RCC_ClockConfig+0x11e>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	2bc0      	cmp	r3, #192	@ 0xc0
 800733a:	d010      	beq.n	800735e <HAL_RCC_ClockConfig+0x11e>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	689b      	ldr	r3, [r3, #8]
 8007340:	2bd0      	cmp	r3, #208	@ 0xd0
 8007342:	d00c      	beq.n	800735e <HAL_RCC_ClockConfig+0x11e>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	689b      	ldr	r3, [r3, #8]
 8007348:	2be0      	cmp	r3, #224	@ 0xe0
 800734a:	d008      	beq.n	800735e <HAL_RCC_ClockConfig+0x11e>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	2bf0      	cmp	r3, #240	@ 0xf0
 8007352:	d004      	beq.n	800735e <HAL_RCC_ClockConfig+0x11e>
 8007354:	f240 217e 	movw	r1, #638	@ 0x27e
 8007358:	483f      	ldr	r0, [pc, #252]	@ (8007458 <HAL_RCC_ClockConfig+0x218>)
 800735a:	f7f9 ffc1 	bl	80012e0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800735e:	4b40      	ldr	r3, [pc, #256]	@ (8007460 <HAL_RCC_ClockConfig+0x220>)
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	689b      	ldr	r3, [r3, #8]
 800736a:	493d      	ldr	r1, [pc, #244]	@ (8007460 <HAL_RCC_ClockConfig+0x220>)
 800736c:	4313      	orrs	r3, r2
 800736e:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f003 0301 	and.w	r3, r3, #1
 8007378:	2b00      	cmp	r3, #0
 800737a:	d059      	beq.n	8007430 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d010      	beq.n	80073a6 <HAL_RCC_ClockConfig+0x166>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	2b01      	cmp	r3, #1
 800738a:	d00c      	beq.n	80073a6 <HAL_RCC_ClockConfig+0x166>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	2b02      	cmp	r3, #2
 8007392:	d008      	beq.n	80073a6 <HAL_RCC_ClockConfig+0x166>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	2b03      	cmp	r3, #3
 800739a:	d004      	beq.n	80073a6 <HAL_RCC_ClockConfig+0x166>
 800739c:	f240 2185 	movw	r1, #645	@ 0x285
 80073a0:	482d      	ldr	r0, [pc, #180]	@ (8007458 <HAL_RCC_ClockConfig+0x218>)
 80073a2:	f7f9 ff9d 	bl	80012e0 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d107      	bne.n	80073be <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073ae:	4b2c      	ldr	r3, [pc, #176]	@ (8007460 <HAL_RCC_ClockConfig+0x220>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d119      	bne.n	80073ee <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80073ba:	2301      	movs	r3, #1
 80073bc:	e0bf      	b.n	800753e <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	2b02      	cmp	r3, #2
 80073c4:	d003      	beq.n	80073ce <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80073ca:	2b03      	cmp	r3, #3
 80073cc:	d107      	bne.n	80073de <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80073ce:	4b24      	ldr	r3, [pc, #144]	@ (8007460 <HAL_RCC_ClockConfig+0x220>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d109      	bne.n	80073ee <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80073da:	2301      	movs	r3, #1
 80073dc:	e0af      	b.n	800753e <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073de:	4b20      	ldr	r3, [pc, #128]	@ (8007460 <HAL_RCC_ClockConfig+0x220>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f003 0302 	and.w	r3, r3, #2
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d101      	bne.n	80073ee <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	e0a7      	b.n	800753e <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80073ee:	4b1c      	ldr	r3, [pc, #112]	@ (8007460 <HAL_RCC_ClockConfig+0x220>)
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	f023 0203 	bic.w	r2, r3, #3
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	4919      	ldr	r1, [pc, #100]	@ (8007460 <HAL_RCC_ClockConfig+0x220>)
 80073fc:	4313      	orrs	r3, r2
 80073fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007400:	f7fa fc10 	bl	8001c24 <HAL_GetTick>
 8007404:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007406:	e00a      	b.n	800741e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007408:	f7fa fc0c 	bl	8001c24 <HAL_GetTick>
 800740c:	4602      	mov	r2, r0
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	1ad3      	subs	r3, r2, r3
 8007412:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007416:	4293      	cmp	r3, r2
 8007418:	d901      	bls.n	800741e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800741a:	2303      	movs	r3, #3
 800741c:	e08f      	b.n	800753e <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800741e:	4b10      	ldr	r3, [pc, #64]	@ (8007460 <HAL_RCC_ClockConfig+0x220>)
 8007420:	689b      	ldr	r3, [r3, #8]
 8007422:	f003 020c 	and.w	r2, r3, #12
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	009b      	lsls	r3, r3, #2
 800742c:	429a      	cmp	r2, r3
 800742e:	d1eb      	bne.n	8007408 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007430:	4b0a      	ldr	r3, [pc, #40]	@ (800745c <HAL_RCC_ClockConfig+0x21c>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f003 0307 	and.w	r3, r3, #7
 8007438:	683a      	ldr	r2, [r7, #0]
 800743a:	429a      	cmp	r2, r3
 800743c:	d212      	bcs.n	8007464 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800743e:	4b07      	ldr	r3, [pc, #28]	@ (800745c <HAL_RCC_ClockConfig+0x21c>)
 8007440:	683a      	ldr	r2, [r7, #0]
 8007442:	b2d2      	uxtb	r2, r2
 8007444:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007446:	4b05      	ldr	r3, [pc, #20]	@ (800745c <HAL_RCC_ClockConfig+0x21c>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 0307 	and.w	r3, r3, #7
 800744e:	683a      	ldr	r2, [r7, #0]
 8007450:	429a      	cmp	r2, r3
 8007452:	d007      	beq.n	8007464 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8007454:	2301      	movs	r3, #1
 8007456:	e072      	b.n	800753e <HAL_RCC_ClockConfig+0x2fe>
 8007458:	0801351c 	.word	0x0801351c
 800745c:	40023c00 	.word	0x40023c00
 8007460:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f003 0304 	and.w	r3, r3, #4
 800746c:	2b00      	cmp	r3, #0
 800746e:	d025      	beq.n	80074bc <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	68db      	ldr	r3, [r3, #12]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d018      	beq.n	80074aa <HAL_RCC_ClockConfig+0x26a>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	68db      	ldr	r3, [r3, #12]
 800747c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007480:	d013      	beq.n	80074aa <HAL_RCC_ClockConfig+0x26a>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	68db      	ldr	r3, [r3, #12]
 8007486:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800748a:	d00e      	beq.n	80074aa <HAL_RCC_ClockConfig+0x26a>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8007494:	d009      	beq.n	80074aa <HAL_RCC_ClockConfig+0x26a>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	68db      	ldr	r3, [r3, #12]
 800749a:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 800749e:	d004      	beq.n	80074aa <HAL_RCC_ClockConfig+0x26a>
 80074a0:	f240 21c3 	movw	r1, #707	@ 0x2c3
 80074a4:	4828      	ldr	r0, [pc, #160]	@ (8007548 <HAL_RCC_ClockConfig+0x308>)
 80074a6:	f7f9 ff1b 	bl	80012e0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80074aa:	4b28      	ldr	r3, [pc, #160]	@ (800754c <HAL_RCC_ClockConfig+0x30c>)
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	68db      	ldr	r3, [r3, #12]
 80074b6:	4925      	ldr	r1, [pc, #148]	@ (800754c <HAL_RCC_ClockConfig+0x30c>)
 80074b8:	4313      	orrs	r3, r2
 80074ba:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f003 0308 	and.w	r3, r3, #8
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d026      	beq.n	8007516 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	691b      	ldr	r3, [r3, #16]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d018      	beq.n	8007502 <HAL_RCC_ClockConfig+0x2c2>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	691b      	ldr	r3, [r3, #16]
 80074d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074d8:	d013      	beq.n	8007502 <HAL_RCC_ClockConfig+0x2c2>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	691b      	ldr	r3, [r3, #16]
 80074de:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80074e2:	d00e      	beq.n	8007502 <HAL_RCC_ClockConfig+0x2c2>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	691b      	ldr	r3, [r3, #16]
 80074e8:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 80074ec:	d009      	beq.n	8007502 <HAL_RCC_ClockConfig+0x2c2>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	691b      	ldr	r3, [r3, #16]
 80074f2:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 80074f6:	d004      	beq.n	8007502 <HAL_RCC_ClockConfig+0x2c2>
 80074f8:	f240 21ca 	movw	r1, #714	@ 0x2ca
 80074fc:	4812      	ldr	r0, [pc, #72]	@ (8007548 <HAL_RCC_ClockConfig+0x308>)
 80074fe:	f7f9 feef 	bl	80012e0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007502:	4b12      	ldr	r3, [pc, #72]	@ (800754c <HAL_RCC_ClockConfig+0x30c>)
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	691b      	ldr	r3, [r3, #16]
 800750e:	00db      	lsls	r3, r3, #3
 8007510:	490e      	ldr	r1, [pc, #56]	@ (800754c <HAL_RCC_ClockConfig+0x30c>)
 8007512:	4313      	orrs	r3, r2
 8007514:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007516:	f000 f821 	bl	800755c <HAL_RCC_GetSysClockFreq>
 800751a:	4602      	mov	r2, r0
 800751c:	4b0b      	ldr	r3, [pc, #44]	@ (800754c <HAL_RCC_ClockConfig+0x30c>)
 800751e:	689b      	ldr	r3, [r3, #8]
 8007520:	091b      	lsrs	r3, r3, #4
 8007522:	f003 030f 	and.w	r3, r3, #15
 8007526:	490a      	ldr	r1, [pc, #40]	@ (8007550 <HAL_RCC_ClockConfig+0x310>)
 8007528:	5ccb      	ldrb	r3, [r1, r3]
 800752a:	fa22 f303 	lsr.w	r3, r2, r3
 800752e:	4a09      	ldr	r2, [pc, #36]	@ (8007554 <HAL_RCC_ClockConfig+0x314>)
 8007530:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007532:	4b09      	ldr	r3, [pc, #36]	@ (8007558 <HAL_RCC_ClockConfig+0x318>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4618      	mov	r0, r3
 8007538:	f7f9 ffba 	bl	80014b0 <HAL_InitTick>

  return HAL_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	3710      	adds	r7, #16
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}
 8007546:	bf00      	nop
 8007548:	0801351c 	.word	0x0801351c
 800754c:	40023800 	.word	0x40023800
 8007550:	0801e264 	.word	0x0801e264
 8007554:	20000004 	.word	0x20000004
 8007558:	20000008 	.word	0x20000008

0800755c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800755c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007560:	b090      	sub	sp, #64	@ 0x40
 8007562:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007564:	2300      	movs	r3, #0
 8007566:	637b      	str	r3, [r7, #52]	@ 0x34
 8007568:	2300      	movs	r3, #0
 800756a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800756c:	2300      	movs	r3, #0
 800756e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007570:	2300      	movs	r3, #0
 8007572:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007574:	4b59      	ldr	r3, [pc, #356]	@ (80076dc <HAL_RCC_GetSysClockFreq+0x180>)
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	f003 030c 	and.w	r3, r3, #12
 800757c:	2b08      	cmp	r3, #8
 800757e:	d00d      	beq.n	800759c <HAL_RCC_GetSysClockFreq+0x40>
 8007580:	2b08      	cmp	r3, #8
 8007582:	f200 80a1 	bhi.w	80076c8 <HAL_RCC_GetSysClockFreq+0x16c>
 8007586:	2b00      	cmp	r3, #0
 8007588:	d002      	beq.n	8007590 <HAL_RCC_GetSysClockFreq+0x34>
 800758a:	2b04      	cmp	r3, #4
 800758c:	d003      	beq.n	8007596 <HAL_RCC_GetSysClockFreq+0x3a>
 800758e:	e09b      	b.n	80076c8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007590:	4b53      	ldr	r3, [pc, #332]	@ (80076e0 <HAL_RCC_GetSysClockFreq+0x184>)
 8007592:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8007594:	e09b      	b.n	80076ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007596:	4b53      	ldr	r3, [pc, #332]	@ (80076e4 <HAL_RCC_GetSysClockFreq+0x188>)
 8007598:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800759a:	e098      	b.n	80076ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800759c:	4b4f      	ldr	r3, [pc, #316]	@ (80076dc <HAL_RCC_GetSysClockFreq+0x180>)
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80075a4:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80075a6:	4b4d      	ldr	r3, [pc, #308]	@ (80076dc <HAL_RCC_GetSysClockFreq+0x180>)
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d028      	beq.n	8007604 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80075b2:	4b4a      	ldr	r3, [pc, #296]	@ (80076dc <HAL_RCC_GetSysClockFreq+0x180>)
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	099b      	lsrs	r3, r3, #6
 80075b8:	2200      	movs	r2, #0
 80075ba:	623b      	str	r3, [r7, #32]
 80075bc:	627a      	str	r2, [r7, #36]	@ 0x24
 80075be:	6a3b      	ldr	r3, [r7, #32]
 80075c0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80075c4:	2100      	movs	r1, #0
 80075c6:	4b47      	ldr	r3, [pc, #284]	@ (80076e4 <HAL_RCC_GetSysClockFreq+0x188>)
 80075c8:	fb03 f201 	mul.w	r2, r3, r1
 80075cc:	2300      	movs	r3, #0
 80075ce:	fb00 f303 	mul.w	r3, r0, r3
 80075d2:	4413      	add	r3, r2
 80075d4:	4a43      	ldr	r2, [pc, #268]	@ (80076e4 <HAL_RCC_GetSysClockFreq+0x188>)
 80075d6:	fba0 1202 	umull	r1, r2, r0, r2
 80075da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80075dc:	460a      	mov	r2, r1
 80075de:	62ba      	str	r2, [r7, #40]	@ 0x28
 80075e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075e2:	4413      	add	r3, r2
 80075e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80075e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075e8:	2200      	movs	r2, #0
 80075ea:	61bb      	str	r3, [r7, #24]
 80075ec:	61fa      	str	r2, [r7, #28]
 80075ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80075f2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80075f6:	f7f8 fe4b 	bl	8000290 <__aeabi_uldivmod>
 80075fa:	4602      	mov	r2, r0
 80075fc:	460b      	mov	r3, r1
 80075fe:	4613      	mov	r3, r2
 8007600:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007602:	e053      	b.n	80076ac <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007604:	4b35      	ldr	r3, [pc, #212]	@ (80076dc <HAL_RCC_GetSysClockFreq+0x180>)
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	099b      	lsrs	r3, r3, #6
 800760a:	2200      	movs	r2, #0
 800760c:	613b      	str	r3, [r7, #16]
 800760e:	617a      	str	r2, [r7, #20]
 8007610:	693b      	ldr	r3, [r7, #16]
 8007612:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007616:	f04f 0b00 	mov.w	fp, #0
 800761a:	4652      	mov	r2, sl
 800761c:	465b      	mov	r3, fp
 800761e:	f04f 0000 	mov.w	r0, #0
 8007622:	f04f 0100 	mov.w	r1, #0
 8007626:	0159      	lsls	r1, r3, #5
 8007628:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800762c:	0150      	lsls	r0, r2, #5
 800762e:	4602      	mov	r2, r0
 8007630:	460b      	mov	r3, r1
 8007632:	ebb2 080a 	subs.w	r8, r2, sl
 8007636:	eb63 090b 	sbc.w	r9, r3, fp
 800763a:	f04f 0200 	mov.w	r2, #0
 800763e:	f04f 0300 	mov.w	r3, #0
 8007642:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007646:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800764a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800764e:	ebb2 0408 	subs.w	r4, r2, r8
 8007652:	eb63 0509 	sbc.w	r5, r3, r9
 8007656:	f04f 0200 	mov.w	r2, #0
 800765a:	f04f 0300 	mov.w	r3, #0
 800765e:	00eb      	lsls	r3, r5, #3
 8007660:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007664:	00e2      	lsls	r2, r4, #3
 8007666:	4614      	mov	r4, r2
 8007668:	461d      	mov	r5, r3
 800766a:	eb14 030a 	adds.w	r3, r4, sl
 800766e:	603b      	str	r3, [r7, #0]
 8007670:	eb45 030b 	adc.w	r3, r5, fp
 8007674:	607b      	str	r3, [r7, #4]
 8007676:	f04f 0200 	mov.w	r2, #0
 800767a:	f04f 0300 	mov.w	r3, #0
 800767e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007682:	4629      	mov	r1, r5
 8007684:	028b      	lsls	r3, r1, #10
 8007686:	4621      	mov	r1, r4
 8007688:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800768c:	4621      	mov	r1, r4
 800768e:	028a      	lsls	r2, r1, #10
 8007690:	4610      	mov	r0, r2
 8007692:	4619      	mov	r1, r3
 8007694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007696:	2200      	movs	r2, #0
 8007698:	60bb      	str	r3, [r7, #8]
 800769a:	60fa      	str	r2, [r7, #12]
 800769c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80076a0:	f7f8 fdf6 	bl	8000290 <__aeabi_uldivmod>
 80076a4:	4602      	mov	r2, r0
 80076a6:	460b      	mov	r3, r1
 80076a8:	4613      	mov	r3, r2
 80076aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80076ac:	4b0b      	ldr	r3, [pc, #44]	@ (80076dc <HAL_RCC_GetSysClockFreq+0x180>)
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	0c1b      	lsrs	r3, r3, #16
 80076b2:	f003 0303 	and.w	r3, r3, #3
 80076b6:	3301      	adds	r3, #1
 80076b8:	005b      	lsls	r3, r3, #1
 80076ba:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80076bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80076be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80076c4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80076c6:	e002      	b.n	80076ce <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80076c8:	4b05      	ldr	r3, [pc, #20]	@ (80076e0 <HAL_RCC_GetSysClockFreq+0x184>)
 80076ca:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80076cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80076ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3740      	adds	r7, #64	@ 0x40
 80076d4:	46bd      	mov	sp, r7
 80076d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076da:	bf00      	nop
 80076dc:	40023800 	.word	0x40023800
 80076e0:	00f42400 	.word	0x00f42400
 80076e4:	017d7840 	.word	0x017d7840

080076e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80076e8:	b480      	push	{r7}
 80076ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80076ec:	4b03      	ldr	r3, [pc, #12]	@ (80076fc <HAL_RCC_GetHCLKFreq+0x14>)
 80076ee:	681b      	ldr	r3, [r3, #0]
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	46bd      	mov	sp, r7
 80076f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f8:	4770      	bx	lr
 80076fa:	bf00      	nop
 80076fc:	20000004 	.word	0x20000004

08007700 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007704:	f7ff fff0 	bl	80076e8 <HAL_RCC_GetHCLKFreq>
 8007708:	4602      	mov	r2, r0
 800770a:	4b05      	ldr	r3, [pc, #20]	@ (8007720 <HAL_RCC_GetPCLK1Freq+0x20>)
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	0a9b      	lsrs	r3, r3, #10
 8007710:	f003 0307 	and.w	r3, r3, #7
 8007714:	4903      	ldr	r1, [pc, #12]	@ (8007724 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007716:	5ccb      	ldrb	r3, [r1, r3]
 8007718:	fa22 f303 	lsr.w	r3, r2, r3
}
 800771c:	4618      	mov	r0, r3
 800771e:	bd80      	pop	{r7, pc}
 8007720:	40023800 	.word	0x40023800
 8007724:	0801e274 	.word	0x0801e274

08007728 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800772c:	f7ff ffdc 	bl	80076e8 <HAL_RCC_GetHCLKFreq>
 8007730:	4602      	mov	r2, r0
 8007732:	4b05      	ldr	r3, [pc, #20]	@ (8007748 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007734:	689b      	ldr	r3, [r3, #8]
 8007736:	0b5b      	lsrs	r3, r3, #13
 8007738:	f003 0307 	and.w	r3, r3, #7
 800773c:	4903      	ldr	r1, [pc, #12]	@ (800774c <HAL_RCC_GetPCLK2Freq+0x24>)
 800773e:	5ccb      	ldrb	r3, [r1, r3]
 8007740:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007744:	4618      	mov	r0, r3
 8007746:	bd80      	pop	{r7, pc}
 8007748:	40023800 	.word	0x40023800
 800774c:	0801e274 	.word	0x0801e274

08007750 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007750:	b480      	push	{r7}
 8007752:	b083      	sub	sp, #12
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	220f      	movs	r2, #15
 800775e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007760:	4b12      	ldr	r3, [pc, #72]	@ (80077ac <HAL_RCC_GetClockConfig+0x5c>)
 8007762:	689b      	ldr	r3, [r3, #8]
 8007764:	f003 0203 	and.w	r2, r3, #3
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800776c:	4b0f      	ldr	r3, [pc, #60]	@ (80077ac <HAL_RCC_GetClockConfig+0x5c>)
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007778:	4b0c      	ldr	r3, [pc, #48]	@ (80077ac <HAL_RCC_GetClockConfig+0x5c>)
 800777a:	689b      	ldr	r3, [r3, #8]
 800777c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007784:	4b09      	ldr	r3, [pc, #36]	@ (80077ac <HAL_RCC_GetClockConfig+0x5c>)
 8007786:	689b      	ldr	r3, [r3, #8]
 8007788:	08db      	lsrs	r3, r3, #3
 800778a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007792:	4b07      	ldr	r3, [pc, #28]	@ (80077b0 <HAL_RCC_GetClockConfig+0x60>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f003 0207 	and.w	r2, r3, #7
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	601a      	str	r2, [r3, #0]
}
 800779e:	bf00      	nop
 80077a0:	370c      	adds	r7, #12
 80077a2:	46bd      	mov	sp, r7
 80077a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a8:	4770      	bx	lr
 80077aa:	bf00      	nop
 80077ac:	40023800 	.word	0x40023800
 80077b0:	40023c00 	.word	0x40023c00

080077b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b082      	sub	sp, #8
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d101      	bne.n	80077c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80077c2:	2301      	movs	r3, #1
 80077c4:	e184      	b.n	8007ad0 <HAL_SPI_Init+0x31c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4a72      	ldr	r2, [pc, #456]	@ (8007994 <HAL_SPI_Init+0x1e0>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d013      	beq.n	80077f8 <HAL_SPI_Init+0x44>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a70      	ldr	r2, [pc, #448]	@ (8007998 <HAL_SPI_Init+0x1e4>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d00e      	beq.n	80077f8 <HAL_SPI_Init+0x44>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4a6f      	ldr	r2, [pc, #444]	@ (800799c <HAL_SPI_Init+0x1e8>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d009      	beq.n	80077f8 <HAL_SPI_Init+0x44>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4a6d      	ldr	r2, [pc, #436]	@ (80079a0 <HAL_SPI_Init+0x1ec>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d004      	beq.n	80077f8 <HAL_SPI_Init+0x44>
 80077ee:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80077f2:	486c      	ldr	r0, [pc, #432]	@ (80079a4 <HAL_SPI_Init+0x1f0>)
 80077f4:	f7f9 fd74 	bl	80012e0 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d009      	beq.n	8007814 <HAL_SPI_Init+0x60>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007808:	d004      	beq.n	8007814 <HAL_SPI_Init+0x60>
 800780a:	f240 1141 	movw	r1, #321	@ 0x141
 800780e:	4865      	ldr	r0, [pc, #404]	@ (80079a4 <HAL_SPI_Init+0x1f0>)
 8007810:	f7f9 fd66 	bl	80012e0 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d00e      	beq.n	800783a <HAL_SPI_Init+0x86>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	689b      	ldr	r3, [r3, #8]
 8007820:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007824:	d009      	beq.n	800783a <HAL_SPI_Init+0x86>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	689b      	ldr	r3, [r3, #8]
 800782a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800782e:	d004      	beq.n	800783a <HAL_SPI_Init+0x86>
 8007830:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 8007834:	485b      	ldr	r0, [pc, #364]	@ (80079a4 <HAL_SPI_Init+0x1f0>)
 8007836:	f7f9 fd53 	bl	80012e0 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	68db      	ldr	r3, [r3, #12]
 800783e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007842:	d008      	beq.n	8007856 <HAL_SPI_Init+0xa2>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	68db      	ldr	r3, [r3, #12]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d004      	beq.n	8007856 <HAL_SPI_Init+0xa2>
 800784c:	f240 1143 	movw	r1, #323	@ 0x143
 8007850:	4854      	ldr	r0, [pc, #336]	@ (80079a4 <HAL_SPI_Init+0x1f0>)
 8007852:	f7f9 fd45 	bl	80012e0 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	699b      	ldr	r3, [r3, #24]
 800785a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800785e:	d00d      	beq.n	800787c <HAL_SPI_Init+0xc8>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	699b      	ldr	r3, [r3, #24]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d009      	beq.n	800787c <HAL_SPI_Init+0xc8>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	699b      	ldr	r3, [r3, #24]
 800786c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007870:	d004      	beq.n	800787c <HAL_SPI_Init+0xc8>
 8007872:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8007876:	484b      	ldr	r0, [pc, #300]	@ (80079a4 <HAL_SPI_Init+0x1f0>)
 8007878:	f7f9 fd32 	bl	80012e0 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	69db      	ldr	r3, [r3, #28]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d020      	beq.n	80078c6 <HAL_SPI_Init+0x112>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	69db      	ldr	r3, [r3, #28]
 8007888:	2b08      	cmp	r3, #8
 800788a:	d01c      	beq.n	80078c6 <HAL_SPI_Init+0x112>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	69db      	ldr	r3, [r3, #28]
 8007890:	2b10      	cmp	r3, #16
 8007892:	d018      	beq.n	80078c6 <HAL_SPI_Init+0x112>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	69db      	ldr	r3, [r3, #28]
 8007898:	2b18      	cmp	r3, #24
 800789a:	d014      	beq.n	80078c6 <HAL_SPI_Init+0x112>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	69db      	ldr	r3, [r3, #28]
 80078a0:	2b20      	cmp	r3, #32
 80078a2:	d010      	beq.n	80078c6 <HAL_SPI_Init+0x112>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	69db      	ldr	r3, [r3, #28]
 80078a8:	2b28      	cmp	r3, #40	@ 0x28
 80078aa:	d00c      	beq.n	80078c6 <HAL_SPI_Init+0x112>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	69db      	ldr	r3, [r3, #28]
 80078b0:	2b30      	cmp	r3, #48	@ 0x30
 80078b2:	d008      	beq.n	80078c6 <HAL_SPI_Init+0x112>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	69db      	ldr	r3, [r3, #28]
 80078b8:	2b38      	cmp	r3, #56	@ 0x38
 80078ba:	d004      	beq.n	80078c6 <HAL_SPI_Init+0x112>
 80078bc:	f240 1145 	movw	r1, #325	@ 0x145
 80078c0:	4838      	ldr	r0, [pc, #224]	@ (80079a4 <HAL_SPI_Init+0x1f0>)
 80078c2:	f7f9 fd0d 	bl	80012e0 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6a1b      	ldr	r3, [r3, #32]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d008      	beq.n	80078e0 <HAL_SPI_Init+0x12c>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6a1b      	ldr	r3, [r3, #32]
 80078d2:	2b80      	cmp	r3, #128	@ 0x80
 80078d4:	d004      	beq.n	80078e0 <HAL_SPI_Init+0x12c>
 80078d6:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 80078da:	4832      	ldr	r0, [pc, #200]	@ (80079a4 <HAL_SPI_Init+0x1f0>)
 80078dc:	f7f9 fd00 	bl	80012e0 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d008      	beq.n	80078fa <HAL_SPI_Init+0x146>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ec:	2b10      	cmp	r3, #16
 80078ee:	d004      	beq.n	80078fa <HAL_SPI_Init+0x146>
 80078f0:	f240 1147 	movw	r1, #327	@ 0x147
 80078f4:	482b      	ldr	r0, [pc, #172]	@ (80079a4 <HAL_SPI_Init+0x1f0>)
 80078f6:	f7f9 fcf3 	bl	80012e0 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d152      	bne.n	80079a8 <HAL_SPI_Init+0x1f4>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	691b      	ldr	r3, [r3, #16]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d008      	beq.n	800791c <HAL_SPI_Init+0x168>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	691b      	ldr	r3, [r3, #16]
 800790e:	2b02      	cmp	r3, #2
 8007910:	d004      	beq.n	800791c <HAL_SPI_Init+0x168>
 8007912:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8007916:	4823      	ldr	r0, [pc, #140]	@ (80079a4 <HAL_SPI_Init+0x1f0>)
 8007918:	f7f9 fce2 	bl	80012e0 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	695b      	ldr	r3, [r3, #20]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d008      	beq.n	8007936 <HAL_SPI_Init+0x182>
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	695b      	ldr	r3, [r3, #20]
 8007928:	2b01      	cmp	r3, #1
 800792a:	d004      	beq.n	8007936 <HAL_SPI_Init+0x182>
 800792c:	f240 114b 	movw	r1, #331	@ 0x14b
 8007930:	481c      	ldr	r0, [pc, #112]	@ (80079a4 <HAL_SPI_Init+0x1f0>)
 8007932:	f7f9 fcd5 	bl	80012e0 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800793e:	d125      	bne.n	800798c <HAL_SPI_Init+0x1d8>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	69db      	ldr	r3, [r3, #28]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d05a      	beq.n	80079fe <HAL_SPI_Init+0x24a>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	69db      	ldr	r3, [r3, #28]
 800794c:	2b08      	cmp	r3, #8
 800794e:	d056      	beq.n	80079fe <HAL_SPI_Init+0x24a>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	69db      	ldr	r3, [r3, #28]
 8007954:	2b10      	cmp	r3, #16
 8007956:	d052      	beq.n	80079fe <HAL_SPI_Init+0x24a>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	69db      	ldr	r3, [r3, #28]
 800795c:	2b18      	cmp	r3, #24
 800795e:	d04e      	beq.n	80079fe <HAL_SPI_Init+0x24a>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	69db      	ldr	r3, [r3, #28]
 8007964:	2b20      	cmp	r3, #32
 8007966:	d04a      	beq.n	80079fe <HAL_SPI_Init+0x24a>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	69db      	ldr	r3, [r3, #28]
 800796c:	2b28      	cmp	r3, #40	@ 0x28
 800796e:	d046      	beq.n	80079fe <HAL_SPI_Init+0x24a>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	69db      	ldr	r3, [r3, #28]
 8007974:	2b30      	cmp	r3, #48	@ 0x30
 8007976:	d042      	beq.n	80079fe <HAL_SPI_Init+0x24a>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	69db      	ldr	r3, [r3, #28]
 800797c:	2b38      	cmp	r3, #56	@ 0x38
 800797e:	d03e      	beq.n	80079fe <HAL_SPI_Init+0x24a>
 8007980:	f240 114f 	movw	r1, #335	@ 0x14f
 8007984:	4807      	ldr	r0, [pc, #28]	@ (80079a4 <HAL_SPI_Init+0x1f0>)
 8007986:	f7f9 fcab 	bl	80012e0 <assert_failed>
 800798a:	e038      	b.n	80079fe <HAL_SPI_Init+0x24a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2200      	movs	r2, #0
 8007990:	61da      	str	r2, [r3, #28]
 8007992:	e034      	b.n	80079fe <HAL_SPI_Init+0x24a>
 8007994:	40013000 	.word	0x40013000
 8007998:	40003800 	.word	0x40003800
 800799c:	40003c00 	.word	0x40003c00
 80079a0:	40013400 	.word	0x40013400
 80079a4:	08013588 	.word	0x08013588
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	69db      	ldr	r3, [r3, #28]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d020      	beq.n	80079f2 <HAL_SPI_Init+0x23e>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	69db      	ldr	r3, [r3, #28]
 80079b4:	2b08      	cmp	r3, #8
 80079b6:	d01c      	beq.n	80079f2 <HAL_SPI_Init+0x23e>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	69db      	ldr	r3, [r3, #28]
 80079bc:	2b10      	cmp	r3, #16
 80079be:	d018      	beq.n	80079f2 <HAL_SPI_Init+0x23e>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	69db      	ldr	r3, [r3, #28]
 80079c4:	2b18      	cmp	r3, #24
 80079c6:	d014      	beq.n	80079f2 <HAL_SPI_Init+0x23e>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	69db      	ldr	r3, [r3, #28]
 80079cc:	2b20      	cmp	r3, #32
 80079ce:	d010      	beq.n	80079f2 <HAL_SPI_Init+0x23e>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	69db      	ldr	r3, [r3, #28]
 80079d4:	2b28      	cmp	r3, #40	@ 0x28
 80079d6:	d00c      	beq.n	80079f2 <HAL_SPI_Init+0x23e>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	69db      	ldr	r3, [r3, #28]
 80079dc:	2b30      	cmp	r3, #48	@ 0x30
 80079de:	d008      	beq.n	80079f2 <HAL_SPI_Init+0x23e>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	69db      	ldr	r3, [r3, #28]
 80079e4:	2b38      	cmp	r3, #56	@ 0x38
 80079e6:	d004      	beq.n	80079f2 <HAL_SPI_Init+0x23e>
 80079e8:	f240 1159 	movw	r1, #345	@ 0x159
 80079ec:	483a      	ldr	r0, [pc, #232]	@ (8007ad8 <HAL_SPI_Init+0x324>)
 80079ee:	f7f9 fc77 	bl	80012e0 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2200      	movs	r2, #0
 80079f6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2200      	movs	r2, #0
 80079fc:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2200      	movs	r2, #0
 8007a02:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d106      	bne.n	8007a1e <HAL_SPI_Init+0x26a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2200      	movs	r2, #0
 8007a14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f7f9 fca3 	bl	8001364 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2202      	movs	r2, #2
 8007a22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	681a      	ldr	r2, [r3, #0]
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a34:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007a46:	431a      	orrs	r2, r3
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	68db      	ldr	r3, [r3, #12]
 8007a4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a50:	431a      	orrs	r2, r3
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	691b      	ldr	r3, [r3, #16]
 8007a56:	f003 0302 	and.w	r3, r3, #2
 8007a5a:	431a      	orrs	r2, r3
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	695b      	ldr	r3, [r3, #20]
 8007a60:	f003 0301 	and.w	r3, r3, #1
 8007a64:	431a      	orrs	r2, r3
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	699b      	ldr	r3, [r3, #24]
 8007a6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a6e:	431a      	orrs	r2, r3
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	69db      	ldr	r3, [r3, #28]
 8007a74:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007a78:	431a      	orrs	r2, r3
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6a1b      	ldr	r3, [r3, #32]
 8007a7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a82:	ea42 0103 	orr.w	r1, r2, r3
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a8a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	430a      	orrs	r2, r1
 8007a94:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	699b      	ldr	r3, [r3, #24]
 8007a9a:	0c1b      	lsrs	r3, r3, #16
 8007a9c:	f003 0104 	and.w	r1, r3, #4
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aa4:	f003 0210 	and.w	r2, r3, #16
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	430a      	orrs	r2, r1
 8007aae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	69da      	ldr	r2, [r3, #28]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007abe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2201      	movs	r2, #1
 8007aca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007ace:	2300      	movs	r3, #0
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3708      	adds	r7, #8
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}
 8007ad8:	08013588 	.word	0x08013588

08007adc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b088      	sub	sp, #32
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	60f8      	str	r0, [r7, #12]
 8007ae4:	60b9      	str	r1, [r7, #8]
 8007ae6:	603b      	str	r3, [r7, #0]
 8007ae8:	4613      	mov	r3, r2
 8007aea:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007aec:	2300      	movs	r3, #0
 8007aee:	77fb      	strb	r3, [r7, #31]
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	689b      	ldr	r3, [r3, #8]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d009      	beq.n	8007b0c <HAL_SPI_Transmit+0x30>
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	689b      	ldr	r3, [r3, #8]
 8007afc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b00:	d004      	beq.n	8007b0c <HAL_SPI_Transmit+0x30>
 8007b02:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8007b06:	4880      	ldr	r0, [pc, #512]	@ (8007d08 <HAL_SPI_Transmit+0x22c>)
 8007b08:	f7f9 fbea 	bl	80012e0 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007b12:	2b01      	cmp	r3, #1
 8007b14:	d101      	bne.n	8007b1a <HAL_SPI_Transmit+0x3e>
 8007b16:	2302      	movs	r3, #2
 8007b18:	e128      	b.n	8007d6c <HAL_SPI_Transmit+0x290>
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2201      	movs	r2, #1
 8007b1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b22:	f7fa f87f 	bl	8001c24 <HAL_GetTick>
 8007b26:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007b28:	88fb      	ldrh	r3, [r7, #6]
 8007b2a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b32:	b2db      	uxtb	r3, r3
 8007b34:	2b01      	cmp	r3, #1
 8007b36:	d002      	beq.n	8007b3e <HAL_SPI_Transmit+0x62>
  {
    errorcode = HAL_BUSY;
 8007b38:	2302      	movs	r3, #2
 8007b3a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007b3c:	e10d      	b.n	8007d5a <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d002      	beq.n	8007b4a <HAL_SPI_Transmit+0x6e>
 8007b44:	88fb      	ldrh	r3, [r7, #6]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d102      	bne.n	8007b50 <HAL_SPI_Transmit+0x74>
  {
    errorcode = HAL_ERROR;
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007b4e:	e104      	b.n	8007d5a <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2203      	movs	r2, #3
 8007b54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	68ba      	ldr	r2, [r7, #8]
 8007b62:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	88fa      	ldrh	r2, [r7, #6]
 8007b68:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	88fa      	ldrh	r2, [r7, #6]
 8007b6e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2200      	movs	r2, #0
 8007b74:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2200      	movs	r2, #0
 8007b86:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	689b      	ldr	r3, [r3, #8]
 8007b92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b96:	d10f      	bne.n	8007bb8 <HAL_SPI_Transmit+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	681a      	ldr	r2, [r3, #0]
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ba6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	681a      	ldr	r2, [r3, #0]
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007bb6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bc2:	2b40      	cmp	r3, #64	@ 0x40
 8007bc4:	d007      	beq.n	8007bd6 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	681a      	ldr	r2, [r3, #0]
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007bd4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	68db      	ldr	r3, [r3, #12]
 8007bda:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bde:	d14b      	bne.n	8007c78 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d002      	beq.n	8007bee <HAL_SPI_Transmit+0x112>
 8007be8:	8afb      	ldrh	r3, [r7, #22]
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d13e      	bne.n	8007c6c <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bf2:	881a      	ldrh	r2, [r3, #0]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bfe:	1c9a      	adds	r2, r3, #2
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c08:	b29b      	uxth	r3, r3
 8007c0a:	3b01      	subs	r3, #1
 8007c0c:	b29a      	uxth	r2, r3
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007c12:	e02b      	b.n	8007c6c <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	689b      	ldr	r3, [r3, #8]
 8007c1a:	f003 0302 	and.w	r3, r3, #2
 8007c1e:	2b02      	cmp	r3, #2
 8007c20:	d112      	bne.n	8007c48 <HAL_SPI_Transmit+0x16c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c26:	881a      	ldrh	r2, [r3, #0]
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c32:	1c9a      	adds	r2, r3, #2
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c3c:	b29b      	uxth	r3, r3
 8007c3e:	3b01      	subs	r3, #1
 8007c40:	b29a      	uxth	r2, r3
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007c46:	e011      	b.n	8007c6c <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c48:	f7f9 ffec 	bl	8001c24 <HAL_GetTick>
 8007c4c:	4602      	mov	r2, r0
 8007c4e:	69bb      	ldr	r3, [r7, #24]
 8007c50:	1ad3      	subs	r3, r2, r3
 8007c52:	683a      	ldr	r2, [r7, #0]
 8007c54:	429a      	cmp	r2, r3
 8007c56:	d803      	bhi.n	8007c60 <HAL_SPI_Transmit+0x184>
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c5e:	d102      	bne.n	8007c66 <HAL_SPI_Transmit+0x18a>
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d102      	bne.n	8007c6c <HAL_SPI_Transmit+0x190>
        {
          errorcode = HAL_TIMEOUT;
 8007c66:	2303      	movs	r3, #3
 8007c68:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007c6a:	e076      	b.n	8007d5a <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c70:	b29b      	uxth	r3, r3
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d1ce      	bne.n	8007c14 <HAL_SPI_Transmit+0x138>
 8007c76:	e04e      	b.n	8007d16 <HAL_SPI_Transmit+0x23a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d002      	beq.n	8007c86 <HAL_SPI_Transmit+0x1aa>
 8007c80:	8afb      	ldrh	r3, [r7, #22]
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d142      	bne.n	8007d0c <HAL_SPI_Transmit+0x230>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	330c      	adds	r3, #12
 8007c90:	7812      	ldrb	r2, [r2, #0]
 8007c92:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c98:	1c5a      	adds	r2, r3, #1
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ca2:	b29b      	uxth	r3, r3
 8007ca4:	3b01      	subs	r3, #1
 8007ca6:	b29a      	uxth	r2, r3
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007cac:	e02e      	b.n	8007d0c <HAL_SPI_Transmit+0x230>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	f003 0302 	and.w	r3, r3, #2
 8007cb8:	2b02      	cmp	r3, #2
 8007cba:	d113      	bne.n	8007ce4 <HAL_SPI_Transmit+0x208>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	330c      	adds	r3, #12
 8007cc6:	7812      	ldrb	r2, [r2, #0]
 8007cc8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cce:	1c5a      	adds	r2, r3, #1
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007cd8:	b29b      	uxth	r3, r3
 8007cda:	3b01      	subs	r3, #1
 8007cdc:	b29a      	uxth	r2, r3
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007ce2:	e013      	b.n	8007d0c <HAL_SPI_Transmit+0x230>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007ce4:	f7f9 ff9e 	bl	8001c24 <HAL_GetTick>
 8007ce8:	4602      	mov	r2, r0
 8007cea:	69bb      	ldr	r3, [r7, #24]
 8007cec:	1ad3      	subs	r3, r2, r3
 8007cee:	683a      	ldr	r2, [r7, #0]
 8007cf0:	429a      	cmp	r2, r3
 8007cf2:	d803      	bhi.n	8007cfc <HAL_SPI_Transmit+0x220>
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cfa:	d102      	bne.n	8007d02 <HAL_SPI_Transmit+0x226>
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d104      	bne.n	8007d0c <HAL_SPI_Transmit+0x230>
        {
          errorcode = HAL_TIMEOUT;
 8007d02:	2303      	movs	r3, #3
 8007d04:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007d06:	e028      	b.n	8007d5a <HAL_SPI_Transmit+0x27e>
 8007d08:	08013588 	.word	0x08013588
    while (hspi->TxXferCount > 0U)
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d10:	b29b      	uxth	r3, r3
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d1cb      	bne.n	8007cae <HAL_SPI_Transmit+0x1d2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007d16:	69ba      	ldr	r2, [r7, #24]
 8007d18:	6839      	ldr	r1, [r7, #0]
 8007d1a:	68f8      	ldr	r0, [r7, #12]
 8007d1c:	f000 f8c0 	bl	8007ea0 <SPI_EndRxTxTransaction>
 8007d20:	4603      	mov	r3, r0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d002      	beq.n	8007d2c <HAL_SPI_Transmit+0x250>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	2220      	movs	r2, #32
 8007d2a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	689b      	ldr	r3, [r3, #8]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d10a      	bne.n	8007d4a <HAL_SPI_Transmit+0x26e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d34:	2300      	movs	r3, #0
 8007d36:	613b      	str	r3, [r7, #16]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	68db      	ldr	r3, [r3, #12]
 8007d3e:	613b      	str	r3, [r7, #16]
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	613b      	str	r3, [r7, #16]
 8007d48:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d002      	beq.n	8007d58 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 8007d52:	2301      	movs	r3, #1
 8007d54:	77fb      	strb	r3, [r7, #31]
 8007d56:	e000      	b.n	8007d5a <HAL_SPI_Transmit+0x27e>
  }

error:
 8007d58:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2200      	movs	r2, #0
 8007d66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007d6a:	7ffb      	ldrb	r3, [r7, #31]
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3720      	adds	r7, #32
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}

08007d74 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b083      	sub	sp, #12
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007d82:	b2db      	uxtb	r3, r3
}
 8007d84:	4618      	mov	r0, r3
 8007d86:	370c      	adds	r7, #12
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8e:	4770      	bx	lr

08007d90 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b088      	sub	sp, #32
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	60f8      	str	r0, [r7, #12]
 8007d98:	60b9      	str	r1, [r7, #8]
 8007d9a:	603b      	str	r3, [r7, #0]
 8007d9c:	4613      	mov	r3, r2
 8007d9e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007da0:	f7f9 ff40 	bl	8001c24 <HAL_GetTick>
 8007da4:	4602      	mov	r2, r0
 8007da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007da8:	1a9b      	subs	r3, r3, r2
 8007daa:	683a      	ldr	r2, [r7, #0]
 8007dac:	4413      	add	r3, r2
 8007dae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007db0:	f7f9 ff38 	bl	8001c24 <HAL_GetTick>
 8007db4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007db6:	4b39      	ldr	r3, [pc, #228]	@ (8007e9c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	015b      	lsls	r3, r3, #5
 8007dbc:	0d1b      	lsrs	r3, r3, #20
 8007dbe:	69fa      	ldr	r2, [r7, #28]
 8007dc0:	fb02 f303 	mul.w	r3, r2, r3
 8007dc4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007dc6:	e054      	b.n	8007e72 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dce:	d050      	beq.n	8007e72 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007dd0:	f7f9 ff28 	bl	8001c24 <HAL_GetTick>
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	69bb      	ldr	r3, [r7, #24]
 8007dd8:	1ad3      	subs	r3, r2, r3
 8007dda:	69fa      	ldr	r2, [r7, #28]
 8007ddc:	429a      	cmp	r2, r3
 8007dde:	d902      	bls.n	8007de6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007de0:	69fb      	ldr	r3, [r7, #28]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d13d      	bne.n	8007e62 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	685a      	ldr	r2, [r3, #4]
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007df4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007dfe:	d111      	bne.n	8007e24 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	689b      	ldr	r3, [r3, #8]
 8007e04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e08:	d004      	beq.n	8007e14 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e12:	d107      	bne.n	8007e24 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	681a      	ldr	r2, [r3, #0]
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e2c:	d10f      	bne.n	8007e4e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	681a      	ldr	r2, [r3, #0]
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007e3c:	601a      	str	r2, [r3, #0]
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	681a      	ldr	r2, [r3, #0]
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007e4c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	2201      	movs	r2, #1
 8007e52:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007e5e:	2303      	movs	r3, #3
 8007e60:	e017      	b.n	8007e92 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d101      	bne.n	8007e6c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	3b01      	subs	r3, #1
 8007e70:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	689a      	ldr	r2, [r3, #8]
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	4013      	ands	r3, r2
 8007e7c:	68ba      	ldr	r2, [r7, #8]
 8007e7e:	429a      	cmp	r2, r3
 8007e80:	bf0c      	ite	eq
 8007e82:	2301      	moveq	r3, #1
 8007e84:	2300      	movne	r3, #0
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	461a      	mov	r2, r3
 8007e8a:	79fb      	ldrb	r3, [r7, #7]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d19b      	bne.n	8007dc8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007e90:	2300      	movs	r3, #0
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3720      	adds	r7, #32
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}
 8007e9a:	bf00      	nop
 8007e9c:	20000004 	.word	0x20000004

08007ea0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b088      	sub	sp, #32
 8007ea4:	af02      	add	r7, sp, #8
 8007ea6:	60f8      	str	r0, [r7, #12]
 8007ea8:	60b9      	str	r1, [r7, #8]
 8007eaa:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007eac:	4b1b      	ldr	r3, [pc, #108]	@ (8007f1c <SPI_EndRxTxTransaction+0x7c>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a1b      	ldr	r2, [pc, #108]	@ (8007f20 <SPI_EndRxTxTransaction+0x80>)
 8007eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8007eb6:	0d5b      	lsrs	r3, r3, #21
 8007eb8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007ebc:	fb02 f303 	mul.w	r3, r2, r3
 8007ec0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007eca:	d112      	bne.n	8007ef2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	9300      	str	r3, [sp, #0]
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	2180      	movs	r1, #128	@ 0x80
 8007ed6:	68f8      	ldr	r0, [r7, #12]
 8007ed8:	f7ff ff5a 	bl	8007d90 <SPI_WaitFlagStateUntilTimeout>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d016      	beq.n	8007f10 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ee6:	f043 0220 	orr.w	r2, r3, #32
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007eee:	2303      	movs	r3, #3
 8007ef0:	e00f      	b.n	8007f12 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d00a      	beq.n	8007f0e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	3b01      	subs	r3, #1
 8007efc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	689b      	ldr	r3, [r3, #8]
 8007f04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f08:	2b80      	cmp	r3, #128	@ 0x80
 8007f0a:	d0f2      	beq.n	8007ef2 <SPI_EndRxTxTransaction+0x52>
 8007f0c:	e000      	b.n	8007f10 <SPI_EndRxTxTransaction+0x70>
        break;
 8007f0e:	bf00      	nop
  }

  return HAL_OK;
 8007f10:	2300      	movs	r3, #0
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	3718      	adds	r7, #24
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}
 8007f1a:	bf00      	nop
 8007f1c:	20000004 	.word	0x20000004
 8007f20:	165e9f81 	.word	0x165e9f81

08007f24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d101      	bne.n	8007f36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e0a7      	b.n	8008086 <HAL_TIM_Base_Init+0x162>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4a55      	ldr	r2, [pc, #340]	@ (8008090 <HAL_TIM_Base_Init+0x16c>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d027      	beq.n	8007f90 <HAL_TIM_Base_Init+0x6c>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f48:	d022      	beq.n	8007f90 <HAL_TIM_Base_Init+0x6c>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a51      	ldr	r2, [pc, #324]	@ (8008094 <HAL_TIM_Base_Init+0x170>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d01d      	beq.n	8007f90 <HAL_TIM_Base_Init+0x6c>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4a4f      	ldr	r2, [pc, #316]	@ (8008098 <HAL_TIM_Base_Init+0x174>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d018      	beq.n	8007f90 <HAL_TIM_Base_Init+0x6c>
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4a4e      	ldr	r2, [pc, #312]	@ (800809c <HAL_TIM_Base_Init+0x178>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d013      	beq.n	8007f90 <HAL_TIM_Base_Init+0x6c>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a4c      	ldr	r2, [pc, #304]	@ (80080a0 <HAL_TIM_Base_Init+0x17c>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d00e      	beq.n	8007f90 <HAL_TIM_Base_Init+0x6c>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	4a4b      	ldr	r2, [pc, #300]	@ (80080a4 <HAL_TIM_Base_Init+0x180>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d009      	beq.n	8007f90 <HAL_TIM_Base_Init+0x6c>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a49      	ldr	r2, [pc, #292]	@ (80080a8 <HAL_TIM_Base_Init+0x184>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d004      	beq.n	8007f90 <HAL_TIM_Base_Init+0x6c>
 8007f86:	f240 1113 	movw	r1, #275	@ 0x113
 8007f8a:	4848      	ldr	r0, [pc, #288]	@ (80080ac <HAL_TIM_Base_Init+0x188>)
 8007f8c:	f7f9 f9a8 	bl	80012e0 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	689b      	ldr	r3, [r3, #8]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d014      	beq.n	8007fc2 <HAL_TIM_Base_Init+0x9e>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	689b      	ldr	r3, [r3, #8]
 8007f9c:	2b10      	cmp	r3, #16
 8007f9e:	d010      	beq.n	8007fc2 <HAL_TIM_Base_Init+0x9e>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	689b      	ldr	r3, [r3, #8]
 8007fa4:	2b20      	cmp	r3, #32
 8007fa6:	d00c      	beq.n	8007fc2 <HAL_TIM_Base_Init+0x9e>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	689b      	ldr	r3, [r3, #8]
 8007fac:	2b40      	cmp	r3, #64	@ 0x40
 8007fae:	d008      	beq.n	8007fc2 <HAL_TIM_Base_Init+0x9e>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	689b      	ldr	r3, [r3, #8]
 8007fb4:	2b60      	cmp	r3, #96	@ 0x60
 8007fb6:	d004      	beq.n	8007fc2 <HAL_TIM_Base_Init+0x9e>
 8007fb8:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8007fbc:	483b      	ldr	r0, [pc, #236]	@ (80080ac <HAL_TIM_Base_Init+0x188>)
 8007fbe:	f7f9 f98f 	bl	80012e0 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d00e      	beq.n	8007fe8 <HAL_TIM_Base_Init+0xc4>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	691b      	ldr	r3, [r3, #16]
 8007fce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007fd2:	d009      	beq.n	8007fe8 <HAL_TIM_Base_Init+0xc4>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	691b      	ldr	r3, [r3, #16]
 8007fd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fdc:	d004      	beq.n	8007fe8 <HAL_TIM_Base_Init+0xc4>
 8007fde:	f240 1115 	movw	r1, #277	@ 0x115
 8007fe2:	4832      	ldr	r0, [pc, #200]	@ (80080ac <HAL_TIM_Base_Init+0x188>)
 8007fe4:	f7f9 f97c 	bl	80012e0 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	699b      	ldr	r3, [r3, #24]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d008      	beq.n	8008002 <HAL_TIM_Base_Init+0xde>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	699b      	ldr	r3, [r3, #24]
 8007ff4:	2b80      	cmp	r3, #128	@ 0x80
 8007ff6:	d004      	beq.n	8008002 <HAL_TIM_Base_Init+0xde>
 8007ff8:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8007ffc:	482b      	ldr	r0, [pc, #172]	@ (80080ac <HAL_TIM_Base_Init+0x188>)
 8007ffe:	f7f9 f96f 	bl	80012e0 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008008:	b2db      	uxtb	r3, r3
 800800a:	2b00      	cmp	r3, #0
 800800c:	d106      	bne.n	800801c <HAL_TIM_Base_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2200      	movs	r2, #0
 8008012:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 f84a 	bl	80080b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2202      	movs	r2, #2
 8008020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681a      	ldr	r2, [r3, #0]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	3304      	adds	r3, #4
 800802c:	4619      	mov	r1, r3
 800802e:	4610      	mov	r0, r2
 8008030:	f000 fa0a 	bl	8008448 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2201      	movs	r2, #1
 8008038:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2201      	movs	r2, #1
 8008040:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2201      	movs	r2, #1
 8008048:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2201      	movs	r2, #1
 8008050:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2201      	movs	r2, #1
 8008058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2201      	movs	r2, #1
 8008060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2201      	movs	r2, #1
 8008068:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2201      	movs	r2, #1
 8008070:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2201      	movs	r2, #1
 8008078:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008084:	2300      	movs	r3, #0
}
 8008086:	4618      	mov	r0, r3
 8008088:	3708      	adds	r7, #8
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}
 800808e:	bf00      	nop
 8008090:	40010000 	.word	0x40010000
 8008094:	40000400 	.word	0x40000400
 8008098:	40000800 	.word	0x40000800
 800809c:	40000c00 	.word	0x40000c00
 80080a0:	40014000 	.word	0x40014000
 80080a4:	40014400 	.word	0x40014400
 80080a8:	40014800 	.word	0x40014800
 80080ac:	080135f4 	.word	0x080135f4

080080b0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b083      	sub	sp, #12
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80080b8:	bf00      	nop
 80080ba:	370c      	adds	r7, #12
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr

080080c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b084      	sub	sp, #16
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a3d      	ldr	r2, [pc, #244]	@ (80081c8 <HAL_TIM_Base_Start_IT+0x104>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d027      	beq.n	8008126 <HAL_TIM_Base_Start_IT+0x62>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080de:	d022      	beq.n	8008126 <HAL_TIM_Base_Start_IT+0x62>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a39      	ldr	r2, [pc, #228]	@ (80081cc <HAL_TIM_Base_Start_IT+0x108>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d01d      	beq.n	8008126 <HAL_TIM_Base_Start_IT+0x62>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	4a38      	ldr	r2, [pc, #224]	@ (80081d0 <HAL_TIM_Base_Start_IT+0x10c>)
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d018      	beq.n	8008126 <HAL_TIM_Base_Start_IT+0x62>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a36      	ldr	r2, [pc, #216]	@ (80081d4 <HAL_TIM_Base_Start_IT+0x110>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d013      	beq.n	8008126 <HAL_TIM_Base_Start_IT+0x62>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4a35      	ldr	r2, [pc, #212]	@ (80081d8 <HAL_TIM_Base_Start_IT+0x114>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d00e      	beq.n	8008126 <HAL_TIM_Base_Start_IT+0x62>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4a33      	ldr	r2, [pc, #204]	@ (80081dc <HAL_TIM_Base_Start_IT+0x118>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d009      	beq.n	8008126 <HAL_TIM_Base_Start_IT+0x62>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	4a32      	ldr	r2, [pc, #200]	@ (80081e0 <HAL_TIM_Base_Start_IT+0x11c>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d004      	beq.n	8008126 <HAL_TIM_Base_Start_IT+0x62>
 800811c:	f240 11cf 	movw	r1, #463	@ 0x1cf
 8008120:	4830      	ldr	r0, [pc, #192]	@ (80081e4 <HAL_TIM_Base_Start_IT+0x120>)
 8008122:	f7f9 f8dd 	bl	80012e0 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800812c:	b2db      	uxtb	r3, r3
 800812e:	2b01      	cmp	r3, #1
 8008130:	d001      	beq.n	8008136 <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 8008132:	2301      	movs	r3, #1
 8008134:	e044      	b.n	80081c0 <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2202      	movs	r2, #2
 800813a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	68da      	ldr	r2, [r3, #12]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f042 0201 	orr.w	r2, r2, #1
 800814c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4a1d      	ldr	r2, [pc, #116]	@ (80081c8 <HAL_TIM_Base_Start_IT+0x104>)
 8008154:	4293      	cmp	r3, r2
 8008156:	d018      	beq.n	800818a <HAL_TIM_Base_Start_IT+0xc6>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008160:	d013      	beq.n	800818a <HAL_TIM_Base_Start_IT+0xc6>
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4a19      	ldr	r2, [pc, #100]	@ (80081cc <HAL_TIM_Base_Start_IT+0x108>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d00e      	beq.n	800818a <HAL_TIM_Base_Start_IT+0xc6>
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a17      	ldr	r2, [pc, #92]	@ (80081d0 <HAL_TIM_Base_Start_IT+0x10c>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d009      	beq.n	800818a <HAL_TIM_Base_Start_IT+0xc6>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	4a16      	ldr	r2, [pc, #88]	@ (80081d4 <HAL_TIM_Base_Start_IT+0x110>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d004      	beq.n	800818a <HAL_TIM_Base_Start_IT+0xc6>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a14      	ldr	r2, [pc, #80]	@ (80081d8 <HAL_TIM_Base_Start_IT+0x114>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d111      	bne.n	80081ae <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	689b      	ldr	r3, [r3, #8]
 8008190:	f003 0307 	and.w	r3, r3, #7
 8008194:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2b06      	cmp	r3, #6
 800819a:	d010      	beq.n	80081be <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	681a      	ldr	r2, [r3, #0]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f042 0201 	orr.w	r2, r2, #1
 80081aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081ac:	e007      	b.n	80081be <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	681a      	ldr	r2, [r3, #0]
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f042 0201 	orr.w	r2, r2, #1
 80081bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80081be:	2300      	movs	r3, #0
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	3710      	adds	r7, #16
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}
 80081c8:	40010000 	.word	0x40010000
 80081cc:	40000400 	.word	0x40000400
 80081d0:	40000800 	.word	0x40000800
 80081d4:	40000c00 	.word	0x40000c00
 80081d8:	40014000 	.word	0x40014000
 80081dc:	40014400 	.word	0x40014400
 80081e0:	40014800 	.word	0x40014800
 80081e4:	080135f4 	.word	0x080135f4

080081e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b082      	sub	sp, #8
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	691b      	ldr	r3, [r3, #16]
 80081f6:	f003 0302 	and.w	r3, r3, #2
 80081fa:	2b02      	cmp	r3, #2
 80081fc:	d122      	bne.n	8008244 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	68db      	ldr	r3, [r3, #12]
 8008204:	f003 0302 	and.w	r3, r3, #2
 8008208:	2b02      	cmp	r3, #2
 800820a:	d11b      	bne.n	8008244 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f06f 0202 	mvn.w	r2, #2
 8008214:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2201      	movs	r2, #1
 800821a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	699b      	ldr	r3, [r3, #24]
 8008222:	f003 0303 	and.w	r3, r3, #3
 8008226:	2b00      	cmp	r3, #0
 8008228:	d003      	beq.n	8008232 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f000 f8ee 	bl	800840c <HAL_TIM_IC_CaptureCallback>
 8008230:	e005      	b.n	800823e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f000 f8e0 	bl	80083f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f000 f8f1 	bl	8008420 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2200      	movs	r2, #0
 8008242:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	691b      	ldr	r3, [r3, #16]
 800824a:	f003 0304 	and.w	r3, r3, #4
 800824e:	2b04      	cmp	r3, #4
 8008250:	d122      	bne.n	8008298 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	68db      	ldr	r3, [r3, #12]
 8008258:	f003 0304 	and.w	r3, r3, #4
 800825c:	2b04      	cmp	r3, #4
 800825e:	d11b      	bne.n	8008298 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f06f 0204 	mvn.w	r2, #4
 8008268:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2202      	movs	r2, #2
 800826e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	699b      	ldr	r3, [r3, #24]
 8008276:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800827a:	2b00      	cmp	r3, #0
 800827c:	d003      	beq.n	8008286 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f000 f8c4 	bl	800840c <HAL_TIM_IC_CaptureCallback>
 8008284:	e005      	b.n	8008292 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f000 f8b6 	bl	80083f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f000 f8c7 	bl	8008420 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2200      	movs	r2, #0
 8008296:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	691b      	ldr	r3, [r3, #16]
 800829e:	f003 0308 	and.w	r3, r3, #8
 80082a2:	2b08      	cmp	r3, #8
 80082a4:	d122      	bne.n	80082ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	68db      	ldr	r3, [r3, #12]
 80082ac:	f003 0308 	and.w	r3, r3, #8
 80082b0:	2b08      	cmp	r3, #8
 80082b2:	d11b      	bne.n	80082ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f06f 0208 	mvn.w	r2, #8
 80082bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2204      	movs	r2, #4
 80082c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	69db      	ldr	r3, [r3, #28]
 80082ca:	f003 0303 	and.w	r3, r3, #3
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d003      	beq.n	80082da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 f89a 	bl	800840c <HAL_TIM_IC_CaptureCallback>
 80082d8:	e005      	b.n	80082e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f000 f88c 	bl	80083f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f000 f89d 	bl	8008420 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2200      	movs	r2, #0
 80082ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	691b      	ldr	r3, [r3, #16]
 80082f2:	f003 0310 	and.w	r3, r3, #16
 80082f6:	2b10      	cmp	r3, #16
 80082f8:	d122      	bne.n	8008340 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	68db      	ldr	r3, [r3, #12]
 8008300:	f003 0310 	and.w	r3, r3, #16
 8008304:	2b10      	cmp	r3, #16
 8008306:	d11b      	bne.n	8008340 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f06f 0210 	mvn.w	r2, #16
 8008310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2208      	movs	r2, #8
 8008316:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	69db      	ldr	r3, [r3, #28]
 800831e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008322:	2b00      	cmp	r3, #0
 8008324:	d003      	beq.n	800832e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f000 f870 	bl	800840c <HAL_TIM_IC_CaptureCallback>
 800832c:	e005      	b.n	800833a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f000 f862 	bl	80083f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f000 f873 	bl	8008420 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2200      	movs	r2, #0
 800833e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	691b      	ldr	r3, [r3, #16]
 8008346:	f003 0301 	and.w	r3, r3, #1
 800834a:	2b01      	cmp	r3, #1
 800834c:	d10e      	bne.n	800836c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	68db      	ldr	r3, [r3, #12]
 8008354:	f003 0301 	and.w	r3, r3, #1
 8008358:	2b01      	cmp	r3, #1
 800835a:	d107      	bne.n	800836c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f06f 0201 	mvn.w	r2, #1
 8008364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f7f8 ffa2 	bl	80012b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	691b      	ldr	r3, [r3, #16]
 8008372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008376:	2b80      	cmp	r3, #128	@ 0x80
 8008378:	d10e      	bne.n	8008398 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	68db      	ldr	r3, [r3, #12]
 8008380:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008384:	2b80      	cmp	r3, #128	@ 0x80
 8008386:	d107      	bne.n	8008398 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008390:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f000 f8e2 	bl	800855c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	691b      	ldr	r3, [r3, #16]
 800839e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083a2:	2b40      	cmp	r3, #64	@ 0x40
 80083a4:	d10e      	bne.n	80083c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	68db      	ldr	r3, [r3, #12]
 80083ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083b0:	2b40      	cmp	r3, #64	@ 0x40
 80083b2:	d107      	bne.n	80083c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80083bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 f838 	bl	8008434 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	691b      	ldr	r3, [r3, #16]
 80083ca:	f003 0320 	and.w	r3, r3, #32
 80083ce:	2b20      	cmp	r3, #32
 80083d0:	d10e      	bne.n	80083f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	68db      	ldr	r3, [r3, #12]
 80083d8:	f003 0320 	and.w	r3, r3, #32
 80083dc:	2b20      	cmp	r3, #32
 80083de:	d107      	bne.n	80083f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f06f 0220 	mvn.w	r2, #32
 80083e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f000 f8ac 	bl	8008548 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80083f0:	bf00      	nop
 80083f2:	3708      	adds	r7, #8
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}

080083f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80083f8:	b480      	push	{r7}
 80083fa:	b083      	sub	sp, #12
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008400:	bf00      	nop
 8008402:	370c      	adds	r7, #12
 8008404:	46bd      	mov	sp, r7
 8008406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840a:	4770      	bx	lr

0800840c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800840c:	b480      	push	{r7}
 800840e:	b083      	sub	sp, #12
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008414:	bf00      	nop
 8008416:	370c      	adds	r7, #12
 8008418:	46bd      	mov	sp, r7
 800841a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841e:	4770      	bx	lr

08008420 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008420:	b480      	push	{r7}
 8008422:	b083      	sub	sp, #12
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008428:	bf00      	nop
 800842a:	370c      	adds	r7, #12
 800842c:	46bd      	mov	sp, r7
 800842e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008432:	4770      	bx	lr

08008434 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008434:	b480      	push	{r7}
 8008436:	b083      	sub	sp, #12
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800843c:	bf00      	nop
 800843e:	370c      	adds	r7, #12
 8008440:	46bd      	mov	sp, r7
 8008442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008446:	4770      	bx	lr

08008448 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008448:	b480      	push	{r7}
 800844a:	b085      	sub	sp, #20
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
 8008450:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	4a34      	ldr	r2, [pc, #208]	@ (800852c <TIM_Base_SetConfig+0xe4>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d00f      	beq.n	8008480 <TIM_Base_SetConfig+0x38>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008466:	d00b      	beq.n	8008480 <TIM_Base_SetConfig+0x38>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	4a31      	ldr	r2, [pc, #196]	@ (8008530 <TIM_Base_SetConfig+0xe8>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d007      	beq.n	8008480 <TIM_Base_SetConfig+0x38>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	4a30      	ldr	r2, [pc, #192]	@ (8008534 <TIM_Base_SetConfig+0xec>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d003      	beq.n	8008480 <TIM_Base_SetConfig+0x38>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	4a2f      	ldr	r2, [pc, #188]	@ (8008538 <TIM_Base_SetConfig+0xf0>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d108      	bne.n	8008492 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008486:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	685b      	ldr	r3, [r3, #4]
 800848c:	68fa      	ldr	r2, [r7, #12]
 800848e:	4313      	orrs	r3, r2
 8008490:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	4a25      	ldr	r2, [pc, #148]	@ (800852c <TIM_Base_SetConfig+0xe4>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d01b      	beq.n	80084d2 <TIM_Base_SetConfig+0x8a>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084a0:	d017      	beq.n	80084d2 <TIM_Base_SetConfig+0x8a>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	4a22      	ldr	r2, [pc, #136]	@ (8008530 <TIM_Base_SetConfig+0xe8>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d013      	beq.n	80084d2 <TIM_Base_SetConfig+0x8a>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	4a21      	ldr	r2, [pc, #132]	@ (8008534 <TIM_Base_SetConfig+0xec>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d00f      	beq.n	80084d2 <TIM_Base_SetConfig+0x8a>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	4a20      	ldr	r2, [pc, #128]	@ (8008538 <TIM_Base_SetConfig+0xf0>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d00b      	beq.n	80084d2 <TIM_Base_SetConfig+0x8a>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	4a1f      	ldr	r2, [pc, #124]	@ (800853c <TIM_Base_SetConfig+0xf4>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d007      	beq.n	80084d2 <TIM_Base_SetConfig+0x8a>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	4a1e      	ldr	r2, [pc, #120]	@ (8008540 <TIM_Base_SetConfig+0xf8>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d003      	beq.n	80084d2 <TIM_Base_SetConfig+0x8a>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	4a1d      	ldr	r2, [pc, #116]	@ (8008544 <TIM_Base_SetConfig+0xfc>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d108      	bne.n	80084e4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80084d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	68db      	ldr	r3, [r3, #12]
 80084de:	68fa      	ldr	r2, [r7, #12]
 80084e0:	4313      	orrs	r3, r2
 80084e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	695b      	ldr	r3, [r3, #20]
 80084ee:	4313      	orrs	r3, r2
 80084f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	68fa      	ldr	r2, [r7, #12]
 80084f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	689a      	ldr	r2, [r3, #8]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	681a      	ldr	r2, [r3, #0]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	4a08      	ldr	r2, [pc, #32]	@ (800852c <TIM_Base_SetConfig+0xe4>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d103      	bne.n	8008518 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	691a      	ldr	r2, [r3, #16]
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2201      	movs	r2, #1
 800851c:	615a      	str	r2, [r3, #20]
}
 800851e:	bf00      	nop
 8008520:	3714      	adds	r7, #20
 8008522:	46bd      	mov	sp, r7
 8008524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008528:	4770      	bx	lr
 800852a:	bf00      	nop
 800852c:	40010000 	.word	0x40010000
 8008530:	40000400 	.word	0x40000400
 8008534:	40000800 	.word	0x40000800
 8008538:	40000c00 	.word	0x40000c00
 800853c:	40014000 	.word	0x40014000
 8008540:	40014400 	.word	0x40014400
 8008544:	40014800 	.word	0x40014800

08008548 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008548:	b480      	push	{r7}
 800854a:	b083      	sub	sp, #12
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008550:	bf00      	nop
 8008552:	370c      	adds	r7, #12
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr

0800855c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800855c:	b480      	push	{r7}
 800855e:	b083      	sub	sp, #12
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008564:	bf00      	nop
 8008566:	370c      	adds	r7, #12
 8008568:	46bd      	mov	sp, r7
 800856a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856e:	4770      	bx	lr

08008570 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b082      	sub	sp, #8
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d101      	bne.n	8008582 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800857e:	2301      	movs	r3, #1
 8008580:	e0a0      	b.n	80086c4 <HAL_UART_Init+0x154>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	699b      	ldr	r3, [r3, #24]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d02c      	beq.n	80085e4 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4a4f      	ldr	r2, [pc, #316]	@ (80086cc <HAL_UART_Init+0x15c>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d00e      	beq.n	80085b2 <HAL_UART_Init+0x42>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a4d      	ldr	r2, [pc, #308]	@ (80086d0 <HAL_UART_Init+0x160>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d009      	beq.n	80085b2 <HAL_UART_Init+0x42>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a4c      	ldr	r2, [pc, #304]	@ (80086d4 <HAL_UART_Init+0x164>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d004      	beq.n	80085b2 <HAL_UART_Init+0x42>
 80085a8:	f240 1173 	movw	r1, #371	@ 0x173
 80085ac:	484a      	ldr	r0, [pc, #296]	@ (80086d8 <HAL_UART_Init+0x168>)
 80085ae:	f7f8 fe97 	bl	80012e0 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	699b      	ldr	r3, [r3, #24]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d028      	beq.n	800860c <HAL_UART_Init+0x9c>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	699b      	ldr	r3, [r3, #24]
 80085be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085c2:	d023      	beq.n	800860c <HAL_UART_Init+0x9c>
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	699b      	ldr	r3, [r3, #24]
 80085c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085cc:	d01e      	beq.n	800860c <HAL_UART_Init+0x9c>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	699b      	ldr	r3, [r3, #24]
 80085d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80085d6:	d019      	beq.n	800860c <HAL_UART_Init+0x9c>
 80085d8:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 80085dc:	483e      	ldr	r0, [pc, #248]	@ (80086d8 <HAL_UART_Init+0x168>)
 80085de:	f7f8 fe7f 	bl	80012e0 <assert_failed>
 80085e2:	e013      	b.n	800860c <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a38      	ldr	r2, [pc, #224]	@ (80086cc <HAL_UART_Init+0x15c>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d00e      	beq.n	800860c <HAL_UART_Init+0x9c>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4a37      	ldr	r2, [pc, #220]	@ (80086d0 <HAL_UART_Init+0x160>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d009      	beq.n	800860c <HAL_UART_Init+0x9c>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a35      	ldr	r2, [pc, #212]	@ (80086d4 <HAL_UART_Init+0x164>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d004      	beq.n	800860c <HAL_UART_Init+0x9c>
 8008602:	f44f 71bc 	mov.w	r1, #376	@ 0x178
 8008606:	4834      	ldr	r0, [pc, #208]	@ (80086d8 <HAL_UART_Init+0x168>)
 8008608:	f7f8 fe6a 	bl	80012e0 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d009      	beq.n	8008628 <HAL_UART_Init+0xb8>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	689b      	ldr	r3, [r3, #8]
 8008618:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800861c:	d004      	beq.n	8008628 <HAL_UART_Init+0xb8>
 800861e:	f44f 71bd 	mov.w	r1, #378	@ 0x17a
 8008622:	482d      	ldr	r0, [pc, #180]	@ (80086d8 <HAL_UART_Init+0x168>)
 8008624:	f7f8 fe5c 	bl	80012e0 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	69db      	ldr	r3, [r3, #28]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d009      	beq.n	8008644 <HAL_UART_Init+0xd4>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	69db      	ldr	r3, [r3, #28]
 8008634:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008638:	d004      	beq.n	8008644 <HAL_UART_Init+0xd4>
 800863a:	f240 117b 	movw	r1, #379	@ 0x17b
 800863e:	4826      	ldr	r0, [pc, #152]	@ (80086d8 <HAL_UART_Init+0x168>)
 8008640:	f7f8 fe4e 	bl	80012e0 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800864a:	b2db      	uxtb	r3, r3
 800864c:	2b00      	cmp	r3, #0
 800864e:	d106      	bne.n	800865e <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2200      	movs	r2, #0
 8008654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f7f9 f871 	bl	8001740 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2224      	movs	r2, #36	@ 0x24
 8008662:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	68da      	ldr	r2, [r3, #12]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008674:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008676:	6878      	ldr	r0, [r7, #4]
 8008678:	f001 f852 	bl	8009720 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	691a      	ldr	r2, [r3, #16]
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800868a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	695a      	ldr	r2, [r3, #20]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800869a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	68da      	ldr	r2, [r3, #12]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80086aa:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2200      	movs	r2, #0
 80086b0:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2220      	movs	r2, #32
 80086b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2220      	movs	r2, #32
 80086be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80086c2:	2300      	movs	r3, #0
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	3708      	adds	r7, #8
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}
 80086cc:	40011000 	.word	0x40011000
 80086d0:	40004400 	.word	0x40004400
 80086d4:	40011400 	.word	0x40011400
 80086d8:	08013660 	.word	0x08013660

080086dc <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b082      	sub	sp, #8
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d101      	bne.n	80086ee <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80086ea:	2301      	movs	r3, #1
 80086ec:	e035      	b.n	800875a <HAL_UART_DeInit+0x7e>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a1c      	ldr	r2, [pc, #112]	@ (8008764 <HAL_UART_DeInit+0x88>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d00e      	beq.n	8008716 <HAL_UART_DeInit+0x3a>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a1a      	ldr	r2, [pc, #104]	@ (8008768 <HAL_UART_DeInit+0x8c>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d009      	beq.n	8008716 <HAL_UART_DeInit+0x3a>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a19      	ldr	r2, [pc, #100]	@ (800876c <HAL_UART_DeInit+0x90>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d004      	beq.n	8008716 <HAL_UART_DeInit+0x3a>
 800870c:	f240 21a2 	movw	r1, #674	@ 0x2a2
 8008710:	4817      	ldr	r0, [pc, #92]	@ (8008770 <HAL_UART_DeInit+0x94>)
 8008712:	f7f8 fde5 	bl	80012e0 <assert_failed>

  huart->gState = HAL_UART_STATE_BUSY;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2224      	movs	r2, #36	@ 0x24
 800871a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	68da      	ldr	r2, [r3, #12]
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800872c:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f7f9 f8bc 	bl	80018ac <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2200      	movs	r2, #0
 8008738:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_RESET;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2200      	movs	r2, #0
 800873e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2200      	movs	r2, #0
 8008746:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2200      	movs	r2, #0
 800874e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008758:	2300      	movs	r3, #0
}
 800875a:	4618      	mov	r0, r3
 800875c:	3708      	adds	r7, #8
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}
 8008762:	bf00      	nop
 8008764:	40011000 	.word	0x40011000
 8008768:	40004400 	.word	0x40004400
 800876c:	40011400 	.word	0x40011400
 8008770:	08013660 	.word	0x08013660

08008774 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b08c      	sub	sp, #48	@ 0x30
 8008778:	af00      	add	r7, sp, #0
 800877a:	60f8      	str	r0, [r7, #12]
 800877c:	60b9      	str	r1, [r7, #8]
 800877e:	4613      	mov	r3, r2
 8008780:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008788:	b2db      	uxtb	r3, r3
 800878a:	2b20      	cmp	r3, #32
 800878c:	d165      	bne.n	800885a <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d002      	beq.n	800879a <HAL_UART_Transmit_DMA+0x26>
 8008794:	88fb      	ldrh	r3, [r7, #6]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d101      	bne.n	800879e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800879a:	2301      	movs	r3, #1
 800879c:	e05e      	b.n	800885c <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80087a4:	2b01      	cmp	r3, #1
 80087a6:	d101      	bne.n	80087ac <HAL_UART_Transmit_DMA+0x38>
 80087a8:	2302      	movs	r3, #2
 80087aa:	e057      	b.n	800885c <HAL_UART_Transmit_DMA+0xe8>
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	2201      	movs	r2, #1
 80087b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->pTxBuffPtr = pData;
 80087b4:	68ba      	ldr	r2, [r7, #8]
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	88fa      	ldrh	r2, [r7, #6]
 80087be:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	88fa      	ldrh	r2, [r7, #6]
 80087c4:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	2200      	movs	r2, #0
 80087ca:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2221      	movs	r2, #33	@ 0x21
 80087d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087d8:	4a22      	ldr	r2, [pc, #136]	@ (8008864 <HAL_UART_Transmit_DMA+0xf0>)
 80087da:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087e0:	4a21      	ldr	r2, [pc, #132]	@ (8008868 <HAL_UART_Transmit_DMA+0xf4>)
 80087e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087e8:	4a20      	ldr	r2, [pc, #128]	@ (800886c <HAL_UART_Transmit_DMA+0xf8>)
 80087ea:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087f0:	2200      	movs	r2, #0
 80087f2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80087f4:	f107 0308 	add.w	r3, r7, #8
 80087f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80087fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008800:	6819      	ldr	r1, [r3, #0]
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	3304      	adds	r3, #4
 8008808:	461a      	mov	r2, r3
 800880a:	88fb      	ldrh	r3, [r7, #6]
 800880c:	f7fa fa68 	bl	8002ce0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008818:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	2200      	movs	r2, #0
 800881e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	3314      	adds	r3, #20
 8008828:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882a:	69bb      	ldr	r3, [r7, #24]
 800882c:	e853 3f00 	ldrex	r3, [r3]
 8008830:	617b      	str	r3, [r7, #20]
   return(result);
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008838:	62bb      	str	r3, [r7, #40]	@ 0x28
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	3314      	adds	r3, #20
 8008840:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008842:	627a      	str	r2, [r7, #36]	@ 0x24
 8008844:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008846:	6a39      	ldr	r1, [r7, #32]
 8008848:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800884a:	e841 2300 	strex	r3, r2, [r1]
 800884e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008850:	69fb      	ldr	r3, [r7, #28]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d1e5      	bne.n	8008822 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8008856:	2300      	movs	r3, #0
 8008858:	e000      	b.n	800885c <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800885a:	2302      	movs	r3, #2
  }
}
 800885c:	4618      	mov	r0, r3
 800885e:	3730      	adds	r7, #48	@ 0x30
 8008860:	46bd      	mov	sp, r7
 8008862:	bd80      	pop	{r7, pc}
 8008864:	08008fb9 	.word	0x08008fb9
 8008868:	08009053 	.word	0x08009053
 800886c:	080091cb 	.word	0x080091cb

08008870 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b090      	sub	sp, #64	@ 0x40
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008878:	2300      	movs	r3, #0
 800887a:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	695b      	ldr	r3, [r3, #20]
 8008882:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008886:	2b80      	cmp	r3, #128	@ 0x80
 8008888:	bf0c      	ite	eq
 800888a:	2301      	moveq	r3, #1
 800888c:	2300      	movne	r3, #0
 800888e:	b2db      	uxtb	r3, r3
 8008890:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008898:	b2db      	uxtb	r3, r3
 800889a:	2b21      	cmp	r3, #33	@ 0x21
 800889c:	d128      	bne.n	80088f0 <HAL_UART_DMAStop+0x80>
 800889e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d025      	beq.n	80088f0 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	3314      	adds	r3, #20
 80088aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ae:	e853 3f00 	ldrex	r3, [r3]
 80088b2:	623b      	str	r3, [r7, #32]
   return(result);
 80088b4:	6a3b      	ldr	r3, [r7, #32]
 80088b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80088ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	3314      	adds	r3, #20
 80088c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80088c4:	633a      	str	r2, [r7, #48]	@ 0x30
 80088c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80088ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088cc:	e841 2300 	strex	r3, r2, [r1]
 80088d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80088d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d1e5      	bne.n	80088a4 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d004      	beq.n	80088ea <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088e4:	4618      	mov	r0, r3
 80088e6:	f7fa fa61 	bl	8002dac <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f000 fd56 	bl	800939c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	695b      	ldr	r3, [r3, #20]
 80088f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088fa:	2b40      	cmp	r3, #64	@ 0x40
 80088fc:	bf0c      	ite	eq
 80088fe:	2301      	moveq	r3, #1
 8008900:	2300      	movne	r3, #0
 8008902:	b2db      	uxtb	r3, r3
 8008904:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800890c:	b2db      	uxtb	r3, r3
 800890e:	2b22      	cmp	r3, #34	@ 0x22
 8008910:	d128      	bne.n	8008964 <HAL_UART_DMAStop+0xf4>
 8008912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008914:	2b00      	cmp	r3, #0
 8008916:	d025      	beq.n	8008964 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	3314      	adds	r3, #20
 800891e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	e853 3f00 	ldrex	r3, [r3]
 8008926:	60fb      	str	r3, [r7, #12]
   return(result);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800892e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	3314      	adds	r3, #20
 8008936:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008938:	61fa      	str	r2, [r7, #28]
 800893a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800893c:	69b9      	ldr	r1, [r7, #24]
 800893e:	69fa      	ldr	r2, [r7, #28]
 8008940:	e841 2300 	strex	r3, r2, [r1]
 8008944:	617b      	str	r3, [r7, #20]
   return(result);
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d1e5      	bne.n	8008918 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008950:	2b00      	cmp	r3, #0
 8008952:	d004      	beq.n	800895e <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008958:	4618      	mov	r0, r3
 800895a:	f7fa fa27 	bl	8002dac <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f000 fd44 	bl	80093ec <UART_EndRxTransfer>
  }

  return HAL_OK;
 8008964:	2300      	movs	r3, #0
}
 8008966:	4618      	mov	r0, r3
 8008968:	3740      	adds	r7, #64	@ 0x40
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}

0800896e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800896e:	b580      	push	{r7, lr}
 8008970:	b08c      	sub	sp, #48	@ 0x30
 8008972:	af00      	add	r7, sp, #0
 8008974:	60f8      	str	r0, [r7, #12]
 8008976:	60b9      	str	r1, [r7, #8]
 8008978:	4613      	mov	r3, r2
 800897a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008982:	b2db      	uxtb	r3, r3
 8008984:	2b20      	cmp	r3, #32
 8008986:	d152      	bne.n	8008a2e <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d002      	beq.n	8008994 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800898e:	88fb      	ldrh	r3, [r7, #6]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d101      	bne.n	8008998 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008994:	2301      	movs	r3, #1
 8008996:	e04b      	b.n	8008a30 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d101      	bne.n	80089a6 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 80089a2:	2302      	movs	r3, #2
 80089a4:	e044      	b.n	8008a30 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2201      	movs	r2, #1
 80089aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	2201      	movs	r2, #1
 80089b2:	631a      	str	r2, [r3, #48]	@ 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80089b4:	88fb      	ldrh	r3, [r7, #6]
 80089b6:	461a      	mov	r2, r3
 80089b8:	68b9      	ldr	r1, [r7, #8]
 80089ba:	68f8      	ldr	r0, [r7, #12]
 80089bc:	f000 fc50 	bl	8009260 <UART_Start_Receive_DMA>
 80089c0:	4603      	mov	r3, r0
 80089c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80089c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d12c      	bne.n	8008a28 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089d2:	2b01      	cmp	r3, #1
 80089d4:	d125      	bne.n	8008a22 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80089d6:	2300      	movs	r3, #0
 80089d8:	613b      	str	r3, [r7, #16]
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	613b      	str	r3, [r7, #16]
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	613b      	str	r3, [r7, #16]
 80089ea:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	330c      	adds	r3, #12
 80089f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f4:	69bb      	ldr	r3, [r7, #24]
 80089f6:	e853 3f00 	ldrex	r3, [r3]
 80089fa:	617b      	str	r3, [r7, #20]
   return(result);
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	f043 0310 	orr.w	r3, r3, #16
 8008a02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	330c      	adds	r3, #12
 8008a0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a0c:	627a      	str	r2, [r7, #36]	@ 0x24
 8008a0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a10:	6a39      	ldr	r1, [r7, #32]
 8008a12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a14:	e841 2300 	strex	r3, r2, [r1]
 8008a18:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a1a:	69fb      	ldr	r3, [r7, #28]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d1e5      	bne.n	80089ec <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8008a20:	e002      	b.n	8008a28 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008a22:	2301      	movs	r3, #1
 8008a24:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8008a28:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008a2c:	e000      	b.n	8008a30 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8008a2e:	2302      	movs	r3, #2
  }
}
 8008a30:	4618      	mov	r0, r3
 8008a32:	3730      	adds	r7, #48	@ 0x30
 8008a34:	46bd      	mov	sp, r7
 8008a36:	bd80      	pop	{r7, pc}

08008a38 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b0ba      	sub	sp, #232	@ 0xe8
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	68db      	ldr	r3, [r3, #12]
 8008a50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	695b      	ldr	r3, [r3, #20]
 8008a5a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008a64:	2300      	movs	r3, #0
 8008a66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008a6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a6e:	f003 030f 	and.w	r3, r3, #15
 8008a72:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008a76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d10f      	bne.n	8008a9e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a82:	f003 0320 	and.w	r3, r3, #32
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d009      	beq.n	8008a9e <HAL_UART_IRQHandler+0x66>
 8008a8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a8e:	f003 0320 	and.w	r3, r3, #32
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d003      	beq.n	8008a9e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f000 fd87 	bl	80095aa <UART_Receive_IT>
      return;
 8008a9c:	e256      	b.n	8008f4c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008a9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	f000 80de 	beq.w	8008c64 <HAL_UART_IRQHandler+0x22c>
 8008aa8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008aac:	f003 0301 	and.w	r3, r3, #1
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d106      	bne.n	8008ac2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008ab4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ab8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	f000 80d1 	beq.w	8008c64 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008ac2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ac6:	f003 0301 	and.w	r3, r3, #1
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d00b      	beq.n	8008ae6 <HAL_UART_IRQHandler+0xae>
 8008ace:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ad2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d005      	beq.n	8008ae6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ade:	f043 0201 	orr.w	r2, r3, #1
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008ae6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aea:	f003 0304 	and.w	r3, r3, #4
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d00b      	beq.n	8008b0a <HAL_UART_IRQHandler+0xd2>
 8008af2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008af6:	f003 0301 	and.w	r3, r3, #1
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d005      	beq.n	8008b0a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b02:	f043 0202 	orr.w	r2, r3, #2
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b0e:	f003 0302 	and.w	r3, r3, #2
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d00b      	beq.n	8008b2e <HAL_UART_IRQHandler+0xf6>
 8008b16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b1a:	f003 0301 	and.w	r3, r3, #1
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d005      	beq.n	8008b2e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b26:	f043 0204 	orr.w	r2, r3, #4
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008b2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b32:	f003 0308 	and.w	r3, r3, #8
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d011      	beq.n	8008b5e <HAL_UART_IRQHandler+0x126>
 8008b3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b3e:	f003 0320 	and.w	r3, r3, #32
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d105      	bne.n	8008b52 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008b46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b4a:	f003 0301 	and.w	r3, r3, #1
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d005      	beq.n	8008b5e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b56:	f043 0208 	orr.w	r2, r3, #8
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	f000 81ed 	beq.w	8008f42 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008b68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b6c:	f003 0320 	and.w	r3, r3, #32
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d008      	beq.n	8008b86 <HAL_UART_IRQHandler+0x14e>
 8008b74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b78:	f003 0320 	and.w	r3, r3, #32
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d002      	beq.n	8008b86 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f000 fd12 	bl	80095aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	695b      	ldr	r3, [r3, #20]
 8008b8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b90:	2b40      	cmp	r3, #64	@ 0x40
 8008b92:	bf0c      	ite	eq
 8008b94:	2301      	moveq	r3, #1
 8008b96:	2300      	movne	r3, #0
 8008b98:	b2db      	uxtb	r3, r3
 8008b9a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ba2:	f003 0308 	and.w	r3, r3, #8
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d103      	bne.n	8008bb2 <HAL_UART_IRQHandler+0x17a>
 8008baa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d04f      	beq.n	8008c52 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	f000 fc1a 	bl	80093ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	695b      	ldr	r3, [r3, #20]
 8008bbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bc2:	2b40      	cmp	r3, #64	@ 0x40
 8008bc4:	d141      	bne.n	8008c4a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	3314      	adds	r3, #20
 8008bcc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008bd4:	e853 3f00 	ldrex	r3, [r3]
 8008bd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008bdc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008be0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008be4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	3314      	adds	r3, #20
 8008bee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008bf2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008bf6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bfa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008bfe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008c02:	e841 2300 	strex	r3, r2, [r1]
 8008c06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008c0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d1d9      	bne.n	8008bc6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d013      	beq.n	8008c42 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c1e:	4a7d      	ldr	r2, [pc, #500]	@ (8008e14 <HAL_UART_IRQHandler+0x3dc>)
 8008c20:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c26:	4618      	mov	r0, r3
 8008c28:	f7fa f930 	bl	8002e8c <HAL_DMA_Abort_IT>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d016      	beq.n	8008c60 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c38:	687a      	ldr	r2, [r7, #4]
 8008c3a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008c3c:	4610      	mov	r0, r2
 8008c3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c40:	e00e      	b.n	8008c60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f000 f9ae 	bl	8008fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c48:	e00a      	b.n	8008c60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 f9aa 	bl	8008fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c50:	e006      	b.n	8008c60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f000 f9a6 	bl	8008fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8008c5e:	e170      	b.n	8008f42 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c60:	bf00      	nop
    return;
 8008c62:	e16e      	b.n	8008f42 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c68:	2b01      	cmp	r3, #1
 8008c6a:	f040 814a 	bne.w	8008f02 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008c6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c72:	f003 0310 	and.w	r3, r3, #16
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	f000 8143 	beq.w	8008f02 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008c7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c80:	f003 0310 	and.w	r3, r3, #16
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	f000 813c 	beq.w	8008f02 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	60bb      	str	r3, [r7, #8]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	60bb      	str	r3, [r7, #8]
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	60bb      	str	r3, [r7, #8]
 8008c9e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	695b      	ldr	r3, [r3, #20]
 8008ca6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008caa:	2b40      	cmp	r3, #64	@ 0x40
 8008cac:	f040 80b4 	bne.w	8008e18 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008cbc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	f000 8140 	beq.w	8008f46 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008cca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008cce:	429a      	cmp	r2, r3
 8008cd0:	f080 8139 	bcs.w	8008f46 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008cda:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ce0:	69db      	ldr	r3, [r3, #28]
 8008ce2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ce6:	f000 8088 	beq.w	8008dfa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	330c      	adds	r3, #12
 8008cf0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008cf8:	e853 3f00 	ldrex	r3, [r3]
 8008cfc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008d00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	330c      	adds	r3, #12
 8008d12:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008d16:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008d1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d1e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008d22:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008d26:	e841 2300 	strex	r3, r2, [r1]
 8008d2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008d2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d1d9      	bne.n	8008cea <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	3314      	adds	r3, #20
 8008d3c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008d40:	e853 3f00 	ldrex	r3, [r3]
 8008d44:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008d46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008d48:	f023 0301 	bic.w	r3, r3, #1
 8008d4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	3314      	adds	r3, #20
 8008d56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008d5a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008d5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d60:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008d62:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008d66:	e841 2300 	strex	r3, r2, [r1]
 8008d6a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008d6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d1e1      	bne.n	8008d36 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	3314      	adds	r3, #20
 8008d78:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d7c:	e853 3f00 	ldrex	r3, [r3]
 8008d80:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008d82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	3314      	adds	r3, #20
 8008d92:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008d96:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008d98:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d9a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008d9c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008d9e:	e841 2300 	strex	r3, r2, [r1]
 8008da2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008da4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d1e3      	bne.n	8008d72 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2220      	movs	r2, #32
 8008dae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2200      	movs	r2, #0
 8008db6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	330c      	adds	r3, #12
 8008dbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008dc2:	e853 3f00 	ldrex	r3, [r3]
 8008dc6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008dc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dca:	f023 0310 	bic.w	r3, r3, #16
 8008dce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	330c      	adds	r3, #12
 8008dd8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008ddc:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008dde:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008de0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008de2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008de4:	e841 2300 	strex	r3, r2, [r1]
 8008de8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008dea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d1e3      	bne.n	8008db8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008df4:	4618      	mov	r0, r3
 8008df6:	f7f9 ffd9 	bl	8002dac <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e02:	b29b      	uxth	r3, r3
 8008e04:	1ad3      	subs	r3, r2, r3
 8008e06:	b29b      	uxth	r3, r3
 8008e08:	4619      	mov	r1, r3
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f7f8 fda0 	bl	8001950 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008e10:	e099      	b.n	8008f46 <HAL_UART_IRQHandler+0x50e>
 8008e12:	bf00      	nop
 8008e14:	080094b3 	.word	0x080094b3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e20:	b29b      	uxth	r3, r3
 8008e22:	1ad3      	subs	r3, r2, r3
 8008e24:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	f000 808b 	beq.w	8008f4a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008e34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	f000 8086 	beq.w	8008f4a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	330c      	adds	r3, #12
 8008e44:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e48:	e853 3f00 	ldrex	r3, [r3]
 8008e4c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e54:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	330c      	adds	r3, #12
 8008e5e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008e62:	647a      	str	r2, [r7, #68]	@ 0x44
 8008e64:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e66:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e6a:	e841 2300 	strex	r3, r2, [r1]
 8008e6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008e70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d1e3      	bne.n	8008e3e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	3314      	adds	r3, #20
 8008e7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e80:	e853 3f00 	ldrex	r3, [r3]
 8008e84:	623b      	str	r3, [r7, #32]
   return(result);
 8008e86:	6a3b      	ldr	r3, [r7, #32]
 8008e88:	f023 0301 	bic.w	r3, r3, #1
 8008e8c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	3314      	adds	r3, #20
 8008e96:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008e9a:	633a      	str	r2, [r7, #48]	@ 0x30
 8008e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ea0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ea2:	e841 2300 	strex	r3, r2, [r1]
 8008ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d1e3      	bne.n	8008e76 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2220      	movs	r2, #32
 8008eb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2200      	movs	r2, #0
 8008eba:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	330c      	adds	r3, #12
 8008ec2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	e853 3f00 	ldrex	r3, [r3]
 8008eca:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	f023 0310 	bic.w	r3, r3, #16
 8008ed2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	330c      	adds	r3, #12
 8008edc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008ee0:	61fa      	str	r2, [r7, #28]
 8008ee2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee4:	69b9      	ldr	r1, [r7, #24]
 8008ee6:	69fa      	ldr	r2, [r7, #28]
 8008ee8:	e841 2300 	strex	r3, r2, [r1]
 8008eec:	617b      	str	r3, [r7, #20]
   return(result);
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d1e3      	bne.n	8008ebc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008ef4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008ef8:	4619      	mov	r1, r3
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f7f8 fd28 	bl	8001950 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008f00:	e023      	b.n	8008f4a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008f02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d009      	beq.n	8008f22 <HAL_UART_IRQHandler+0x4ea>
 8008f0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d003      	beq.n	8008f22 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f000 fadd 	bl	80094da <UART_Transmit_IT>
    return;
 8008f20:	e014      	b.n	8008f4c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d00e      	beq.n	8008f4c <HAL_UART_IRQHandler+0x514>
 8008f2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d008      	beq.n	8008f4c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f000 fb1d 	bl	800957a <UART_EndTransmit_IT>
    return;
 8008f40:	e004      	b.n	8008f4c <HAL_UART_IRQHandler+0x514>
    return;
 8008f42:	bf00      	nop
 8008f44:	e002      	b.n	8008f4c <HAL_UART_IRQHandler+0x514>
      return;
 8008f46:	bf00      	nop
 8008f48:	e000      	b.n	8008f4c <HAL_UART_IRQHandler+0x514>
      return;
 8008f4a:	bf00      	nop
  }
}
 8008f4c:	37e8      	adds	r7, #232	@ 0xe8
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}
 8008f52:	bf00      	nop

08008f54 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008f54:	b480      	push	{r7}
 8008f56:	b083      	sub	sp, #12
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008f5c:	bf00      	nop
 8008f5e:	370c      	adds	r7, #12
 8008f60:	46bd      	mov	sp, r7
 8008f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f66:	4770      	bx	lr

08008f68 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008f68:	b480      	push	{r7}
 8008f6a:	b083      	sub	sp, #12
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008f70:	bf00      	nop
 8008f72:	370c      	adds	r7, #12
 8008f74:	46bd      	mov	sp, r7
 8008f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7a:	4770      	bx	lr

08008f7c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008f7c:	b480      	push	{r7}
 8008f7e:	b083      	sub	sp, #12
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008f84:	bf00      	nop
 8008f86:	370c      	adds	r7, #12
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8e:	4770      	bx	lr

08008f90 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b083      	sub	sp, #12
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008f98:	bf00      	nop
 8008f9a:	370c      	adds	r7, #12
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa2:	4770      	bx	lr

08008fa4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b083      	sub	sp, #12
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008fac:	bf00      	nop
 8008fae:	370c      	adds	r7, #12
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr

08008fb8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b090      	sub	sp, #64	@ 0x40
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d137      	bne.n	8009044 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008fd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008fda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	3314      	adds	r3, #20
 8008fe0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fe4:	e853 3f00 	ldrex	r3, [r3]
 8008fe8:	623b      	str	r3, [r7, #32]
   return(result);
 8008fea:	6a3b      	ldr	r3, [r7, #32]
 8008fec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ff0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008ff2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	3314      	adds	r3, #20
 8008ff8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008ffa:	633a      	str	r2, [r7, #48]	@ 0x30
 8008ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ffe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009000:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009002:	e841 2300 	strex	r3, r2, [r1]
 8009006:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800900a:	2b00      	cmp	r3, #0
 800900c:	d1e5      	bne.n	8008fda <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800900e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	330c      	adds	r3, #12
 8009014:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009016:	693b      	ldr	r3, [r7, #16]
 8009018:	e853 3f00 	ldrex	r3, [r3]
 800901c:	60fb      	str	r3, [r7, #12]
   return(result);
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009024:	637b      	str	r3, [r7, #52]	@ 0x34
 8009026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	330c      	adds	r3, #12
 800902c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800902e:	61fa      	str	r2, [r7, #28]
 8009030:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009032:	69b9      	ldr	r1, [r7, #24]
 8009034:	69fa      	ldr	r2, [r7, #28]
 8009036:	e841 2300 	strex	r3, r2, [r1]
 800903a:	617b      	str	r3, [r7, #20]
   return(result);
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d1e5      	bne.n	800900e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009042:	e002      	b.n	800904a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009044:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009046:	f7ff ff85 	bl	8008f54 <HAL_UART_TxCpltCallback>
}
 800904a:	bf00      	nop
 800904c:	3740      	adds	r7, #64	@ 0x40
 800904e:	46bd      	mov	sp, r7
 8009050:	bd80      	pop	{r7, pc}

08009052 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009052:	b580      	push	{r7, lr}
 8009054:	b084      	sub	sp, #16
 8009056:	af00      	add	r7, sp, #0
 8009058:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800905e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009060:	68f8      	ldr	r0, [r7, #12]
 8009062:	f7ff ff81 	bl	8008f68 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009066:	bf00      	nop
 8009068:	3710      	adds	r7, #16
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}

0800906e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800906e:	b580      	push	{r7, lr}
 8009070:	b09c      	sub	sp, #112	@ 0x70
 8009072:	af00      	add	r7, sp, #0
 8009074:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800907a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009086:	2b00      	cmp	r3, #0
 8009088:	d172      	bne.n	8009170 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800908a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800908c:	2200      	movs	r2, #0
 800908e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009090:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	330c      	adds	r3, #12
 8009096:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009098:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800909a:	e853 3f00 	ldrex	r3, [r3]
 800909e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80090a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090a2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80090a6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80090a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	330c      	adds	r3, #12
 80090ae:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80090b0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80090b2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80090b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80090b8:	e841 2300 	strex	r3, r2, [r1]
 80090bc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80090be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d1e5      	bne.n	8009090 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	3314      	adds	r3, #20
 80090ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090ce:	e853 3f00 	ldrex	r3, [r3]
 80090d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80090d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090d6:	f023 0301 	bic.w	r3, r3, #1
 80090da:	667b      	str	r3, [r7, #100]	@ 0x64
 80090dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	3314      	adds	r3, #20
 80090e2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80090e4:	647a      	str	r2, [r7, #68]	@ 0x44
 80090e6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80090ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80090ec:	e841 2300 	strex	r3, r2, [r1]
 80090f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80090f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d1e5      	bne.n	80090c4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80090f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	3314      	adds	r3, #20
 80090fe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009102:	e853 3f00 	ldrex	r3, [r3]
 8009106:	623b      	str	r3, [r7, #32]
   return(result);
 8009108:	6a3b      	ldr	r3, [r7, #32]
 800910a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800910e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009110:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	3314      	adds	r3, #20
 8009116:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009118:	633a      	str	r2, [r7, #48]	@ 0x30
 800911a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800911c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800911e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009120:	e841 2300 	strex	r3, r2, [r1]
 8009124:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009128:	2b00      	cmp	r3, #0
 800912a:	d1e5      	bne.n	80090f8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800912c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800912e:	2220      	movs	r2, #32
 8009130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009134:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009138:	2b01      	cmp	r3, #1
 800913a:	d119      	bne.n	8009170 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800913c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	330c      	adds	r3, #12
 8009142:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	e853 3f00 	ldrex	r3, [r3]
 800914a:	60fb      	str	r3, [r7, #12]
   return(result);
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	f023 0310 	bic.w	r3, r3, #16
 8009152:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009154:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	330c      	adds	r3, #12
 800915a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800915c:	61fa      	str	r2, [r7, #28]
 800915e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009160:	69b9      	ldr	r1, [r7, #24]
 8009162:	69fa      	ldr	r2, [r7, #28]
 8009164:	e841 2300 	strex	r3, r2, [r1]
 8009168:	617b      	str	r3, [r7, #20]
   return(result);
 800916a:	697b      	ldr	r3, [r7, #20]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d1e5      	bne.n	800913c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009170:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009174:	2b01      	cmp	r3, #1
 8009176:	d106      	bne.n	8009186 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009178:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800917a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800917c:	4619      	mov	r1, r3
 800917e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009180:	f7f8 fbe6 	bl	8001950 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009184:	e002      	b.n	800918c <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8009186:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009188:	f7ff fef8 	bl	8008f7c <HAL_UART_RxCpltCallback>
}
 800918c:	bf00      	nop
 800918e:	3770      	adds	r7, #112	@ 0x70
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}

08009194 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b084      	sub	sp, #16
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091a0:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091a6:	2b01      	cmp	r3, #1
 80091a8:	d108      	bne.n	80091bc <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80091ae:	085b      	lsrs	r3, r3, #1
 80091b0:	b29b      	uxth	r3, r3
 80091b2:	4619      	mov	r1, r3
 80091b4:	68f8      	ldr	r0, [r7, #12]
 80091b6:	f7f8 fbcb 	bl	8001950 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80091ba:	e002      	b.n	80091c2 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80091bc:	68f8      	ldr	r0, [r7, #12]
 80091be:	f7ff fee7 	bl	8008f90 <HAL_UART_RxHalfCpltCallback>
}
 80091c2:	bf00      	nop
 80091c4:	3710      	adds	r7, #16
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}

080091ca <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80091ca:	b580      	push	{r7, lr}
 80091cc:	b084      	sub	sp, #16
 80091ce:	af00      	add	r7, sp, #0
 80091d0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80091d2:	2300      	movs	r3, #0
 80091d4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091da:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	695b      	ldr	r3, [r3, #20]
 80091e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091e6:	2b80      	cmp	r3, #128	@ 0x80
 80091e8:	bf0c      	ite	eq
 80091ea:	2301      	moveq	r3, #1
 80091ec:	2300      	movne	r3, #0
 80091ee:	b2db      	uxtb	r3, r3
 80091f0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80091f8:	b2db      	uxtb	r3, r3
 80091fa:	2b21      	cmp	r3, #33	@ 0x21
 80091fc:	d108      	bne.n	8009210 <UART_DMAError+0x46>
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d005      	beq.n	8009210 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	2200      	movs	r2, #0
 8009208:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800920a:	68b8      	ldr	r0, [r7, #8]
 800920c:	f000 f8c6 	bl	800939c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	695b      	ldr	r3, [r3, #20]
 8009216:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800921a:	2b40      	cmp	r3, #64	@ 0x40
 800921c:	bf0c      	ite	eq
 800921e:	2301      	moveq	r3, #1
 8009220:	2300      	movne	r3, #0
 8009222:	b2db      	uxtb	r3, r3
 8009224:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800922c:	b2db      	uxtb	r3, r3
 800922e:	2b22      	cmp	r3, #34	@ 0x22
 8009230:	d108      	bne.n	8009244 <UART_DMAError+0x7a>
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d005      	beq.n	8009244 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	2200      	movs	r2, #0
 800923c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800923e:	68b8      	ldr	r0, [r7, #8]
 8009240:	f000 f8d4 	bl	80093ec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009248:	f043 0210 	orr.w	r2, r3, #16
 800924c:	68bb      	ldr	r3, [r7, #8]
 800924e:	641a      	str	r2, [r3, #64]	@ 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009250:	68b8      	ldr	r0, [r7, #8]
 8009252:	f7ff fea7 	bl	8008fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009256:	bf00      	nop
 8009258:	3710      	adds	r7, #16
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}
	...

08009260 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b098      	sub	sp, #96	@ 0x60
 8009264:	af00      	add	r7, sp, #0
 8009266:	60f8      	str	r0, [r7, #12]
 8009268:	60b9      	str	r1, [r7, #8]
 800926a:	4613      	mov	r3, r2
 800926c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800926e:	68ba      	ldr	r2, [r7, #8]
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	88fa      	ldrh	r2, [r7, #6]
 8009278:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2200      	movs	r2, #0
 800927e:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2222      	movs	r2, #34	@ 0x22
 8009284:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800928c:	4a40      	ldr	r2, [pc, #256]	@ (8009390 <UART_Start_Receive_DMA+0x130>)
 800928e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009294:	4a3f      	ldr	r2, [pc, #252]	@ (8009394 <UART_Start_Receive_DMA+0x134>)
 8009296:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800929c:	4a3e      	ldr	r2, [pc, #248]	@ (8009398 <UART_Start_Receive_DMA+0x138>)
 800929e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092a4:	2200      	movs	r2, #0
 80092a6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80092a8:	f107 0308 	add.w	r3, r7, #8
 80092ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	3304      	adds	r3, #4
 80092b8:	4619      	mov	r1, r3
 80092ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80092bc:	681a      	ldr	r2, [r3, #0]
 80092be:	88fb      	ldrh	r3, [r7, #6]
 80092c0:	f7f9 fd0e 	bl	8002ce0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80092c4:	2300      	movs	r3, #0
 80092c6:	613b      	str	r3, [r7, #16]
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	613b      	str	r3, [r7, #16]
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	685b      	ldr	r3, [r3, #4]
 80092d6:	613b      	str	r3, [r7, #16]
 80092d8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	2200      	movs	r2, #0
 80092de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	691b      	ldr	r3, [r3, #16]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d019      	beq.n	800931e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	330c      	adds	r3, #12
 80092f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80092f4:	e853 3f00 	ldrex	r3, [r3]
 80092f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80092fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009300:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	330c      	adds	r3, #12
 8009308:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800930a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800930c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800930e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009310:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009312:	e841 2300 	strex	r3, r2, [r1]
 8009316:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009318:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800931a:	2b00      	cmp	r3, #0
 800931c:	d1e5      	bne.n	80092ea <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	3314      	adds	r3, #20
 8009324:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009328:	e853 3f00 	ldrex	r3, [r3]
 800932c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800932e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009330:	f043 0301 	orr.w	r3, r3, #1
 8009334:	657b      	str	r3, [r7, #84]	@ 0x54
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	3314      	adds	r3, #20
 800933c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800933e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009340:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009342:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009344:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009346:	e841 2300 	strex	r3, r2, [r1]
 800934a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800934c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800934e:	2b00      	cmp	r3, #0
 8009350:	d1e5      	bne.n	800931e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	3314      	adds	r3, #20
 8009358:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800935a:	69bb      	ldr	r3, [r7, #24]
 800935c:	e853 3f00 	ldrex	r3, [r3]
 8009360:	617b      	str	r3, [r7, #20]
   return(result);
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009368:	653b      	str	r3, [r7, #80]	@ 0x50
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	3314      	adds	r3, #20
 8009370:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009372:	627a      	str	r2, [r7, #36]	@ 0x24
 8009374:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009376:	6a39      	ldr	r1, [r7, #32]
 8009378:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800937a:	e841 2300 	strex	r3, r2, [r1]
 800937e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009380:	69fb      	ldr	r3, [r7, #28]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d1e5      	bne.n	8009352 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8009386:	2300      	movs	r3, #0
}
 8009388:	4618      	mov	r0, r3
 800938a:	3760      	adds	r7, #96	@ 0x60
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}
 8009390:	0800906f 	.word	0x0800906f
 8009394:	08009195 	.word	0x08009195
 8009398:	080091cb 	.word	0x080091cb

0800939c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800939c:	b480      	push	{r7}
 800939e:	b089      	sub	sp, #36	@ 0x24
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	330c      	adds	r3, #12
 80093aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	e853 3f00 	ldrex	r3, [r3]
 80093b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80093ba:	61fb      	str	r3, [r7, #28]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	330c      	adds	r3, #12
 80093c2:	69fa      	ldr	r2, [r7, #28]
 80093c4:	61ba      	str	r2, [r7, #24]
 80093c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c8:	6979      	ldr	r1, [r7, #20]
 80093ca:	69ba      	ldr	r2, [r7, #24]
 80093cc:	e841 2300 	strex	r3, r2, [r1]
 80093d0:	613b      	str	r3, [r7, #16]
   return(result);
 80093d2:	693b      	ldr	r3, [r7, #16]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d1e5      	bne.n	80093a4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2220      	movs	r2, #32
 80093dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 80093e0:	bf00      	nop
 80093e2:	3724      	adds	r7, #36	@ 0x24
 80093e4:	46bd      	mov	sp, r7
 80093e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ea:	4770      	bx	lr

080093ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80093ec:	b480      	push	{r7}
 80093ee:	b095      	sub	sp, #84	@ 0x54
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	330c      	adds	r3, #12
 80093fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093fe:	e853 3f00 	ldrex	r3, [r3]
 8009402:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009406:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800940a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	330c      	adds	r3, #12
 8009412:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009414:	643a      	str	r2, [r7, #64]	@ 0x40
 8009416:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009418:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800941a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800941c:	e841 2300 	strex	r3, r2, [r1]
 8009420:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009424:	2b00      	cmp	r3, #0
 8009426:	d1e5      	bne.n	80093f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	3314      	adds	r3, #20
 800942e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009430:	6a3b      	ldr	r3, [r7, #32]
 8009432:	e853 3f00 	ldrex	r3, [r3]
 8009436:	61fb      	str	r3, [r7, #28]
   return(result);
 8009438:	69fb      	ldr	r3, [r7, #28]
 800943a:	f023 0301 	bic.w	r3, r3, #1
 800943e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	3314      	adds	r3, #20
 8009446:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009448:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800944a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800944c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800944e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009450:	e841 2300 	strex	r3, r2, [r1]
 8009454:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009458:	2b00      	cmp	r3, #0
 800945a:	d1e5      	bne.n	8009428 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009460:	2b01      	cmp	r3, #1
 8009462:	d119      	bne.n	8009498 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	330c      	adds	r3, #12
 800946a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	e853 3f00 	ldrex	r3, [r3]
 8009472:	60bb      	str	r3, [r7, #8]
   return(result);
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	f023 0310 	bic.w	r3, r3, #16
 800947a:	647b      	str	r3, [r7, #68]	@ 0x44
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	330c      	adds	r3, #12
 8009482:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009484:	61ba      	str	r2, [r7, #24]
 8009486:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009488:	6979      	ldr	r1, [r7, #20]
 800948a:	69ba      	ldr	r2, [r7, #24]
 800948c:	e841 2300 	strex	r3, r2, [r1]
 8009490:	613b      	str	r3, [r7, #16]
   return(result);
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d1e5      	bne.n	8009464 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2220      	movs	r2, #32
 800949c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2200      	movs	r2, #0
 80094a4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80094a6:	bf00      	nop
 80094a8:	3754      	adds	r7, #84	@ 0x54
 80094aa:	46bd      	mov	sp, r7
 80094ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b0:	4770      	bx	lr

080094b2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80094b2:	b580      	push	{r7, lr}
 80094b4:	b084      	sub	sp, #16
 80094b6:	af00      	add	r7, sp, #0
 80094b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	2200      	movs	r2, #0
 80094c4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	2200      	movs	r2, #0
 80094ca:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80094cc:	68f8      	ldr	r0, [r7, #12]
 80094ce:	f7ff fd69 	bl	8008fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094d2:	bf00      	nop
 80094d4:	3710      	adds	r7, #16
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bd80      	pop	{r7, pc}

080094da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80094da:	b480      	push	{r7}
 80094dc:	b085      	sub	sp, #20
 80094de:	af00      	add	r7, sp, #0
 80094e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80094e8:	b2db      	uxtb	r3, r3
 80094ea:	2b21      	cmp	r3, #33	@ 0x21
 80094ec:	d13e      	bne.n	800956c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	689b      	ldr	r3, [r3, #8]
 80094f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80094f6:	d114      	bne.n	8009522 <UART_Transmit_IT+0x48>
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	691b      	ldr	r3, [r3, #16]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d110      	bne.n	8009522 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6a1b      	ldr	r3, [r3, #32]
 8009504:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	881b      	ldrh	r3, [r3, #0]
 800950a:	461a      	mov	r2, r3
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009514:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6a1b      	ldr	r3, [r3, #32]
 800951a:	1c9a      	adds	r2, r3, #2
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	621a      	str	r2, [r3, #32]
 8009520:	e008      	b.n	8009534 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6a1b      	ldr	r3, [r3, #32]
 8009526:	1c59      	adds	r1, r3, #1
 8009528:	687a      	ldr	r2, [r7, #4]
 800952a:	6211      	str	r1, [r2, #32]
 800952c:	781a      	ldrb	r2, [r3, #0]
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009538:	b29b      	uxth	r3, r3
 800953a:	3b01      	subs	r3, #1
 800953c:	b29b      	uxth	r3, r3
 800953e:	687a      	ldr	r2, [r7, #4]
 8009540:	4619      	mov	r1, r3
 8009542:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009544:	2b00      	cmp	r3, #0
 8009546:	d10f      	bne.n	8009568 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	68da      	ldr	r2, [r3, #12]
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009556:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	68da      	ldr	r2, [r3, #12]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009566:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009568:	2300      	movs	r3, #0
 800956a:	e000      	b.n	800956e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800956c:	2302      	movs	r3, #2
  }
}
 800956e:	4618      	mov	r0, r3
 8009570:	3714      	adds	r7, #20
 8009572:	46bd      	mov	sp, r7
 8009574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009578:	4770      	bx	lr

0800957a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800957a:	b580      	push	{r7, lr}
 800957c:	b082      	sub	sp, #8
 800957e:	af00      	add	r7, sp, #0
 8009580:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	68da      	ldr	r2, [r3, #12]
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009590:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2220      	movs	r2, #32
 8009596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f7ff fcda 	bl	8008f54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80095a0:	2300      	movs	r3, #0
}
 80095a2:	4618      	mov	r0, r3
 80095a4:	3708      	adds	r7, #8
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}

080095aa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80095aa:	b580      	push	{r7, lr}
 80095ac:	b08c      	sub	sp, #48	@ 0x30
 80095ae:	af00      	add	r7, sp, #0
 80095b0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80095b8:	b2db      	uxtb	r3, r3
 80095ba:	2b22      	cmp	r3, #34	@ 0x22
 80095bc:	f040 80ab 	bne.w	8009716 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	689b      	ldr	r3, [r3, #8]
 80095c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095c8:	d117      	bne.n	80095fa <UART_Receive_IT+0x50>
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	691b      	ldr	r3, [r3, #16]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d113      	bne.n	80095fa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80095d2:	2300      	movs	r3, #0
 80095d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095da:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	b29b      	uxth	r3, r3
 80095e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095e8:	b29a      	uxth	r2, r3
 80095ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095f2:	1c9a      	adds	r2, r3, #2
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80095f8:	e026      	b.n	8009648 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8009600:	2300      	movs	r3, #0
 8009602:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	689b      	ldr	r3, [r3, #8]
 8009608:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800960c:	d007      	beq.n	800961e <UART_Receive_IT+0x74>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	689b      	ldr	r3, [r3, #8]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d10a      	bne.n	800962c <UART_Receive_IT+0x82>
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	691b      	ldr	r3, [r3, #16]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d106      	bne.n	800962c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	685b      	ldr	r3, [r3, #4]
 8009624:	b2da      	uxtb	r2, r3
 8009626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009628:	701a      	strb	r2, [r3, #0]
 800962a:	e008      	b.n	800963e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	b2db      	uxtb	r3, r3
 8009634:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009638:	b2da      	uxtb	r2, r3
 800963a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800963c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009642:	1c5a      	adds	r2, r3, #1
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800964c:	b29b      	uxth	r3, r3
 800964e:	3b01      	subs	r3, #1
 8009650:	b29b      	uxth	r3, r3
 8009652:	687a      	ldr	r2, [r7, #4]
 8009654:	4619      	mov	r1, r3
 8009656:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009658:	2b00      	cmp	r3, #0
 800965a:	d15a      	bne.n	8009712 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	68da      	ldr	r2, [r3, #12]
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f022 0220 	bic.w	r2, r2, #32
 800966a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	68da      	ldr	r2, [r3, #12]
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800967a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	695a      	ldr	r2, [r3, #20]
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	f022 0201 	bic.w	r2, r2, #1
 800968a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2220      	movs	r2, #32
 8009690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009698:	2b01      	cmp	r3, #1
 800969a:	d135      	bne.n	8009708 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2200      	movs	r2, #0
 80096a0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	330c      	adds	r3, #12
 80096a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096aa:	697b      	ldr	r3, [r7, #20]
 80096ac:	e853 3f00 	ldrex	r3, [r3]
 80096b0:	613b      	str	r3, [r7, #16]
   return(result);
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	f023 0310 	bic.w	r3, r3, #16
 80096b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	330c      	adds	r3, #12
 80096c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096c2:	623a      	str	r2, [r7, #32]
 80096c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096c6:	69f9      	ldr	r1, [r7, #28]
 80096c8:	6a3a      	ldr	r2, [r7, #32]
 80096ca:	e841 2300 	strex	r3, r2, [r1]
 80096ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80096d0:	69bb      	ldr	r3, [r7, #24]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d1e5      	bne.n	80096a2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f003 0310 	and.w	r3, r3, #16
 80096e0:	2b10      	cmp	r3, #16
 80096e2:	d10a      	bne.n	80096fa <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80096e4:	2300      	movs	r3, #0
 80096e6:	60fb      	str	r3, [r7, #12]
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	60fb      	str	r3, [r7, #12]
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	685b      	ldr	r3, [r3, #4]
 80096f6:	60fb      	str	r3, [r7, #12]
 80096f8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80096fe:	4619      	mov	r1, r3
 8009700:	6878      	ldr	r0, [r7, #4]
 8009702:	f7f8 f925 	bl	8001950 <HAL_UARTEx_RxEventCallback>
 8009706:	e002      	b.n	800970e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f7ff fc37 	bl	8008f7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800970e:	2300      	movs	r3, #0
 8009710:	e002      	b.n	8009718 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8009712:	2300      	movs	r3, #0
 8009714:	e000      	b.n	8009718 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009716:	2302      	movs	r3, #2
  }
}
 8009718:	4618      	mov	r0, r3
 800971a:	3730      	adds	r7, #48	@ 0x30
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}

08009720 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009720:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009724:	b0c0      	sub	sp, #256	@ 0x100
 8009726:	af00      	add	r7, sp, #0
 8009728:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800972c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009730:	685a      	ldr	r2, [r3, #4]
 8009732:	4bcf      	ldr	r3, [pc, #828]	@ (8009a70 <UART_SetConfig+0x350>)
 8009734:	429a      	cmp	r2, r3
 8009736:	d904      	bls.n	8009742 <UART_SetConfig+0x22>
 8009738:	f640 6161 	movw	r1, #3681	@ 0xe61
 800973c:	48cd      	ldr	r0, [pc, #820]	@ (8009a74 <UART_SetConfig+0x354>)
 800973e:	f7f7 fdcf 	bl	80012e0 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8009742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009746:	68db      	ldr	r3, [r3, #12]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d00a      	beq.n	8009762 <UART_SetConfig+0x42>
 800974c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009750:	68db      	ldr	r3, [r3, #12]
 8009752:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009756:	d004      	beq.n	8009762 <UART_SetConfig+0x42>
 8009758:	f640 6162 	movw	r1, #3682	@ 0xe62
 800975c:	48c5      	ldr	r0, [pc, #788]	@ (8009a74 <UART_SetConfig+0x354>)
 800975e:	f7f7 fdbf 	bl	80012e0 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8009762:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009766:	691b      	ldr	r3, [r3, #16]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d010      	beq.n	800978e <UART_SetConfig+0x6e>
 800976c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009770:	691b      	ldr	r3, [r3, #16]
 8009772:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009776:	d00a      	beq.n	800978e <UART_SetConfig+0x6e>
 8009778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800977c:	691b      	ldr	r3, [r3, #16]
 800977e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009782:	d004      	beq.n	800978e <UART_SetConfig+0x6e>
 8009784:	f640 6163 	movw	r1, #3683	@ 0xe63
 8009788:	48ba      	ldr	r0, [pc, #744]	@ (8009a74 <UART_SetConfig+0x354>)
 800978a:	f7f7 fda9 	bl	80012e0 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800978e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009792:	695a      	ldr	r2, [r3, #20]
 8009794:	f64f 73f3 	movw	r3, #65523	@ 0xfff3
 8009798:	4013      	ands	r3, r2
 800979a:	2b00      	cmp	r3, #0
 800979c:	d104      	bne.n	80097a8 <UART_SetConfig+0x88>
 800979e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097a2:	695b      	ldr	r3, [r3, #20]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d104      	bne.n	80097b2 <UART_SetConfig+0x92>
 80097a8:	f640 6164 	movw	r1, #3684	@ 0xe64
 80097ac:	48b1      	ldr	r0, [pc, #708]	@ (8009a74 <UART_SetConfig+0x354>)
 80097ae:	f7f7 fd97 	bl	80012e0 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80097b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	691b      	ldr	r3, [r3, #16]
 80097ba:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80097be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097c2:	68d9      	ldr	r1, [r3, #12]
 80097c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097c8:	681a      	ldr	r2, [r3, #0]
 80097ca:	ea40 0301 	orr.w	r3, r0, r1
 80097ce:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80097d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097d4:	689a      	ldr	r2, [r3, #8]
 80097d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097da:	691b      	ldr	r3, [r3, #16]
 80097dc:	431a      	orrs	r2, r3
 80097de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097e2:	695b      	ldr	r3, [r3, #20]
 80097e4:	431a      	orrs	r2, r3
 80097e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097ea:	69db      	ldr	r3, [r3, #28]
 80097ec:	4313      	orrs	r3, r2
 80097ee:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80097f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	68db      	ldr	r3, [r3, #12]
 80097fa:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80097fe:	f021 010c 	bic.w	r1, r1, #12
 8009802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009806:	681a      	ldr	r2, [r3, #0]
 8009808:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800980c:	430b      	orrs	r3, r1
 800980e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	695b      	ldr	r3, [r3, #20]
 8009818:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800981c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009820:	6999      	ldr	r1, [r3, #24]
 8009822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009826:	681a      	ldr	r2, [r3, #0]
 8009828:	ea40 0301 	orr.w	r3, r0, r1
 800982c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800982e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009832:	681a      	ldr	r2, [r3, #0]
 8009834:	4b90      	ldr	r3, [pc, #576]	@ (8009a78 <UART_SetConfig+0x358>)
 8009836:	429a      	cmp	r2, r3
 8009838:	d005      	beq.n	8009846 <UART_SetConfig+0x126>
 800983a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800983e:	681a      	ldr	r2, [r3, #0]
 8009840:	4b8e      	ldr	r3, [pc, #568]	@ (8009a7c <UART_SetConfig+0x35c>)
 8009842:	429a      	cmp	r2, r3
 8009844:	d104      	bne.n	8009850 <UART_SetConfig+0x130>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009846:	f7fd ff6f 	bl	8007728 <HAL_RCC_GetPCLK2Freq>
 800984a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800984e:	e003      	b.n	8009858 <UART_SetConfig+0x138>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009850:	f7fd ff56 	bl	8007700 <HAL_RCC_GetPCLK1Freq>
 8009854:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800985c:	69db      	ldr	r3, [r3, #28]
 800985e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009862:	f040 810f 	bne.w	8009a84 <UART_SetConfig+0x364>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009866:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800986a:	2200      	movs	r2, #0
 800986c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009870:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009874:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009878:	4622      	mov	r2, r4
 800987a:	462b      	mov	r3, r5
 800987c:	1891      	adds	r1, r2, r2
 800987e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009880:	415b      	adcs	r3, r3
 8009882:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009884:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009888:	4621      	mov	r1, r4
 800988a:	eb12 0801 	adds.w	r8, r2, r1
 800988e:	4629      	mov	r1, r5
 8009890:	eb43 0901 	adc.w	r9, r3, r1
 8009894:	f04f 0200 	mov.w	r2, #0
 8009898:	f04f 0300 	mov.w	r3, #0
 800989c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80098a0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80098a4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80098a8:	4690      	mov	r8, r2
 80098aa:	4699      	mov	r9, r3
 80098ac:	4623      	mov	r3, r4
 80098ae:	eb18 0303 	adds.w	r3, r8, r3
 80098b2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80098b6:	462b      	mov	r3, r5
 80098b8:	eb49 0303 	adc.w	r3, r9, r3
 80098bc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80098c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098c4:	685b      	ldr	r3, [r3, #4]
 80098c6:	2200      	movs	r2, #0
 80098c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80098cc:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80098d0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80098d4:	460b      	mov	r3, r1
 80098d6:	18db      	adds	r3, r3, r3
 80098d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80098da:	4613      	mov	r3, r2
 80098dc:	eb42 0303 	adc.w	r3, r2, r3
 80098e0:	657b      	str	r3, [r7, #84]	@ 0x54
 80098e2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80098e6:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80098ea:	f7f6 fcd1 	bl	8000290 <__aeabi_uldivmod>
 80098ee:	4602      	mov	r2, r0
 80098f0:	460b      	mov	r3, r1
 80098f2:	4b63      	ldr	r3, [pc, #396]	@ (8009a80 <UART_SetConfig+0x360>)
 80098f4:	fba3 2302 	umull	r2, r3, r3, r2
 80098f8:	095b      	lsrs	r3, r3, #5
 80098fa:	011c      	lsls	r4, r3, #4
 80098fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009900:	2200      	movs	r2, #0
 8009902:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009906:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800990a:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800990e:	4642      	mov	r2, r8
 8009910:	464b      	mov	r3, r9
 8009912:	1891      	adds	r1, r2, r2
 8009914:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009916:	415b      	adcs	r3, r3
 8009918:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800991a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800991e:	4641      	mov	r1, r8
 8009920:	eb12 0a01 	adds.w	sl, r2, r1
 8009924:	4649      	mov	r1, r9
 8009926:	eb43 0b01 	adc.w	fp, r3, r1
 800992a:	f04f 0200 	mov.w	r2, #0
 800992e:	f04f 0300 	mov.w	r3, #0
 8009932:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009936:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800993a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800993e:	4692      	mov	sl, r2
 8009940:	469b      	mov	fp, r3
 8009942:	4643      	mov	r3, r8
 8009944:	eb1a 0303 	adds.w	r3, sl, r3
 8009948:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800994c:	464b      	mov	r3, r9
 800994e:	eb4b 0303 	adc.w	r3, fp, r3
 8009952:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800995a:	685b      	ldr	r3, [r3, #4]
 800995c:	2200      	movs	r2, #0
 800995e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009962:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009966:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800996a:	460b      	mov	r3, r1
 800996c:	18db      	adds	r3, r3, r3
 800996e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009970:	4613      	mov	r3, r2
 8009972:	eb42 0303 	adc.w	r3, r2, r3
 8009976:	647b      	str	r3, [r7, #68]	@ 0x44
 8009978:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800997c:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009980:	f7f6 fc86 	bl	8000290 <__aeabi_uldivmod>
 8009984:	4602      	mov	r2, r0
 8009986:	460b      	mov	r3, r1
 8009988:	4611      	mov	r1, r2
 800998a:	4b3d      	ldr	r3, [pc, #244]	@ (8009a80 <UART_SetConfig+0x360>)
 800998c:	fba3 2301 	umull	r2, r3, r3, r1
 8009990:	095b      	lsrs	r3, r3, #5
 8009992:	2264      	movs	r2, #100	@ 0x64
 8009994:	fb02 f303 	mul.w	r3, r2, r3
 8009998:	1acb      	subs	r3, r1, r3
 800999a:	00db      	lsls	r3, r3, #3
 800999c:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80099a0:	4b37      	ldr	r3, [pc, #220]	@ (8009a80 <UART_SetConfig+0x360>)
 80099a2:	fba3 2302 	umull	r2, r3, r3, r2
 80099a6:	095b      	lsrs	r3, r3, #5
 80099a8:	005b      	lsls	r3, r3, #1
 80099aa:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80099ae:	441c      	add	r4, r3
 80099b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80099b4:	2200      	movs	r2, #0
 80099b6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80099ba:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80099be:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80099c2:	4642      	mov	r2, r8
 80099c4:	464b      	mov	r3, r9
 80099c6:	1891      	adds	r1, r2, r2
 80099c8:	63b9      	str	r1, [r7, #56]	@ 0x38
 80099ca:	415b      	adcs	r3, r3
 80099cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80099ce:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80099d2:	4641      	mov	r1, r8
 80099d4:	1851      	adds	r1, r2, r1
 80099d6:	6339      	str	r1, [r7, #48]	@ 0x30
 80099d8:	4649      	mov	r1, r9
 80099da:	414b      	adcs	r3, r1
 80099dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80099de:	f04f 0200 	mov.w	r2, #0
 80099e2:	f04f 0300 	mov.w	r3, #0
 80099e6:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80099ea:	4659      	mov	r1, fp
 80099ec:	00cb      	lsls	r3, r1, #3
 80099ee:	4651      	mov	r1, sl
 80099f0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80099f4:	4651      	mov	r1, sl
 80099f6:	00ca      	lsls	r2, r1, #3
 80099f8:	4610      	mov	r0, r2
 80099fa:	4619      	mov	r1, r3
 80099fc:	4603      	mov	r3, r0
 80099fe:	4642      	mov	r2, r8
 8009a00:	189b      	adds	r3, r3, r2
 8009a02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009a06:	464b      	mov	r3, r9
 8009a08:	460a      	mov	r2, r1
 8009a0a:	eb42 0303 	adc.w	r3, r2, r3
 8009a0e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a16:	685b      	ldr	r3, [r3, #4]
 8009a18:	2200      	movs	r2, #0
 8009a1a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009a1e:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009a22:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009a26:	460b      	mov	r3, r1
 8009a28:	18db      	adds	r3, r3, r3
 8009a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a2c:	4613      	mov	r3, r2
 8009a2e:	eb42 0303 	adc.w	r3, r2, r3
 8009a32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009a34:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009a38:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009a3c:	f7f6 fc28 	bl	8000290 <__aeabi_uldivmod>
 8009a40:	4602      	mov	r2, r0
 8009a42:	460b      	mov	r3, r1
 8009a44:	4b0e      	ldr	r3, [pc, #56]	@ (8009a80 <UART_SetConfig+0x360>)
 8009a46:	fba3 1302 	umull	r1, r3, r3, r2
 8009a4a:	095b      	lsrs	r3, r3, #5
 8009a4c:	2164      	movs	r1, #100	@ 0x64
 8009a4e:	fb01 f303 	mul.w	r3, r1, r3
 8009a52:	1ad3      	subs	r3, r2, r3
 8009a54:	00db      	lsls	r3, r3, #3
 8009a56:	3332      	adds	r3, #50	@ 0x32
 8009a58:	4a09      	ldr	r2, [pc, #36]	@ (8009a80 <UART_SetConfig+0x360>)
 8009a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8009a5e:	095b      	lsrs	r3, r3, #5
 8009a60:	f003 0207 	and.w	r2, r3, #7
 8009a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	4422      	add	r2, r4
 8009a6c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009a6e:	e109      	b.n	8009c84 <UART_SetConfig+0x564>
 8009a70:	00a037a0 	.word	0x00a037a0
 8009a74:	08013660 	.word	0x08013660
 8009a78:	40011000 	.word	0x40011000
 8009a7c:	40011400 	.word	0x40011400
 8009a80:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009a84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a88:	2200      	movs	r2, #0
 8009a8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009a8e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009a92:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009a96:	4642      	mov	r2, r8
 8009a98:	464b      	mov	r3, r9
 8009a9a:	1891      	adds	r1, r2, r2
 8009a9c:	6239      	str	r1, [r7, #32]
 8009a9e:	415b      	adcs	r3, r3
 8009aa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8009aa2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009aa6:	4641      	mov	r1, r8
 8009aa8:	1854      	adds	r4, r2, r1
 8009aaa:	4649      	mov	r1, r9
 8009aac:	eb43 0501 	adc.w	r5, r3, r1
 8009ab0:	f04f 0200 	mov.w	r2, #0
 8009ab4:	f04f 0300 	mov.w	r3, #0
 8009ab8:	00eb      	lsls	r3, r5, #3
 8009aba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009abe:	00e2      	lsls	r2, r4, #3
 8009ac0:	4614      	mov	r4, r2
 8009ac2:	461d      	mov	r5, r3
 8009ac4:	4643      	mov	r3, r8
 8009ac6:	18e3      	adds	r3, r4, r3
 8009ac8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009acc:	464b      	mov	r3, r9
 8009ace:	eb45 0303 	adc.w	r3, r5, r3
 8009ad2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ada:	685b      	ldr	r3, [r3, #4]
 8009adc:	2200      	movs	r2, #0
 8009ade:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009ae2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009ae6:	f04f 0200 	mov.w	r2, #0
 8009aea:	f04f 0300 	mov.w	r3, #0
 8009aee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009af2:	4629      	mov	r1, r5
 8009af4:	008b      	lsls	r3, r1, #2
 8009af6:	4621      	mov	r1, r4
 8009af8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009afc:	4621      	mov	r1, r4
 8009afe:	008a      	lsls	r2, r1, #2
 8009b00:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009b04:	f7f6 fbc4 	bl	8000290 <__aeabi_uldivmod>
 8009b08:	4602      	mov	r2, r0
 8009b0a:	460b      	mov	r3, r1
 8009b0c:	4b60      	ldr	r3, [pc, #384]	@ (8009c90 <UART_SetConfig+0x570>)
 8009b0e:	fba3 2302 	umull	r2, r3, r3, r2
 8009b12:	095b      	lsrs	r3, r3, #5
 8009b14:	011c      	lsls	r4, r3, #4
 8009b16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009b20:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009b24:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009b28:	4642      	mov	r2, r8
 8009b2a:	464b      	mov	r3, r9
 8009b2c:	1891      	adds	r1, r2, r2
 8009b2e:	61b9      	str	r1, [r7, #24]
 8009b30:	415b      	adcs	r3, r3
 8009b32:	61fb      	str	r3, [r7, #28]
 8009b34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009b38:	4641      	mov	r1, r8
 8009b3a:	1851      	adds	r1, r2, r1
 8009b3c:	6139      	str	r1, [r7, #16]
 8009b3e:	4649      	mov	r1, r9
 8009b40:	414b      	adcs	r3, r1
 8009b42:	617b      	str	r3, [r7, #20]
 8009b44:	f04f 0200 	mov.w	r2, #0
 8009b48:	f04f 0300 	mov.w	r3, #0
 8009b4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009b50:	4659      	mov	r1, fp
 8009b52:	00cb      	lsls	r3, r1, #3
 8009b54:	4651      	mov	r1, sl
 8009b56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009b5a:	4651      	mov	r1, sl
 8009b5c:	00ca      	lsls	r2, r1, #3
 8009b5e:	4610      	mov	r0, r2
 8009b60:	4619      	mov	r1, r3
 8009b62:	4603      	mov	r3, r0
 8009b64:	4642      	mov	r2, r8
 8009b66:	189b      	adds	r3, r3, r2
 8009b68:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009b6c:	464b      	mov	r3, r9
 8009b6e:	460a      	mov	r2, r1
 8009b70:	eb42 0303 	adc.w	r3, r2, r3
 8009b74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b7c:	685b      	ldr	r3, [r3, #4]
 8009b7e:	2200      	movs	r2, #0
 8009b80:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009b82:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009b84:	f04f 0200 	mov.w	r2, #0
 8009b88:	f04f 0300 	mov.w	r3, #0
 8009b8c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009b90:	4649      	mov	r1, r9
 8009b92:	008b      	lsls	r3, r1, #2
 8009b94:	4641      	mov	r1, r8
 8009b96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009b9a:	4641      	mov	r1, r8
 8009b9c:	008a      	lsls	r2, r1, #2
 8009b9e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009ba2:	f7f6 fb75 	bl	8000290 <__aeabi_uldivmod>
 8009ba6:	4602      	mov	r2, r0
 8009ba8:	460b      	mov	r3, r1
 8009baa:	4611      	mov	r1, r2
 8009bac:	4b38      	ldr	r3, [pc, #224]	@ (8009c90 <UART_SetConfig+0x570>)
 8009bae:	fba3 2301 	umull	r2, r3, r3, r1
 8009bb2:	095b      	lsrs	r3, r3, #5
 8009bb4:	2264      	movs	r2, #100	@ 0x64
 8009bb6:	fb02 f303 	mul.w	r3, r2, r3
 8009bba:	1acb      	subs	r3, r1, r3
 8009bbc:	011b      	lsls	r3, r3, #4
 8009bbe:	3332      	adds	r3, #50	@ 0x32
 8009bc0:	4a33      	ldr	r2, [pc, #204]	@ (8009c90 <UART_SetConfig+0x570>)
 8009bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8009bc6:	095b      	lsrs	r3, r3, #5
 8009bc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009bcc:	441c      	add	r4, r3
 8009bce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	673b      	str	r3, [r7, #112]	@ 0x70
 8009bd6:	677a      	str	r2, [r7, #116]	@ 0x74
 8009bd8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009bdc:	4642      	mov	r2, r8
 8009bde:	464b      	mov	r3, r9
 8009be0:	1891      	adds	r1, r2, r2
 8009be2:	60b9      	str	r1, [r7, #8]
 8009be4:	415b      	adcs	r3, r3
 8009be6:	60fb      	str	r3, [r7, #12]
 8009be8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009bec:	4641      	mov	r1, r8
 8009bee:	1851      	adds	r1, r2, r1
 8009bf0:	6039      	str	r1, [r7, #0]
 8009bf2:	4649      	mov	r1, r9
 8009bf4:	414b      	adcs	r3, r1
 8009bf6:	607b      	str	r3, [r7, #4]
 8009bf8:	f04f 0200 	mov.w	r2, #0
 8009bfc:	f04f 0300 	mov.w	r3, #0
 8009c00:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009c04:	4659      	mov	r1, fp
 8009c06:	00cb      	lsls	r3, r1, #3
 8009c08:	4651      	mov	r1, sl
 8009c0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009c0e:	4651      	mov	r1, sl
 8009c10:	00ca      	lsls	r2, r1, #3
 8009c12:	4610      	mov	r0, r2
 8009c14:	4619      	mov	r1, r3
 8009c16:	4603      	mov	r3, r0
 8009c18:	4642      	mov	r2, r8
 8009c1a:	189b      	adds	r3, r3, r2
 8009c1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009c1e:	464b      	mov	r3, r9
 8009c20:	460a      	mov	r2, r1
 8009c22:	eb42 0303 	adc.w	r3, r2, r3
 8009c26:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c2c:	685b      	ldr	r3, [r3, #4]
 8009c2e:	2200      	movs	r2, #0
 8009c30:	663b      	str	r3, [r7, #96]	@ 0x60
 8009c32:	667a      	str	r2, [r7, #100]	@ 0x64
 8009c34:	f04f 0200 	mov.w	r2, #0
 8009c38:	f04f 0300 	mov.w	r3, #0
 8009c3c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009c40:	4649      	mov	r1, r9
 8009c42:	008b      	lsls	r3, r1, #2
 8009c44:	4641      	mov	r1, r8
 8009c46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009c4a:	4641      	mov	r1, r8
 8009c4c:	008a      	lsls	r2, r1, #2
 8009c4e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009c52:	f7f6 fb1d 	bl	8000290 <__aeabi_uldivmod>
 8009c56:	4602      	mov	r2, r0
 8009c58:	460b      	mov	r3, r1
 8009c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8009c90 <UART_SetConfig+0x570>)
 8009c5c:	fba3 1302 	umull	r1, r3, r3, r2
 8009c60:	095b      	lsrs	r3, r3, #5
 8009c62:	2164      	movs	r1, #100	@ 0x64
 8009c64:	fb01 f303 	mul.w	r3, r1, r3
 8009c68:	1ad3      	subs	r3, r2, r3
 8009c6a:	011b      	lsls	r3, r3, #4
 8009c6c:	3332      	adds	r3, #50	@ 0x32
 8009c6e:	4a08      	ldr	r2, [pc, #32]	@ (8009c90 <UART_SetConfig+0x570>)
 8009c70:	fba2 2303 	umull	r2, r3, r2, r3
 8009c74:	095b      	lsrs	r3, r3, #5
 8009c76:	f003 020f 	and.w	r2, r3, #15
 8009c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4422      	add	r2, r4
 8009c82:	609a      	str	r2, [r3, #8]
}
 8009c84:	bf00      	nop
 8009c86:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009c90:	51eb851f 	.word	0x51eb851f

08009c94 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009c94:	b084      	sub	sp, #16
 8009c96:	b580      	push	{r7, lr}
 8009c98:	b084      	sub	sp, #16
 8009c9a:	af00      	add	r7, sp, #0
 8009c9c:	6078      	str	r0, [r7, #4]
 8009c9e:	f107 001c 	add.w	r0, r7, #28
 8009ca2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca8:	2b01      	cmp	r3, #1
 8009caa:	d122      	bne.n	8009cf2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cb0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	68db      	ldr	r3, [r3, #12]
 8009cbc:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8009cc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009cc4:	687a      	ldr	r2, [r7, #4]
 8009cc6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	68db      	ldr	r3, [r3, #12]
 8009ccc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009cd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009cd6:	2b01      	cmp	r3, #1
 8009cd8:	d105      	bne.n	8009ce6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	68db      	ldr	r3, [r3, #12]
 8009cde:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f001 fbee 	bl	800b4c8 <USB_CoreReset>
 8009cec:	4603      	mov	r3, r0
 8009cee:	73fb      	strb	r3, [r7, #15]
 8009cf0:	e01a      	b.n	8009d28 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	68db      	ldr	r3, [r3, #12]
 8009cf6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f001 fbe2 	bl	800b4c8 <USB_CoreReset>
 8009d04:	4603      	mov	r3, r0
 8009d06:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009d08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d106      	bne.n	8009d1c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d12:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	639a      	str	r2, [r3, #56]	@ 0x38
 8009d1a:	e005      	b.n	8009d28 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d20:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d2a:	2b01      	cmp	r3, #1
 8009d2c:	d10b      	bne.n	8009d46 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	689b      	ldr	r3, [r3, #8]
 8009d32:	f043 0206 	orr.w	r2, r3, #6
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	689b      	ldr	r3, [r3, #8]
 8009d3e:	f043 0220 	orr.w	r2, r3, #32
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009d46:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3710      	adds	r7, #16
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009d52:	b004      	add	sp, #16
 8009d54:	4770      	bx	lr
	...

08009d58 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009d58:	b480      	push	{r7}
 8009d5a:	b087      	sub	sp, #28
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	60f8      	str	r0, [r7, #12]
 8009d60:	60b9      	str	r1, [r7, #8]
 8009d62:	4613      	mov	r3, r2
 8009d64:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009d66:	79fb      	ldrb	r3, [r7, #7]
 8009d68:	2b02      	cmp	r3, #2
 8009d6a:	d165      	bne.n	8009e38 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	4a41      	ldr	r2, [pc, #260]	@ (8009e74 <USB_SetTurnaroundTime+0x11c>)
 8009d70:	4293      	cmp	r3, r2
 8009d72:	d906      	bls.n	8009d82 <USB_SetTurnaroundTime+0x2a>
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	4a40      	ldr	r2, [pc, #256]	@ (8009e78 <USB_SetTurnaroundTime+0x120>)
 8009d78:	4293      	cmp	r3, r2
 8009d7a:	d202      	bcs.n	8009d82 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009d7c:	230f      	movs	r3, #15
 8009d7e:	617b      	str	r3, [r7, #20]
 8009d80:	e062      	b.n	8009e48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	4a3c      	ldr	r2, [pc, #240]	@ (8009e78 <USB_SetTurnaroundTime+0x120>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d306      	bcc.n	8009d98 <USB_SetTurnaroundTime+0x40>
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	4a3b      	ldr	r2, [pc, #236]	@ (8009e7c <USB_SetTurnaroundTime+0x124>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d202      	bcs.n	8009d98 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009d92:	230e      	movs	r3, #14
 8009d94:	617b      	str	r3, [r7, #20]
 8009d96:	e057      	b.n	8009e48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	4a38      	ldr	r2, [pc, #224]	@ (8009e7c <USB_SetTurnaroundTime+0x124>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d306      	bcc.n	8009dae <USB_SetTurnaroundTime+0x56>
 8009da0:	68bb      	ldr	r3, [r7, #8]
 8009da2:	4a37      	ldr	r2, [pc, #220]	@ (8009e80 <USB_SetTurnaroundTime+0x128>)
 8009da4:	4293      	cmp	r3, r2
 8009da6:	d202      	bcs.n	8009dae <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009da8:	230d      	movs	r3, #13
 8009daa:	617b      	str	r3, [r7, #20]
 8009dac:	e04c      	b.n	8009e48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	4a33      	ldr	r2, [pc, #204]	@ (8009e80 <USB_SetTurnaroundTime+0x128>)
 8009db2:	4293      	cmp	r3, r2
 8009db4:	d306      	bcc.n	8009dc4 <USB_SetTurnaroundTime+0x6c>
 8009db6:	68bb      	ldr	r3, [r7, #8]
 8009db8:	4a32      	ldr	r2, [pc, #200]	@ (8009e84 <USB_SetTurnaroundTime+0x12c>)
 8009dba:	4293      	cmp	r3, r2
 8009dbc:	d802      	bhi.n	8009dc4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009dbe:	230c      	movs	r3, #12
 8009dc0:	617b      	str	r3, [r7, #20]
 8009dc2:	e041      	b.n	8009e48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009dc4:	68bb      	ldr	r3, [r7, #8]
 8009dc6:	4a2f      	ldr	r2, [pc, #188]	@ (8009e84 <USB_SetTurnaroundTime+0x12c>)
 8009dc8:	4293      	cmp	r3, r2
 8009dca:	d906      	bls.n	8009dda <USB_SetTurnaroundTime+0x82>
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	4a2e      	ldr	r2, [pc, #184]	@ (8009e88 <USB_SetTurnaroundTime+0x130>)
 8009dd0:	4293      	cmp	r3, r2
 8009dd2:	d802      	bhi.n	8009dda <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009dd4:	230b      	movs	r3, #11
 8009dd6:	617b      	str	r3, [r7, #20]
 8009dd8:	e036      	b.n	8009e48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009dda:	68bb      	ldr	r3, [r7, #8]
 8009ddc:	4a2a      	ldr	r2, [pc, #168]	@ (8009e88 <USB_SetTurnaroundTime+0x130>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d906      	bls.n	8009df0 <USB_SetTurnaroundTime+0x98>
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	4a29      	ldr	r2, [pc, #164]	@ (8009e8c <USB_SetTurnaroundTime+0x134>)
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d802      	bhi.n	8009df0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009dea:	230a      	movs	r3, #10
 8009dec:	617b      	str	r3, [r7, #20]
 8009dee:	e02b      	b.n	8009e48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	4a26      	ldr	r2, [pc, #152]	@ (8009e8c <USB_SetTurnaroundTime+0x134>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d906      	bls.n	8009e06 <USB_SetTurnaroundTime+0xae>
 8009df8:	68bb      	ldr	r3, [r7, #8]
 8009dfa:	4a25      	ldr	r2, [pc, #148]	@ (8009e90 <USB_SetTurnaroundTime+0x138>)
 8009dfc:	4293      	cmp	r3, r2
 8009dfe:	d202      	bcs.n	8009e06 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009e00:	2309      	movs	r3, #9
 8009e02:	617b      	str	r3, [r7, #20]
 8009e04:	e020      	b.n	8009e48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	4a21      	ldr	r2, [pc, #132]	@ (8009e90 <USB_SetTurnaroundTime+0x138>)
 8009e0a:	4293      	cmp	r3, r2
 8009e0c:	d306      	bcc.n	8009e1c <USB_SetTurnaroundTime+0xc4>
 8009e0e:	68bb      	ldr	r3, [r7, #8]
 8009e10:	4a20      	ldr	r2, [pc, #128]	@ (8009e94 <USB_SetTurnaroundTime+0x13c>)
 8009e12:	4293      	cmp	r3, r2
 8009e14:	d802      	bhi.n	8009e1c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009e16:	2308      	movs	r3, #8
 8009e18:	617b      	str	r3, [r7, #20]
 8009e1a:	e015      	b.n	8009e48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	4a1d      	ldr	r2, [pc, #116]	@ (8009e94 <USB_SetTurnaroundTime+0x13c>)
 8009e20:	4293      	cmp	r3, r2
 8009e22:	d906      	bls.n	8009e32 <USB_SetTurnaroundTime+0xda>
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	4a1c      	ldr	r2, [pc, #112]	@ (8009e98 <USB_SetTurnaroundTime+0x140>)
 8009e28:	4293      	cmp	r3, r2
 8009e2a:	d202      	bcs.n	8009e32 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009e2c:	2307      	movs	r3, #7
 8009e2e:	617b      	str	r3, [r7, #20]
 8009e30:	e00a      	b.n	8009e48 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009e32:	2306      	movs	r3, #6
 8009e34:	617b      	str	r3, [r7, #20]
 8009e36:	e007      	b.n	8009e48 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009e38:	79fb      	ldrb	r3, [r7, #7]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d102      	bne.n	8009e44 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009e3e:	2309      	movs	r3, #9
 8009e40:	617b      	str	r3, [r7, #20]
 8009e42:	e001      	b.n	8009e48 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009e44:	2309      	movs	r3, #9
 8009e46:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	68db      	ldr	r3, [r3, #12]
 8009e4c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	68da      	ldr	r2, [r3, #12]
 8009e58:	697b      	ldr	r3, [r7, #20]
 8009e5a:	029b      	lsls	r3, r3, #10
 8009e5c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009e60:	431a      	orrs	r2, r3
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009e66:	2300      	movs	r3, #0
}
 8009e68:	4618      	mov	r0, r3
 8009e6a:	371c      	adds	r7, #28
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e72:	4770      	bx	lr
 8009e74:	00d8acbf 	.word	0x00d8acbf
 8009e78:	00e4e1c0 	.word	0x00e4e1c0
 8009e7c:	00f42400 	.word	0x00f42400
 8009e80:	01067380 	.word	0x01067380
 8009e84:	011a499f 	.word	0x011a499f
 8009e88:	01312cff 	.word	0x01312cff
 8009e8c:	014ca43f 	.word	0x014ca43f
 8009e90:	016e3600 	.word	0x016e3600
 8009e94:	01a6ab1f 	.word	0x01a6ab1f
 8009e98:	01e84800 	.word	0x01e84800

08009e9c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009e9c:	b480      	push	{r7}
 8009e9e:	b083      	sub	sp, #12
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	689b      	ldr	r3, [r3, #8]
 8009ea8:	f043 0201 	orr.w	r2, r3, #1
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009eb0:	2300      	movs	r3, #0
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	370c      	adds	r7, #12
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebc:	4770      	bx	lr

08009ebe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009ebe:	b480      	push	{r7}
 8009ec0:	b083      	sub	sp, #12
 8009ec2:	af00      	add	r7, sp, #0
 8009ec4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	f023 0201 	bic.w	r2, r3, #1
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009ed2:	2300      	movs	r3, #0
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	370c      	adds	r7, #12
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ede:	4770      	bx	lr

08009ee0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b084      	sub	sp, #16
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
 8009ee8:	460b      	mov	r3, r1
 8009eea:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009eec:	2300      	movs	r3, #0
 8009eee:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	68db      	ldr	r3, [r3, #12]
 8009ef4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009efc:	78fb      	ldrb	r3, [r7, #3]
 8009efe:	2b01      	cmp	r3, #1
 8009f00:	d115      	bne.n	8009f2e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	68db      	ldr	r3, [r3, #12]
 8009f06:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009f0e:	2001      	movs	r0, #1
 8009f10:	f7f7 fe94 	bl	8001c3c <HAL_Delay>
      ms++;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	3301      	adds	r3, #1
 8009f18:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8009f1a:	6878      	ldr	r0, [r7, #4]
 8009f1c:	f001 fa45 	bl	800b3aa <USB_GetMode>
 8009f20:	4603      	mov	r3, r0
 8009f22:	2b01      	cmp	r3, #1
 8009f24:	d01e      	beq.n	8009f64 <USB_SetCurrentMode+0x84>
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	2b31      	cmp	r3, #49	@ 0x31
 8009f2a:	d9f0      	bls.n	8009f0e <USB_SetCurrentMode+0x2e>
 8009f2c:	e01a      	b.n	8009f64 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009f2e:	78fb      	ldrb	r3, [r7, #3]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d115      	bne.n	8009f60 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	68db      	ldr	r3, [r3, #12]
 8009f38:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009f40:	2001      	movs	r0, #1
 8009f42:	f7f7 fe7b 	bl	8001c3c <HAL_Delay>
      ms++;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	3301      	adds	r3, #1
 8009f4a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f001 fa2c 	bl	800b3aa <USB_GetMode>
 8009f52:	4603      	mov	r3, r0
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d005      	beq.n	8009f64 <USB_SetCurrentMode+0x84>
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	2b31      	cmp	r3, #49	@ 0x31
 8009f5c:	d9f0      	bls.n	8009f40 <USB_SetCurrentMode+0x60>
 8009f5e:	e001      	b.n	8009f64 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009f60:	2301      	movs	r3, #1
 8009f62:	e005      	b.n	8009f70 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	2b32      	cmp	r3, #50	@ 0x32
 8009f68:	d101      	bne.n	8009f6e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	e000      	b.n	8009f70 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009f6e:	2300      	movs	r3, #0
}
 8009f70:	4618      	mov	r0, r3
 8009f72:	3710      	adds	r7, #16
 8009f74:	46bd      	mov	sp, r7
 8009f76:	bd80      	pop	{r7, pc}

08009f78 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009f78:	b084      	sub	sp, #16
 8009f7a:	b580      	push	{r7, lr}
 8009f7c:	b086      	sub	sp, #24
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	6078      	str	r0, [r7, #4]
 8009f82:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009f86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009f92:	2300      	movs	r3, #0
 8009f94:	613b      	str	r3, [r7, #16]
 8009f96:	e009      	b.n	8009fac <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009f98:	687a      	ldr	r2, [r7, #4]
 8009f9a:	693b      	ldr	r3, [r7, #16]
 8009f9c:	3340      	adds	r3, #64	@ 0x40
 8009f9e:	009b      	lsls	r3, r3, #2
 8009fa0:	4413      	add	r3, r2
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009fa6:	693b      	ldr	r3, [r7, #16]
 8009fa8:	3301      	adds	r3, #1
 8009faa:	613b      	str	r3, [r7, #16]
 8009fac:	693b      	ldr	r3, [r7, #16]
 8009fae:	2b0e      	cmp	r3, #14
 8009fb0:	d9f2      	bls.n	8009f98 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009fb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d11c      	bne.n	8009ff2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fbe:	685b      	ldr	r3, [r3, #4]
 8009fc0:	68fa      	ldr	r2, [r7, #12]
 8009fc2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009fc6:	f043 0302 	orr.w	r3, r3, #2
 8009fca:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fd0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fdc:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fe8:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	639a      	str	r2, [r3, #56]	@ 0x38
 8009ff0:	e00b      	b.n	800a00a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ff6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a002:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a010:	461a      	mov	r2, r3
 800a012:	2300      	movs	r3, #0
 800a014:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a01c:	4619      	mov	r1, r3
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a024:	461a      	mov	r2, r3
 800a026:	680b      	ldr	r3, [r1, #0]
 800a028:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a02a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a02c:	2b01      	cmp	r3, #1
 800a02e:	d10c      	bne.n	800a04a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a032:	2b00      	cmp	r3, #0
 800a034:	d104      	bne.n	800a040 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a036:	2100      	movs	r1, #0
 800a038:	6878      	ldr	r0, [r7, #4]
 800a03a:	f000 f965 	bl	800a308 <USB_SetDevSpeed>
 800a03e:	e008      	b.n	800a052 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a040:	2101      	movs	r1, #1
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f000 f960 	bl	800a308 <USB_SetDevSpeed>
 800a048:	e003      	b.n	800a052 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a04a:	2103      	movs	r1, #3
 800a04c:	6878      	ldr	r0, [r7, #4]
 800a04e:	f000 f95b 	bl	800a308 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a052:	2110      	movs	r1, #16
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f000 f8f3 	bl	800a240 <USB_FlushTxFifo>
 800a05a:	4603      	mov	r3, r0
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d001      	beq.n	800a064 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800a060:	2301      	movs	r3, #1
 800a062:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a064:	6878      	ldr	r0, [r7, #4]
 800a066:	f000 f91f 	bl	800a2a8 <USB_FlushRxFifo>
 800a06a:	4603      	mov	r3, r0
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d001      	beq.n	800a074 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800a070:	2301      	movs	r3, #1
 800a072:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a07a:	461a      	mov	r2, r3
 800a07c:	2300      	movs	r3, #0
 800a07e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a086:	461a      	mov	r2, r3
 800a088:	2300      	movs	r3, #0
 800a08a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a092:	461a      	mov	r2, r3
 800a094:	2300      	movs	r3, #0
 800a096:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a098:	2300      	movs	r3, #0
 800a09a:	613b      	str	r3, [r7, #16]
 800a09c:	e043      	b.n	800a126 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a09e:	693b      	ldr	r3, [r7, #16]
 800a0a0:	015a      	lsls	r2, r3, #5
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	4413      	add	r3, r2
 800a0a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a0b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a0b4:	d118      	bne.n	800a0e8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800a0b6:	693b      	ldr	r3, [r7, #16]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d10a      	bne.n	800a0d2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a0bc:	693b      	ldr	r3, [r7, #16]
 800a0be:	015a      	lsls	r2, r3, #5
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	4413      	add	r3, r2
 800a0c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0c8:	461a      	mov	r2, r3
 800a0ca:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a0ce:	6013      	str	r3, [r2, #0]
 800a0d0:	e013      	b.n	800a0fa <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	015a      	lsls	r2, r3, #5
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	4413      	add	r3, r2
 800a0da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0de:	461a      	mov	r2, r3
 800a0e0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a0e4:	6013      	str	r3, [r2, #0]
 800a0e6:	e008      	b.n	800a0fa <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a0e8:	693b      	ldr	r3, [r7, #16]
 800a0ea:	015a      	lsls	r2, r3, #5
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	4413      	add	r3, r2
 800a0f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0f4:	461a      	mov	r2, r3
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a0fa:	693b      	ldr	r3, [r7, #16]
 800a0fc:	015a      	lsls	r2, r3, #5
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	4413      	add	r3, r2
 800a102:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a106:	461a      	mov	r2, r3
 800a108:	2300      	movs	r3, #0
 800a10a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	015a      	lsls	r2, r3, #5
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	4413      	add	r3, r2
 800a114:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a118:	461a      	mov	r2, r3
 800a11a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a11e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a120:	693b      	ldr	r3, [r7, #16]
 800a122:	3301      	adds	r3, #1
 800a124:	613b      	str	r3, [r7, #16]
 800a126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a128:	693a      	ldr	r2, [r7, #16]
 800a12a:	429a      	cmp	r2, r3
 800a12c:	d3b7      	bcc.n	800a09e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a12e:	2300      	movs	r3, #0
 800a130:	613b      	str	r3, [r7, #16]
 800a132:	e043      	b.n	800a1bc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a134:	693b      	ldr	r3, [r7, #16]
 800a136:	015a      	lsls	r2, r3, #5
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	4413      	add	r3, r2
 800a13c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a146:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a14a:	d118      	bne.n	800a17e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800a14c:	693b      	ldr	r3, [r7, #16]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d10a      	bne.n	800a168 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a152:	693b      	ldr	r3, [r7, #16]
 800a154:	015a      	lsls	r2, r3, #5
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	4413      	add	r3, r2
 800a15a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a15e:	461a      	mov	r2, r3
 800a160:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a164:	6013      	str	r3, [r2, #0]
 800a166:	e013      	b.n	800a190 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a168:	693b      	ldr	r3, [r7, #16]
 800a16a:	015a      	lsls	r2, r3, #5
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	4413      	add	r3, r2
 800a170:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a174:	461a      	mov	r2, r3
 800a176:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a17a:	6013      	str	r3, [r2, #0]
 800a17c:	e008      	b.n	800a190 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a17e:	693b      	ldr	r3, [r7, #16]
 800a180:	015a      	lsls	r2, r3, #5
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	4413      	add	r3, r2
 800a186:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a18a:	461a      	mov	r2, r3
 800a18c:	2300      	movs	r3, #0
 800a18e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a190:	693b      	ldr	r3, [r7, #16]
 800a192:	015a      	lsls	r2, r3, #5
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	4413      	add	r3, r2
 800a198:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a19c:	461a      	mov	r2, r3
 800a19e:	2300      	movs	r3, #0
 800a1a0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a1a2:	693b      	ldr	r3, [r7, #16]
 800a1a4:	015a      	lsls	r2, r3, #5
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	4413      	add	r3, r2
 800a1aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1ae:	461a      	mov	r2, r3
 800a1b0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a1b4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a1b6:	693b      	ldr	r3, [r7, #16]
 800a1b8:	3301      	adds	r3, #1
 800a1ba:	613b      	str	r3, [r7, #16]
 800a1bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1be:	693a      	ldr	r2, [r7, #16]
 800a1c0:	429a      	cmp	r2, r3
 800a1c2:	d3b7      	bcc.n	800a134 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1ca:	691b      	ldr	r3, [r3, #16]
 800a1cc:	68fa      	ldr	r2, [r7, #12]
 800a1ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a1d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a1d6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a1e4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a1e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d105      	bne.n	800a1f8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	699b      	ldr	r3, [r3, #24]
 800a1f0:	f043 0210 	orr.w	r2, r3, #16
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	699a      	ldr	r2, [r3, #24]
 800a1fc:	4b0f      	ldr	r3, [pc, #60]	@ (800a23c <USB_DevInit+0x2c4>)
 800a1fe:	4313      	orrs	r3, r2
 800a200:	687a      	ldr	r2, [r7, #4]
 800a202:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a204:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a206:	2b00      	cmp	r3, #0
 800a208:	d005      	beq.n	800a216 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	699b      	ldr	r3, [r3, #24]
 800a20e:	f043 0208 	orr.w	r2, r3, #8
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a216:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a218:	2b01      	cmp	r3, #1
 800a21a:	d107      	bne.n	800a22c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	699b      	ldr	r3, [r3, #24]
 800a220:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a224:	f043 0304 	orr.w	r3, r3, #4
 800a228:	687a      	ldr	r2, [r7, #4]
 800a22a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a22c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a22e:	4618      	mov	r0, r3
 800a230:	3718      	adds	r7, #24
 800a232:	46bd      	mov	sp, r7
 800a234:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a238:	b004      	add	sp, #16
 800a23a:	4770      	bx	lr
 800a23c:	803c3800 	.word	0x803c3800

0800a240 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a240:	b480      	push	{r7}
 800a242:	b085      	sub	sp, #20
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
 800a248:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a24a:	2300      	movs	r3, #0
 800a24c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	3301      	adds	r3, #1
 800a252:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	4a13      	ldr	r2, [pc, #76]	@ (800a2a4 <USB_FlushTxFifo+0x64>)
 800a258:	4293      	cmp	r3, r2
 800a25a:	d901      	bls.n	800a260 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a25c:	2303      	movs	r3, #3
 800a25e:	e01b      	b.n	800a298 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	691b      	ldr	r3, [r3, #16]
 800a264:	2b00      	cmp	r3, #0
 800a266:	daf2      	bge.n	800a24e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a268:	2300      	movs	r3, #0
 800a26a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	019b      	lsls	r3, r3, #6
 800a270:	f043 0220 	orr.w	r2, r3, #32
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	3301      	adds	r3, #1
 800a27c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	4a08      	ldr	r2, [pc, #32]	@ (800a2a4 <USB_FlushTxFifo+0x64>)
 800a282:	4293      	cmp	r3, r2
 800a284:	d901      	bls.n	800a28a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a286:	2303      	movs	r3, #3
 800a288:	e006      	b.n	800a298 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	691b      	ldr	r3, [r3, #16]
 800a28e:	f003 0320 	and.w	r3, r3, #32
 800a292:	2b20      	cmp	r3, #32
 800a294:	d0f0      	beq.n	800a278 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a296:	2300      	movs	r3, #0
}
 800a298:	4618      	mov	r0, r3
 800a29a:	3714      	adds	r7, #20
 800a29c:	46bd      	mov	sp, r7
 800a29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a2:	4770      	bx	lr
 800a2a4:	00030d40 	.word	0x00030d40

0800a2a8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a2a8:	b480      	push	{r7}
 800a2aa:	b085      	sub	sp, #20
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	3301      	adds	r3, #1
 800a2b8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	4a11      	ldr	r2, [pc, #68]	@ (800a304 <USB_FlushRxFifo+0x5c>)
 800a2be:	4293      	cmp	r3, r2
 800a2c0:	d901      	bls.n	800a2c6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a2c2:	2303      	movs	r3, #3
 800a2c4:	e018      	b.n	800a2f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	691b      	ldr	r3, [r3, #16]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	daf2      	bge.n	800a2b4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2210      	movs	r2, #16
 800a2d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	3301      	adds	r3, #1
 800a2dc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	4a08      	ldr	r2, [pc, #32]	@ (800a304 <USB_FlushRxFifo+0x5c>)
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	d901      	bls.n	800a2ea <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a2e6:	2303      	movs	r3, #3
 800a2e8:	e006      	b.n	800a2f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	691b      	ldr	r3, [r3, #16]
 800a2ee:	f003 0310 	and.w	r3, r3, #16
 800a2f2:	2b10      	cmp	r3, #16
 800a2f4:	d0f0      	beq.n	800a2d8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a2f6:	2300      	movs	r3, #0
}
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	3714      	adds	r7, #20
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a302:	4770      	bx	lr
 800a304:	00030d40 	.word	0x00030d40

0800a308 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a308:	b480      	push	{r7}
 800a30a:	b085      	sub	sp, #20
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
 800a310:	460b      	mov	r3, r1
 800a312:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a31e:	681a      	ldr	r2, [r3, #0]
 800a320:	78fb      	ldrb	r3, [r7, #3]
 800a322:	68f9      	ldr	r1, [r7, #12]
 800a324:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a328:	4313      	orrs	r3, r2
 800a32a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a32c:	2300      	movs	r3, #0
}
 800a32e:	4618      	mov	r0, r3
 800a330:	3714      	adds	r7, #20
 800a332:	46bd      	mov	sp, r7
 800a334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a338:	4770      	bx	lr

0800a33a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a33a:	b480      	push	{r7}
 800a33c:	b087      	sub	sp, #28
 800a33e:	af00      	add	r7, sp, #0
 800a340:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a346:	693b      	ldr	r3, [r7, #16]
 800a348:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a34c:	689b      	ldr	r3, [r3, #8]
 800a34e:	f003 0306 	and.w	r3, r3, #6
 800a352:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d102      	bne.n	800a360 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a35a:	2300      	movs	r3, #0
 800a35c:	75fb      	strb	r3, [r7, #23]
 800a35e:	e00a      	b.n	800a376 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	2b02      	cmp	r3, #2
 800a364:	d002      	beq.n	800a36c <USB_GetDevSpeed+0x32>
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	2b06      	cmp	r3, #6
 800a36a:	d102      	bne.n	800a372 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a36c:	2302      	movs	r3, #2
 800a36e:	75fb      	strb	r3, [r7, #23]
 800a370:	e001      	b.n	800a376 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a372:	230f      	movs	r3, #15
 800a374:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a376:	7dfb      	ldrb	r3, [r7, #23]
}
 800a378:	4618      	mov	r0, r3
 800a37a:	371c      	adds	r7, #28
 800a37c:	46bd      	mov	sp, r7
 800a37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a382:	4770      	bx	lr

0800a384 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a384:	b480      	push	{r7}
 800a386:	b085      	sub	sp, #20
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
 800a38c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	781b      	ldrb	r3, [r3, #0]
 800a396:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	785b      	ldrb	r3, [r3, #1]
 800a39c:	2b01      	cmp	r3, #1
 800a39e:	d13a      	bne.n	800a416 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3a6:	69da      	ldr	r2, [r3, #28]
 800a3a8:	683b      	ldr	r3, [r7, #0]
 800a3aa:	781b      	ldrb	r3, [r3, #0]
 800a3ac:	f003 030f 	and.w	r3, r3, #15
 800a3b0:	2101      	movs	r1, #1
 800a3b2:	fa01 f303 	lsl.w	r3, r1, r3
 800a3b6:	b29b      	uxth	r3, r3
 800a3b8:	68f9      	ldr	r1, [r7, #12]
 800a3ba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a3be:	4313      	orrs	r3, r2
 800a3c0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a3c2:	68bb      	ldr	r3, [r7, #8]
 800a3c4:	015a      	lsls	r2, r3, #5
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	4413      	add	r3, r2
 800a3ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d155      	bne.n	800a484 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	015a      	lsls	r2, r3, #5
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	4413      	add	r3, r2
 800a3e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3e4:	681a      	ldr	r2, [r3, #0]
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	68db      	ldr	r3, [r3, #12]
 800a3ea:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	791b      	ldrb	r3, [r3, #4]
 800a3f2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a3f4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	059b      	lsls	r3, r3, #22
 800a3fa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a3fc:	4313      	orrs	r3, r2
 800a3fe:	68ba      	ldr	r2, [r7, #8]
 800a400:	0151      	lsls	r1, r2, #5
 800a402:	68fa      	ldr	r2, [r7, #12]
 800a404:	440a      	add	r2, r1
 800a406:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a40a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a40e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a412:	6013      	str	r3, [r2, #0]
 800a414:	e036      	b.n	800a484 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a41c:	69da      	ldr	r2, [r3, #28]
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	781b      	ldrb	r3, [r3, #0]
 800a422:	f003 030f 	and.w	r3, r3, #15
 800a426:	2101      	movs	r1, #1
 800a428:	fa01 f303 	lsl.w	r3, r1, r3
 800a42c:	041b      	lsls	r3, r3, #16
 800a42e:	68f9      	ldr	r1, [r7, #12]
 800a430:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a434:	4313      	orrs	r3, r2
 800a436:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a438:	68bb      	ldr	r3, [r7, #8]
 800a43a:	015a      	lsls	r2, r3, #5
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	4413      	add	r3, r2
 800a440:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d11a      	bne.n	800a484 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	015a      	lsls	r2, r3, #5
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	4413      	add	r3, r2
 800a456:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a45a:	681a      	ldr	r2, [r3, #0]
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	68db      	ldr	r3, [r3, #12]
 800a460:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	791b      	ldrb	r3, [r3, #4]
 800a468:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a46a:	430b      	orrs	r3, r1
 800a46c:	4313      	orrs	r3, r2
 800a46e:	68ba      	ldr	r2, [r7, #8]
 800a470:	0151      	lsls	r1, r2, #5
 800a472:	68fa      	ldr	r2, [r7, #12]
 800a474:	440a      	add	r2, r1
 800a476:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a47a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a47e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a482:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a484:	2300      	movs	r3, #0
}
 800a486:	4618      	mov	r0, r3
 800a488:	3714      	adds	r7, #20
 800a48a:	46bd      	mov	sp, r7
 800a48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a490:	4770      	bx	lr
	...

0800a494 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a494:	b480      	push	{r7}
 800a496:	b085      	sub	sp, #20
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
 800a49c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a4a2:	683b      	ldr	r3, [r7, #0]
 800a4a4:	781b      	ldrb	r3, [r3, #0]
 800a4a6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	785b      	ldrb	r3, [r3, #1]
 800a4ac:	2b01      	cmp	r3, #1
 800a4ae:	d161      	bne.n	800a574 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	015a      	lsls	r2, r3, #5
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	4413      	add	r3, r2
 800a4b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a4c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a4c6:	d11f      	bne.n	800a508 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a4c8:	68bb      	ldr	r3, [r7, #8]
 800a4ca:	015a      	lsls	r2, r3, #5
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	4413      	add	r3, r2
 800a4d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	68ba      	ldr	r2, [r7, #8]
 800a4d8:	0151      	lsls	r1, r2, #5
 800a4da:	68fa      	ldr	r2, [r7, #12]
 800a4dc:	440a      	add	r2, r1
 800a4de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a4e2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a4e6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a4e8:	68bb      	ldr	r3, [r7, #8]
 800a4ea:	015a      	lsls	r2, r3, #5
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	4413      	add	r3, r2
 800a4f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	68ba      	ldr	r2, [r7, #8]
 800a4f8:	0151      	lsls	r1, r2, #5
 800a4fa:	68fa      	ldr	r2, [r7, #12]
 800a4fc:	440a      	add	r2, r1
 800a4fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a502:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a506:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a50e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a510:	683b      	ldr	r3, [r7, #0]
 800a512:	781b      	ldrb	r3, [r3, #0]
 800a514:	f003 030f 	and.w	r3, r3, #15
 800a518:	2101      	movs	r1, #1
 800a51a:	fa01 f303 	lsl.w	r3, r1, r3
 800a51e:	b29b      	uxth	r3, r3
 800a520:	43db      	mvns	r3, r3
 800a522:	68f9      	ldr	r1, [r7, #12]
 800a524:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a528:	4013      	ands	r3, r2
 800a52a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a532:	69da      	ldr	r2, [r3, #28]
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	781b      	ldrb	r3, [r3, #0]
 800a538:	f003 030f 	and.w	r3, r3, #15
 800a53c:	2101      	movs	r1, #1
 800a53e:	fa01 f303 	lsl.w	r3, r1, r3
 800a542:	b29b      	uxth	r3, r3
 800a544:	43db      	mvns	r3, r3
 800a546:	68f9      	ldr	r1, [r7, #12]
 800a548:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a54c:	4013      	ands	r3, r2
 800a54e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	015a      	lsls	r2, r3, #5
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	4413      	add	r3, r2
 800a558:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a55c:	681a      	ldr	r2, [r3, #0]
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	0159      	lsls	r1, r3, #5
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	440b      	add	r3, r1
 800a566:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a56a:	4619      	mov	r1, r3
 800a56c:	4b35      	ldr	r3, [pc, #212]	@ (800a644 <USB_DeactivateEndpoint+0x1b0>)
 800a56e:	4013      	ands	r3, r2
 800a570:	600b      	str	r3, [r1, #0]
 800a572:	e060      	b.n	800a636 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a574:	68bb      	ldr	r3, [r7, #8]
 800a576:	015a      	lsls	r2, r3, #5
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	4413      	add	r3, r2
 800a57c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a586:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a58a:	d11f      	bne.n	800a5cc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a58c:	68bb      	ldr	r3, [r7, #8]
 800a58e:	015a      	lsls	r2, r3, #5
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	4413      	add	r3, r2
 800a594:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	68ba      	ldr	r2, [r7, #8]
 800a59c:	0151      	lsls	r1, r2, #5
 800a59e:	68fa      	ldr	r2, [r7, #12]
 800a5a0:	440a      	add	r2, r1
 800a5a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a5a6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a5aa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a5ac:	68bb      	ldr	r3, [r7, #8]
 800a5ae:	015a      	lsls	r2, r3, #5
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	4413      	add	r3, r2
 800a5b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	68ba      	ldr	r2, [r7, #8]
 800a5bc:	0151      	lsls	r1, r2, #5
 800a5be:	68fa      	ldr	r2, [r7, #12]
 800a5c0:	440a      	add	r2, r1
 800a5c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a5c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a5ca:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	781b      	ldrb	r3, [r3, #0]
 800a5d8:	f003 030f 	and.w	r3, r3, #15
 800a5dc:	2101      	movs	r1, #1
 800a5de:	fa01 f303 	lsl.w	r3, r1, r3
 800a5e2:	041b      	lsls	r3, r3, #16
 800a5e4:	43db      	mvns	r3, r3
 800a5e6:	68f9      	ldr	r1, [r7, #12]
 800a5e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a5ec:	4013      	ands	r3, r2
 800a5ee:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5f6:	69da      	ldr	r2, [r3, #28]
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	781b      	ldrb	r3, [r3, #0]
 800a5fc:	f003 030f 	and.w	r3, r3, #15
 800a600:	2101      	movs	r1, #1
 800a602:	fa01 f303 	lsl.w	r3, r1, r3
 800a606:	041b      	lsls	r3, r3, #16
 800a608:	43db      	mvns	r3, r3
 800a60a:	68f9      	ldr	r1, [r7, #12]
 800a60c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a610:	4013      	ands	r3, r2
 800a612:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	015a      	lsls	r2, r3, #5
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	4413      	add	r3, r2
 800a61c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a620:	681a      	ldr	r2, [r3, #0]
 800a622:	68bb      	ldr	r3, [r7, #8]
 800a624:	0159      	lsls	r1, r3, #5
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	440b      	add	r3, r1
 800a62a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a62e:	4619      	mov	r1, r3
 800a630:	4b05      	ldr	r3, [pc, #20]	@ (800a648 <USB_DeactivateEndpoint+0x1b4>)
 800a632:	4013      	ands	r3, r2
 800a634:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a636:	2300      	movs	r3, #0
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3714      	adds	r7, #20
 800a63c:	46bd      	mov	sp, r7
 800a63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a642:	4770      	bx	lr
 800a644:	ec337800 	.word	0xec337800
 800a648:	eff37800 	.word	0xeff37800

0800a64c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b08a      	sub	sp, #40	@ 0x28
 800a650:	af02      	add	r7, sp, #8
 800a652:	60f8      	str	r0, [r7, #12]
 800a654:	60b9      	str	r1, [r7, #8]
 800a656:	4613      	mov	r3, r2
 800a658:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	781b      	ldrb	r3, [r3, #0]
 800a662:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	785b      	ldrb	r3, [r3, #1]
 800a668:	2b01      	cmp	r3, #1
 800a66a:	f040 815c 	bne.w	800a926 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a66e:	68bb      	ldr	r3, [r7, #8]
 800a670:	699b      	ldr	r3, [r3, #24]
 800a672:	2b00      	cmp	r3, #0
 800a674:	d132      	bne.n	800a6dc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a676:	69bb      	ldr	r3, [r7, #24]
 800a678:	015a      	lsls	r2, r3, #5
 800a67a:	69fb      	ldr	r3, [r7, #28]
 800a67c:	4413      	add	r3, r2
 800a67e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a682:	691b      	ldr	r3, [r3, #16]
 800a684:	69ba      	ldr	r2, [r7, #24]
 800a686:	0151      	lsls	r1, r2, #5
 800a688:	69fa      	ldr	r2, [r7, #28]
 800a68a:	440a      	add	r2, r1
 800a68c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a690:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a694:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a698:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a69a:	69bb      	ldr	r3, [r7, #24]
 800a69c:	015a      	lsls	r2, r3, #5
 800a69e:	69fb      	ldr	r3, [r7, #28]
 800a6a0:	4413      	add	r3, r2
 800a6a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6a6:	691b      	ldr	r3, [r3, #16]
 800a6a8:	69ba      	ldr	r2, [r7, #24]
 800a6aa:	0151      	lsls	r1, r2, #5
 800a6ac:	69fa      	ldr	r2, [r7, #28]
 800a6ae:	440a      	add	r2, r1
 800a6b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a6b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a6b8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a6ba:	69bb      	ldr	r3, [r7, #24]
 800a6bc:	015a      	lsls	r2, r3, #5
 800a6be:	69fb      	ldr	r3, [r7, #28]
 800a6c0:	4413      	add	r3, r2
 800a6c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6c6:	691b      	ldr	r3, [r3, #16]
 800a6c8:	69ba      	ldr	r2, [r7, #24]
 800a6ca:	0151      	lsls	r1, r2, #5
 800a6cc:	69fa      	ldr	r2, [r7, #28]
 800a6ce:	440a      	add	r2, r1
 800a6d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a6d4:	0cdb      	lsrs	r3, r3, #19
 800a6d6:	04db      	lsls	r3, r3, #19
 800a6d8:	6113      	str	r3, [r2, #16]
 800a6da:	e074      	b.n	800a7c6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a6dc:	69bb      	ldr	r3, [r7, #24]
 800a6de:	015a      	lsls	r2, r3, #5
 800a6e0:	69fb      	ldr	r3, [r7, #28]
 800a6e2:	4413      	add	r3, r2
 800a6e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6e8:	691b      	ldr	r3, [r3, #16]
 800a6ea:	69ba      	ldr	r2, [r7, #24]
 800a6ec:	0151      	lsls	r1, r2, #5
 800a6ee:	69fa      	ldr	r2, [r7, #28]
 800a6f0:	440a      	add	r2, r1
 800a6f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a6f6:	0cdb      	lsrs	r3, r3, #19
 800a6f8:	04db      	lsls	r3, r3, #19
 800a6fa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a6fc:	69bb      	ldr	r3, [r7, #24]
 800a6fe:	015a      	lsls	r2, r3, #5
 800a700:	69fb      	ldr	r3, [r7, #28]
 800a702:	4413      	add	r3, r2
 800a704:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a708:	691b      	ldr	r3, [r3, #16]
 800a70a:	69ba      	ldr	r2, [r7, #24]
 800a70c:	0151      	lsls	r1, r2, #5
 800a70e:	69fa      	ldr	r2, [r7, #28]
 800a710:	440a      	add	r2, r1
 800a712:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a716:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a71a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a71e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a720:	69bb      	ldr	r3, [r7, #24]
 800a722:	015a      	lsls	r2, r3, #5
 800a724:	69fb      	ldr	r3, [r7, #28]
 800a726:	4413      	add	r3, r2
 800a728:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a72c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	6999      	ldr	r1, [r3, #24]
 800a732:	68bb      	ldr	r3, [r7, #8]
 800a734:	68db      	ldr	r3, [r3, #12]
 800a736:	440b      	add	r3, r1
 800a738:	1e59      	subs	r1, r3, #1
 800a73a:	68bb      	ldr	r3, [r7, #8]
 800a73c:	68db      	ldr	r3, [r3, #12]
 800a73e:	fbb1 f3f3 	udiv	r3, r1, r3
 800a742:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a744:	4b9d      	ldr	r3, [pc, #628]	@ (800a9bc <USB_EPStartXfer+0x370>)
 800a746:	400b      	ands	r3, r1
 800a748:	69b9      	ldr	r1, [r7, #24]
 800a74a:	0148      	lsls	r0, r1, #5
 800a74c:	69f9      	ldr	r1, [r7, #28]
 800a74e:	4401      	add	r1, r0
 800a750:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a754:	4313      	orrs	r3, r2
 800a756:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a758:	69bb      	ldr	r3, [r7, #24]
 800a75a:	015a      	lsls	r2, r3, #5
 800a75c:	69fb      	ldr	r3, [r7, #28]
 800a75e:	4413      	add	r3, r2
 800a760:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a764:	691a      	ldr	r2, [r3, #16]
 800a766:	68bb      	ldr	r3, [r7, #8]
 800a768:	699b      	ldr	r3, [r3, #24]
 800a76a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a76e:	69b9      	ldr	r1, [r7, #24]
 800a770:	0148      	lsls	r0, r1, #5
 800a772:	69f9      	ldr	r1, [r7, #28]
 800a774:	4401      	add	r1, r0
 800a776:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a77a:	4313      	orrs	r3, r2
 800a77c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800a77e:	68bb      	ldr	r3, [r7, #8]
 800a780:	791b      	ldrb	r3, [r3, #4]
 800a782:	2b01      	cmp	r3, #1
 800a784:	d11f      	bne.n	800a7c6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a786:	69bb      	ldr	r3, [r7, #24]
 800a788:	015a      	lsls	r2, r3, #5
 800a78a:	69fb      	ldr	r3, [r7, #28]
 800a78c:	4413      	add	r3, r2
 800a78e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a792:	691b      	ldr	r3, [r3, #16]
 800a794:	69ba      	ldr	r2, [r7, #24]
 800a796:	0151      	lsls	r1, r2, #5
 800a798:	69fa      	ldr	r2, [r7, #28]
 800a79a:	440a      	add	r2, r1
 800a79c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a7a0:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800a7a4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800a7a6:	69bb      	ldr	r3, [r7, #24]
 800a7a8:	015a      	lsls	r2, r3, #5
 800a7aa:	69fb      	ldr	r3, [r7, #28]
 800a7ac:	4413      	add	r3, r2
 800a7ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7b2:	691b      	ldr	r3, [r3, #16]
 800a7b4:	69ba      	ldr	r2, [r7, #24]
 800a7b6:	0151      	lsls	r1, r2, #5
 800a7b8:	69fa      	ldr	r2, [r7, #28]
 800a7ba:	440a      	add	r2, r1
 800a7bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a7c0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a7c4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800a7c6:	79fb      	ldrb	r3, [r7, #7]
 800a7c8:	2b01      	cmp	r3, #1
 800a7ca:	d14b      	bne.n	800a864 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	695b      	ldr	r3, [r3, #20]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d009      	beq.n	800a7e8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a7d4:	69bb      	ldr	r3, [r7, #24]
 800a7d6:	015a      	lsls	r2, r3, #5
 800a7d8:	69fb      	ldr	r3, [r7, #28]
 800a7da:	4413      	add	r3, r2
 800a7dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7e0:	461a      	mov	r2, r3
 800a7e2:	68bb      	ldr	r3, [r7, #8]
 800a7e4:	695b      	ldr	r3, [r3, #20]
 800a7e6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a7e8:	68bb      	ldr	r3, [r7, #8]
 800a7ea:	791b      	ldrb	r3, [r3, #4]
 800a7ec:	2b01      	cmp	r3, #1
 800a7ee:	d128      	bne.n	800a842 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a7f0:	69fb      	ldr	r3, [r7, #28]
 800a7f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7f6:	689b      	ldr	r3, [r3, #8]
 800a7f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d110      	bne.n	800a822 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a800:	69bb      	ldr	r3, [r7, #24]
 800a802:	015a      	lsls	r2, r3, #5
 800a804:	69fb      	ldr	r3, [r7, #28]
 800a806:	4413      	add	r3, r2
 800a808:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	69ba      	ldr	r2, [r7, #24]
 800a810:	0151      	lsls	r1, r2, #5
 800a812:	69fa      	ldr	r2, [r7, #28]
 800a814:	440a      	add	r2, r1
 800a816:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a81a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a81e:	6013      	str	r3, [r2, #0]
 800a820:	e00f      	b.n	800a842 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a822:	69bb      	ldr	r3, [r7, #24]
 800a824:	015a      	lsls	r2, r3, #5
 800a826:	69fb      	ldr	r3, [r7, #28]
 800a828:	4413      	add	r3, r2
 800a82a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	69ba      	ldr	r2, [r7, #24]
 800a832:	0151      	lsls	r1, r2, #5
 800a834:	69fa      	ldr	r2, [r7, #28]
 800a836:	440a      	add	r2, r1
 800a838:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a83c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a840:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a842:	69bb      	ldr	r3, [r7, #24]
 800a844:	015a      	lsls	r2, r3, #5
 800a846:	69fb      	ldr	r3, [r7, #28]
 800a848:	4413      	add	r3, r2
 800a84a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	69ba      	ldr	r2, [r7, #24]
 800a852:	0151      	lsls	r1, r2, #5
 800a854:	69fa      	ldr	r2, [r7, #28]
 800a856:	440a      	add	r2, r1
 800a858:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a85c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a860:	6013      	str	r3, [r2, #0]
 800a862:	e133      	b.n	800aacc <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a864:	69bb      	ldr	r3, [r7, #24]
 800a866:	015a      	lsls	r2, r3, #5
 800a868:	69fb      	ldr	r3, [r7, #28]
 800a86a:	4413      	add	r3, r2
 800a86c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	69ba      	ldr	r2, [r7, #24]
 800a874:	0151      	lsls	r1, r2, #5
 800a876:	69fa      	ldr	r2, [r7, #28]
 800a878:	440a      	add	r2, r1
 800a87a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a87e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a882:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	791b      	ldrb	r3, [r3, #4]
 800a888:	2b01      	cmp	r3, #1
 800a88a:	d015      	beq.n	800a8b8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	699b      	ldr	r3, [r3, #24]
 800a890:	2b00      	cmp	r3, #0
 800a892:	f000 811b 	beq.w	800aacc <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a896:	69fb      	ldr	r3, [r7, #28]
 800a898:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a89c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	781b      	ldrb	r3, [r3, #0]
 800a8a2:	f003 030f 	and.w	r3, r3, #15
 800a8a6:	2101      	movs	r1, #1
 800a8a8:	fa01 f303 	lsl.w	r3, r1, r3
 800a8ac:	69f9      	ldr	r1, [r7, #28]
 800a8ae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a8b2:	4313      	orrs	r3, r2
 800a8b4:	634b      	str	r3, [r1, #52]	@ 0x34
 800a8b6:	e109      	b.n	800aacc <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a8b8:	69fb      	ldr	r3, [r7, #28]
 800a8ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8be:	689b      	ldr	r3, [r3, #8]
 800a8c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d110      	bne.n	800a8ea <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a8c8:	69bb      	ldr	r3, [r7, #24]
 800a8ca:	015a      	lsls	r2, r3, #5
 800a8cc:	69fb      	ldr	r3, [r7, #28]
 800a8ce:	4413      	add	r3, r2
 800a8d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	69ba      	ldr	r2, [r7, #24]
 800a8d8:	0151      	lsls	r1, r2, #5
 800a8da:	69fa      	ldr	r2, [r7, #28]
 800a8dc:	440a      	add	r2, r1
 800a8de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a8e2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a8e6:	6013      	str	r3, [r2, #0]
 800a8e8:	e00f      	b.n	800a90a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a8ea:	69bb      	ldr	r3, [r7, #24]
 800a8ec:	015a      	lsls	r2, r3, #5
 800a8ee:	69fb      	ldr	r3, [r7, #28]
 800a8f0:	4413      	add	r3, r2
 800a8f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	69ba      	ldr	r2, [r7, #24]
 800a8fa:	0151      	lsls	r1, r2, #5
 800a8fc:	69fa      	ldr	r2, [r7, #28]
 800a8fe:	440a      	add	r2, r1
 800a900:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a904:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a908:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a90a:	68bb      	ldr	r3, [r7, #8]
 800a90c:	6919      	ldr	r1, [r3, #16]
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	781a      	ldrb	r2, [r3, #0]
 800a912:	68bb      	ldr	r3, [r7, #8]
 800a914:	699b      	ldr	r3, [r3, #24]
 800a916:	b298      	uxth	r0, r3
 800a918:	79fb      	ldrb	r3, [r7, #7]
 800a91a:	9300      	str	r3, [sp, #0]
 800a91c:	4603      	mov	r3, r0
 800a91e:	68f8      	ldr	r0, [r7, #12]
 800a920:	f000 fade 	bl	800aee0 <USB_WritePacket>
 800a924:	e0d2      	b.n	800aacc <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a926:	69bb      	ldr	r3, [r7, #24]
 800a928:	015a      	lsls	r2, r3, #5
 800a92a:	69fb      	ldr	r3, [r7, #28]
 800a92c:	4413      	add	r3, r2
 800a92e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a932:	691b      	ldr	r3, [r3, #16]
 800a934:	69ba      	ldr	r2, [r7, #24]
 800a936:	0151      	lsls	r1, r2, #5
 800a938:	69fa      	ldr	r2, [r7, #28]
 800a93a:	440a      	add	r2, r1
 800a93c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a940:	0cdb      	lsrs	r3, r3, #19
 800a942:	04db      	lsls	r3, r3, #19
 800a944:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a946:	69bb      	ldr	r3, [r7, #24]
 800a948:	015a      	lsls	r2, r3, #5
 800a94a:	69fb      	ldr	r3, [r7, #28]
 800a94c:	4413      	add	r3, r2
 800a94e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a952:	691b      	ldr	r3, [r3, #16]
 800a954:	69ba      	ldr	r2, [r7, #24]
 800a956:	0151      	lsls	r1, r2, #5
 800a958:	69fa      	ldr	r2, [r7, #28]
 800a95a:	440a      	add	r2, r1
 800a95c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a960:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a964:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a968:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	699b      	ldr	r3, [r3, #24]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d126      	bne.n	800a9c0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a972:	69bb      	ldr	r3, [r7, #24]
 800a974:	015a      	lsls	r2, r3, #5
 800a976:	69fb      	ldr	r3, [r7, #28]
 800a978:	4413      	add	r3, r2
 800a97a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a97e:	691a      	ldr	r2, [r3, #16]
 800a980:	68bb      	ldr	r3, [r7, #8]
 800a982:	68db      	ldr	r3, [r3, #12]
 800a984:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a988:	69b9      	ldr	r1, [r7, #24]
 800a98a:	0148      	lsls	r0, r1, #5
 800a98c:	69f9      	ldr	r1, [r7, #28]
 800a98e:	4401      	add	r1, r0
 800a990:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a994:	4313      	orrs	r3, r2
 800a996:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a998:	69bb      	ldr	r3, [r7, #24]
 800a99a:	015a      	lsls	r2, r3, #5
 800a99c:	69fb      	ldr	r3, [r7, #28]
 800a99e:	4413      	add	r3, r2
 800a9a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9a4:	691b      	ldr	r3, [r3, #16]
 800a9a6:	69ba      	ldr	r2, [r7, #24]
 800a9a8:	0151      	lsls	r1, r2, #5
 800a9aa:	69fa      	ldr	r2, [r7, #28]
 800a9ac:	440a      	add	r2, r1
 800a9ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a9b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a9b6:	6113      	str	r3, [r2, #16]
 800a9b8:	e03a      	b.n	800aa30 <USB_EPStartXfer+0x3e4>
 800a9ba:	bf00      	nop
 800a9bc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	699a      	ldr	r2, [r3, #24]
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	68db      	ldr	r3, [r3, #12]
 800a9c8:	4413      	add	r3, r2
 800a9ca:	1e5a      	subs	r2, r3, #1
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	68db      	ldr	r3, [r3, #12]
 800a9d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9d4:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800a9d6:	68bb      	ldr	r3, [r7, #8]
 800a9d8:	68db      	ldr	r3, [r3, #12]
 800a9da:	8afa      	ldrh	r2, [r7, #22]
 800a9dc:	fb03 f202 	mul.w	r2, r3, r2
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a9e4:	69bb      	ldr	r3, [r7, #24]
 800a9e6:	015a      	lsls	r2, r3, #5
 800a9e8:	69fb      	ldr	r3, [r7, #28]
 800a9ea:	4413      	add	r3, r2
 800a9ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9f0:	691a      	ldr	r2, [r3, #16]
 800a9f2:	8afb      	ldrh	r3, [r7, #22]
 800a9f4:	04d9      	lsls	r1, r3, #19
 800a9f6:	4b38      	ldr	r3, [pc, #224]	@ (800aad8 <USB_EPStartXfer+0x48c>)
 800a9f8:	400b      	ands	r3, r1
 800a9fa:	69b9      	ldr	r1, [r7, #24]
 800a9fc:	0148      	lsls	r0, r1, #5
 800a9fe:	69f9      	ldr	r1, [r7, #28]
 800aa00:	4401      	add	r1, r0
 800aa02:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800aa06:	4313      	orrs	r3, r2
 800aa08:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800aa0a:	69bb      	ldr	r3, [r7, #24]
 800aa0c:	015a      	lsls	r2, r3, #5
 800aa0e:	69fb      	ldr	r3, [r7, #28]
 800aa10:	4413      	add	r3, r2
 800aa12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa16:	691a      	ldr	r2, [r3, #16]
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	69db      	ldr	r3, [r3, #28]
 800aa1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa20:	69b9      	ldr	r1, [r7, #24]
 800aa22:	0148      	lsls	r0, r1, #5
 800aa24:	69f9      	ldr	r1, [r7, #28]
 800aa26:	4401      	add	r1, r0
 800aa28:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800aa2c:	4313      	orrs	r3, r2
 800aa2e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800aa30:	79fb      	ldrb	r3, [r7, #7]
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	d10d      	bne.n	800aa52 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800aa36:	68bb      	ldr	r3, [r7, #8]
 800aa38:	691b      	ldr	r3, [r3, #16]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d009      	beq.n	800aa52 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800aa3e:	68bb      	ldr	r3, [r7, #8]
 800aa40:	6919      	ldr	r1, [r3, #16]
 800aa42:	69bb      	ldr	r3, [r7, #24]
 800aa44:	015a      	lsls	r2, r3, #5
 800aa46:	69fb      	ldr	r3, [r7, #28]
 800aa48:	4413      	add	r3, r2
 800aa4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa4e:	460a      	mov	r2, r1
 800aa50:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800aa52:	68bb      	ldr	r3, [r7, #8]
 800aa54:	791b      	ldrb	r3, [r3, #4]
 800aa56:	2b01      	cmp	r3, #1
 800aa58:	d128      	bne.n	800aaac <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aa5a:	69fb      	ldr	r3, [r7, #28]
 800aa5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa60:	689b      	ldr	r3, [r3, #8]
 800aa62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d110      	bne.n	800aa8c <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800aa6a:	69bb      	ldr	r3, [r7, #24]
 800aa6c:	015a      	lsls	r2, r3, #5
 800aa6e:	69fb      	ldr	r3, [r7, #28]
 800aa70:	4413      	add	r3, r2
 800aa72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	69ba      	ldr	r2, [r7, #24]
 800aa7a:	0151      	lsls	r1, r2, #5
 800aa7c:	69fa      	ldr	r2, [r7, #28]
 800aa7e:	440a      	add	r2, r1
 800aa80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa84:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800aa88:	6013      	str	r3, [r2, #0]
 800aa8a:	e00f      	b.n	800aaac <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800aa8c:	69bb      	ldr	r3, [r7, #24]
 800aa8e:	015a      	lsls	r2, r3, #5
 800aa90:	69fb      	ldr	r3, [r7, #28]
 800aa92:	4413      	add	r3, r2
 800aa94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	69ba      	ldr	r2, [r7, #24]
 800aa9c:	0151      	lsls	r1, r2, #5
 800aa9e:	69fa      	ldr	r2, [r7, #28]
 800aaa0:	440a      	add	r2, r1
 800aaa2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aaa6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aaaa:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800aaac:	69bb      	ldr	r3, [r7, #24]
 800aaae:	015a      	lsls	r2, r3, #5
 800aab0:	69fb      	ldr	r3, [r7, #28]
 800aab2:	4413      	add	r3, r2
 800aab4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	69ba      	ldr	r2, [r7, #24]
 800aabc:	0151      	lsls	r1, r2, #5
 800aabe:	69fa      	ldr	r2, [r7, #28]
 800aac0:	440a      	add	r2, r1
 800aac2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aac6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800aaca:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aacc:	2300      	movs	r3, #0
}
 800aace:	4618      	mov	r0, r3
 800aad0:	3720      	adds	r7, #32
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}
 800aad6:	bf00      	nop
 800aad8:	1ff80000 	.word	0x1ff80000

0800aadc <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800aadc:	b480      	push	{r7}
 800aade:	b087      	sub	sp, #28
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	60f8      	str	r0, [r7, #12]
 800aae4:	60b9      	str	r1, [r7, #8]
 800aae6:	4613      	mov	r3, r2
 800aae8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800aaee:	68bb      	ldr	r3, [r7, #8]
 800aaf0:	781b      	ldrb	r3, [r3, #0]
 800aaf2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800aaf4:	68bb      	ldr	r3, [r7, #8]
 800aaf6:	785b      	ldrb	r3, [r3, #1]
 800aaf8:	2b01      	cmp	r3, #1
 800aafa:	f040 80ce 	bne.w	800ac9a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800aafe:	68bb      	ldr	r3, [r7, #8]
 800ab00:	699b      	ldr	r3, [r3, #24]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d132      	bne.n	800ab6c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ab06:	693b      	ldr	r3, [r7, #16]
 800ab08:	015a      	lsls	r2, r3, #5
 800ab0a:	697b      	ldr	r3, [r7, #20]
 800ab0c:	4413      	add	r3, r2
 800ab0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab12:	691b      	ldr	r3, [r3, #16]
 800ab14:	693a      	ldr	r2, [r7, #16]
 800ab16:	0151      	lsls	r1, r2, #5
 800ab18:	697a      	ldr	r2, [r7, #20]
 800ab1a:	440a      	add	r2, r1
 800ab1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab20:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ab24:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ab28:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ab2a:	693b      	ldr	r3, [r7, #16]
 800ab2c:	015a      	lsls	r2, r3, #5
 800ab2e:	697b      	ldr	r3, [r7, #20]
 800ab30:	4413      	add	r3, r2
 800ab32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab36:	691b      	ldr	r3, [r3, #16]
 800ab38:	693a      	ldr	r2, [r7, #16]
 800ab3a:	0151      	lsls	r1, r2, #5
 800ab3c:	697a      	ldr	r2, [r7, #20]
 800ab3e:	440a      	add	r2, r1
 800ab40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab44:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ab48:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ab4a:	693b      	ldr	r3, [r7, #16]
 800ab4c:	015a      	lsls	r2, r3, #5
 800ab4e:	697b      	ldr	r3, [r7, #20]
 800ab50:	4413      	add	r3, r2
 800ab52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab56:	691b      	ldr	r3, [r3, #16]
 800ab58:	693a      	ldr	r2, [r7, #16]
 800ab5a:	0151      	lsls	r1, r2, #5
 800ab5c:	697a      	ldr	r2, [r7, #20]
 800ab5e:	440a      	add	r2, r1
 800ab60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab64:	0cdb      	lsrs	r3, r3, #19
 800ab66:	04db      	lsls	r3, r3, #19
 800ab68:	6113      	str	r3, [r2, #16]
 800ab6a:	e04e      	b.n	800ac0a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ab6c:	693b      	ldr	r3, [r7, #16]
 800ab6e:	015a      	lsls	r2, r3, #5
 800ab70:	697b      	ldr	r3, [r7, #20]
 800ab72:	4413      	add	r3, r2
 800ab74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab78:	691b      	ldr	r3, [r3, #16]
 800ab7a:	693a      	ldr	r2, [r7, #16]
 800ab7c:	0151      	lsls	r1, r2, #5
 800ab7e:	697a      	ldr	r2, [r7, #20]
 800ab80:	440a      	add	r2, r1
 800ab82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ab86:	0cdb      	lsrs	r3, r3, #19
 800ab88:	04db      	lsls	r3, r3, #19
 800ab8a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ab8c:	693b      	ldr	r3, [r7, #16]
 800ab8e:	015a      	lsls	r2, r3, #5
 800ab90:	697b      	ldr	r3, [r7, #20]
 800ab92:	4413      	add	r3, r2
 800ab94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab98:	691b      	ldr	r3, [r3, #16]
 800ab9a:	693a      	ldr	r2, [r7, #16]
 800ab9c:	0151      	lsls	r1, r2, #5
 800ab9e:	697a      	ldr	r2, [r7, #20]
 800aba0:	440a      	add	r2, r1
 800aba2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aba6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800abaa:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800abae:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	699a      	ldr	r2, [r3, #24]
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	68db      	ldr	r3, [r3, #12]
 800abb8:	429a      	cmp	r2, r3
 800abba:	d903      	bls.n	800abc4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	68da      	ldr	r2, [r3, #12]
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800abc4:	693b      	ldr	r3, [r7, #16]
 800abc6:	015a      	lsls	r2, r3, #5
 800abc8:	697b      	ldr	r3, [r7, #20]
 800abca:	4413      	add	r3, r2
 800abcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abd0:	691b      	ldr	r3, [r3, #16]
 800abd2:	693a      	ldr	r2, [r7, #16]
 800abd4:	0151      	lsls	r1, r2, #5
 800abd6:	697a      	ldr	r2, [r7, #20]
 800abd8:	440a      	add	r2, r1
 800abda:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800abde:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800abe2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800abe4:	693b      	ldr	r3, [r7, #16]
 800abe6:	015a      	lsls	r2, r3, #5
 800abe8:	697b      	ldr	r3, [r7, #20]
 800abea:	4413      	add	r3, r2
 800abec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abf0:	691a      	ldr	r2, [r3, #16]
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	699b      	ldr	r3, [r3, #24]
 800abf6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800abfa:	6939      	ldr	r1, [r7, #16]
 800abfc:	0148      	lsls	r0, r1, #5
 800abfe:	6979      	ldr	r1, [r7, #20]
 800ac00:	4401      	add	r1, r0
 800ac02:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800ac06:	4313      	orrs	r3, r2
 800ac08:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ac0a:	79fb      	ldrb	r3, [r7, #7]
 800ac0c:	2b01      	cmp	r3, #1
 800ac0e:	d11e      	bne.n	800ac4e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ac10:	68bb      	ldr	r3, [r7, #8]
 800ac12:	695b      	ldr	r3, [r3, #20]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d009      	beq.n	800ac2c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ac18:	693b      	ldr	r3, [r7, #16]
 800ac1a:	015a      	lsls	r2, r3, #5
 800ac1c:	697b      	ldr	r3, [r7, #20]
 800ac1e:	4413      	add	r3, r2
 800ac20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac24:	461a      	mov	r2, r3
 800ac26:	68bb      	ldr	r3, [r7, #8]
 800ac28:	695b      	ldr	r3, [r3, #20]
 800ac2a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ac2c:	693b      	ldr	r3, [r7, #16]
 800ac2e:	015a      	lsls	r2, r3, #5
 800ac30:	697b      	ldr	r3, [r7, #20]
 800ac32:	4413      	add	r3, r2
 800ac34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	693a      	ldr	r2, [r7, #16]
 800ac3c:	0151      	lsls	r1, r2, #5
 800ac3e:	697a      	ldr	r2, [r7, #20]
 800ac40:	440a      	add	r2, r1
 800ac42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac46:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ac4a:	6013      	str	r3, [r2, #0]
 800ac4c:	e097      	b.n	800ad7e <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ac4e:	693b      	ldr	r3, [r7, #16]
 800ac50:	015a      	lsls	r2, r3, #5
 800ac52:	697b      	ldr	r3, [r7, #20]
 800ac54:	4413      	add	r3, r2
 800ac56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	693a      	ldr	r2, [r7, #16]
 800ac5e:	0151      	lsls	r1, r2, #5
 800ac60:	697a      	ldr	r2, [r7, #20]
 800ac62:	440a      	add	r2, r1
 800ac64:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ac68:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ac6c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800ac6e:	68bb      	ldr	r3, [r7, #8]
 800ac70:	699b      	ldr	r3, [r3, #24]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	f000 8083 	beq.w	800ad7e <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ac78:	697b      	ldr	r3, [r7, #20]
 800ac7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	781b      	ldrb	r3, [r3, #0]
 800ac84:	f003 030f 	and.w	r3, r3, #15
 800ac88:	2101      	movs	r1, #1
 800ac8a:	fa01 f303 	lsl.w	r3, r1, r3
 800ac8e:	6979      	ldr	r1, [r7, #20]
 800ac90:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ac94:	4313      	orrs	r3, r2
 800ac96:	634b      	str	r3, [r1, #52]	@ 0x34
 800ac98:	e071      	b.n	800ad7e <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ac9a:	693b      	ldr	r3, [r7, #16]
 800ac9c:	015a      	lsls	r2, r3, #5
 800ac9e:	697b      	ldr	r3, [r7, #20]
 800aca0:	4413      	add	r3, r2
 800aca2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aca6:	691b      	ldr	r3, [r3, #16]
 800aca8:	693a      	ldr	r2, [r7, #16]
 800acaa:	0151      	lsls	r1, r2, #5
 800acac:	697a      	ldr	r2, [r7, #20]
 800acae:	440a      	add	r2, r1
 800acb0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800acb4:	0cdb      	lsrs	r3, r3, #19
 800acb6:	04db      	lsls	r3, r3, #19
 800acb8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800acba:	693b      	ldr	r3, [r7, #16]
 800acbc:	015a      	lsls	r2, r3, #5
 800acbe:	697b      	ldr	r3, [r7, #20]
 800acc0:	4413      	add	r3, r2
 800acc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800acc6:	691b      	ldr	r3, [r3, #16]
 800acc8:	693a      	ldr	r2, [r7, #16]
 800acca:	0151      	lsls	r1, r2, #5
 800accc:	697a      	ldr	r2, [r7, #20]
 800acce:	440a      	add	r2, r1
 800acd0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800acd4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800acd8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800acdc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	699b      	ldr	r3, [r3, #24]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d003      	beq.n	800acee <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800ace6:	68bb      	ldr	r3, [r7, #8]
 800ace8:	68da      	ldr	r2, [r3, #12]
 800acea:	68bb      	ldr	r3, [r7, #8]
 800acec:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800acee:	68bb      	ldr	r3, [r7, #8]
 800acf0:	68da      	ldr	r2, [r3, #12]
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800acf6:	693b      	ldr	r3, [r7, #16]
 800acf8:	015a      	lsls	r2, r3, #5
 800acfa:	697b      	ldr	r3, [r7, #20]
 800acfc:	4413      	add	r3, r2
 800acfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad02:	691b      	ldr	r3, [r3, #16]
 800ad04:	693a      	ldr	r2, [r7, #16]
 800ad06:	0151      	lsls	r1, r2, #5
 800ad08:	697a      	ldr	r2, [r7, #20]
 800ad0a:	440a      	add	r2, r1
 800ad0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ad10:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ad14:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	015a      	lsls	r2, r3, #5
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	4413      	add	r3, r2
 800ad1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad22:	691a      	ldr	r2, [r3, #16]
 800ad24:	68bb      	ldr	r3, [r7, #8]
 800ad26:	69db      	ldr	r3, [r3, #28]
 800ad28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ad2c:	6939      	ldr	r1, [r7, #16]
 800ad2e:	0148      	lsls	r0, r1, #5
 800ad30:	6979      	ldr	r1, [r7, #20]
 800ad32:	4401      	add	r1, r0
 800ad34:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ad38:	4313      	orrs	r3, r2
 800ad3a:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800ad3c:	79fb      	ldrb	r3, [r7, #7]
 800ad3e:	2b01      	cmp	r3, #1
 800ad40:	d10d      	bne.n	800ad5e <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800ad42:	68bb      	ldr	r3, [r7, #8]
 800ad44:	691b      	ldr	r3, [r3, #16]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d009      	beq.n	800ad5e <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ad4a:	68bb      	ldr	r3, [r7, #8]
 800ad4c:	6919      	ldr	r1, [r3, #16]
 800ad4e:	693b      	ldr	r3, [r7, #16]
 800ad50:	015a      	lsls	r2, r3, #5
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	4413      	add	r3, r2
 800ad56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad5a:	460a      	mov	r2, r1
 800ad5c:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ad5e:	693b      	ldr	r3, [r7, #16]
 800ad60:	015a      	lsls	r2, r3, #5
 800ad62:	697b      	ldr	r3, [r7, #20]
 800ad64:	4413      	add	r3, r2
 800ad66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	693a      	ldr	r2, [r7, #16]
 800ad6e:	0151      	lsls	r1, r2, #5
 800ad70:	697a      	ldr	r2, [r7, #20]
 800ad72:	440a      	add	r2, r1
 800ad74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ad78:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ad7c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ad7e:	2300      	movs	r3, #0
}
 800ad80:	4618      	mov	r0, r3
 800ad82:	371c      	adds	r7, #28
 800ad84:	46bd      	mov	sp, r7
 800ad86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8a:	4770      	bx	lr

0800ad8c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ad8c:	b480      	push	{r7}
 800ad8e:	b087      	sub	sp, #28
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
 800ad94:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ad96:	2300      	movs	r3, #0
 800ad98:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	785b      	ldrb	r3, [r3, #1]
 800ada6:	2b01      	cmp	r3, #1
 800ada8:	d14a      	bne.n	800ae40 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800adaa:	683b      	ldr	r3, [r7, #0]
 800adac:	781b      	ldrb	r3, [r3, #0]
 800adae:	015a      	lsls	r2, r3, #5
 800adb0:	693b      	ldr	r3, [r7, #16]
 800adb2:	4413      	add	r3, r2
 800adb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800adbe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800adc2:	f040 8086 	bne.w	800aed2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	781b      	ldrb	r3, [r3, #0]
 800adca:	015a      	lsls	r2, r3, #5
 800adcc:	693b      	ldr	r3, [r7, #16]
 800adce:	4413      	add	r3, r2
 800add0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	683a      	ldr	r2, [r7, #0]
 800add8:	7812      	ldrb	r2, [r2, #0]
 800adda:	0151      	lsls	r1, r2, #5
 800addc:	693a      	ldr	r2, [r7, #16]
 800adde:	440a      	add	r2, r1
 800ade0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ade4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ade8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	781b      	ldrb	r3, [r3, #0]
 800adee:	015a      	lsls	r2, r3, #5
 800adf0:	693b      	ldr	r3, [r7, #16]
 800adf2:	4413      	add	r3, r2
 800adf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	683a      	ldr	r2, [r7, #0]
 800adfc:	7812      	ldrb	r2, [r2, #0]
 800adfe:	0151      	lsls	r1, r2, #5
 800ae00:	693a      	ldr	r2, [r7, #16]
 800ae02:	440a      	add	r2, r1
 800ae04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ae08:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ae0c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	3301      	adds	r3, #1
 800ae12:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ae1a:	4293      	cmp	r3, r2
 800ae1c:	d902      	bls.n	800ae24 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800ae1e:	2301      	movs	r3, #1
 800ae20:	75fb      	strb	r3, [r7, #23]
          break;
 800ae22:	e056      	b.n	800aed2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	781b      	ldrb	r3, [r3, #0]
 800ae28:	015a      	lsls	r2, r3, #5
 800ae2a:	693b      	ldr	r3, [r7, #16]
 800ae2c:	4413      	add	r3, r2
 800ae2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae3c:	d0e7      	beq.n	800ae0e <USB_EPStopXfer+0x82>
 800ae3e:	e048      	b.n	800aed2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	781b      	ldrb	r3, [r3, #0]
 800ae44:	015a      	lsls	r2, r3, #5
 800ae46:	693b      	ldr	r3, [r7, #16]
 800ae48:	4413      	add	r3, r2
 800ae4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae58:	d13b      	bne.n	800aed2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	781b      	ldrb	r3, [r3, #0]
 800ae5e:	015a      	lsls	r2, r3, #5
 800ae60:	693b      	ldr	r3, [r7, #16]
 800ae62:	4413      	add	r3, r2
 800ae64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	683a      	ldr	r2, [r7, #0]
 800ae6c:	7812      	ldrb	r2, [r2, #0]
 800ae6e:	0151      	lsls	r1, r2, #5
 800ae70:	693a      	ldr	r2, [r7, #16]
 800ae72:	440a      	add	r2, r1
 800ae74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae78:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ae7c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	781b      	ldrb	r3, [r3, #0]
 800ae82:	015a      	lsls	r2, r3, #5
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	4413      	add	r3, r2
 800ae88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	683a      	ldr	r2, [r7, #0]
 800ae90:	7812      	ldrb	r2, [r2, #0]
 800ae92:	0151      	lsls	r1, r2, #5
 800ae94:	693a      	ldr	r2, [r7, #16]
 800ae96:	440a      	add	r2, r1
 800ae98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae9c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800aea0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	3301      	adds	r3, #1
 800aea6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	f242 7210 	movw	r2, #10000	@ 0x2710
 800aeae:	4293      	cmp	r3, r2
 800aeb0:	d902      	bls.n	800aeb8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800aeb2:	2301      	movs	r3, #1
 800aeb4:	75fb      	strb	r3, [r7, #23]
          break;
 800aeb6:	e00c      	b.n	800aed2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	781b      	ldrb	r3, [r3, #0]
 800aebc:	015a      	lsls	r2, r3, #5
 800aebe:	693b      	ldr	r3, [r7, #16]
 800aec0:	4413      	add	r3, r2
 800aec2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aecc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aed0:	d0e7      	beq.n	800aea2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800aed2:	7dfb      	ldrb	r3, [r7, #23]
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	371c      	adds	r7, #28
 800aed8:	46bd      	mov	sp, r7
 800aeda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aede:	4770      	bx	lr

0800aee0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800aee0:	b480      	push	{r7}
 800aee2:	b089      	sub	sp, #36	@ 0x24
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	60f8      	str	r0, [r7, #12]
 800aee8:	60b9      	str	r1, [r7, #8]
 800aeea:	4611      	mov	r1, r2
 800aeec:	461a      	mov	r2, r3
 800aeee:	460b      	mov	r3, r1
 800aef0:	71fb      	strb	r3, [r7, #7]
 800aef2:	4613      	mov	r3, r2
 800aef4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800aefa:	68bb      	ldr	r3, [r7, #8]
 800aefc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800aefe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800af02:	2b00      	cmp	r3, #0
 800af04:	d123      	bne.n	800af4e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800af06:	88bb      	ldrh	r3, [r7, #4]
 800af08:	3303      	adds	r3, #3
 800af0a:	089b      	lsrs	r3, r3, #2
 800af0c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800af0e:	2300      	movs	r3, #0
 800af10:	61bb      	str	r3, [r7, #24]
 800af12:	e018      	b.n	800af46 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800af14:	79fb      	ldrb	r3, [r7, #7]
 800af16:	031a      	lsls	r2, r3, #12
 800af18:	697b      	ldr	r3, [r7, #20]
 800af1a:	4413      	add	r3, r2
 800af1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800af20:	461a      	mov	r2, r3
 800af22:	69fb      	ldr	r3, [r7, #28]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	6013      	str	r3, [r2, #0]
      pSrc++;
 800af28:	69fb      	ldr	r3, [r7, #28]
 800af2a:	3301      	adds	r3, #1
 800af2c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800af2e:	69fb      	ldr	r3, [r7, #28]
 800af30:	3301      	adds	r3, #1
 800af32:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800af34:	69fb      	ldr	r3, [r7, #28]
 800af36:	3301      	adds	r3, #1
 800af38:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800af3a:	69fb      	ldr	r3, [r7, #28]
 800af3c:	3301      	adds	r3, #1
 800af3e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800af40:	69bb      	ldr	r3, [r7, #24]
 800af42:	3301      	adds	r3, #1
 800af44:	61bb      	str	r3, [r7, #24]
 800af46:	69ba      	ldr	r2, [r7, #24]
 800af48:	693b      	ldr	r3, [r7, #16]
 800af4a:	429a      	cmp	r2, r3
 800af4c:	d3e2      	bcc.n	800af14 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800af4e:	2300      	movs	r3, #0
}
 800af50:	4618      	mov	r0, r3
 800af52:	3724      	adds	r7, #36	@ 0x24
 800af54:	46bd      	mov	sp, r7
 800af56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5a:	4770      	bx	lr

0800af5c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800af5c:	b480      	push	{r7}
 800af5e:	b08b      	sub	sp, #44	@ 0x2c
 800af60:	af00      	add	r7, sp, #0
 800af62:	60f8      	str	r0, [r7, #12]
 800af64:	60b9      	str	r1, [r7, #8]
 800af66:	4613      	mov	r3, r2
 800af68:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800af6e:	68bb      	ldr	r3, [r7, #8]
 800af70:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800af72:	88fb      	ldrh	r3, [r7, #6]
 800af74:	089b      	lsrs	r3, r3, #2
 800af76:	b29b      	uxth	r3, r3
 800af78:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800af7a:	88fb      	ldrh	r3, [r7, #6]
 800af7c:	f003 0303 	and.w	r3, r3, #3
 800af80:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800af82:	2300      	movs	r3, #0
 800af84:	623b      	str	r3, [r7, #32]
 800af86:	e014      	b.n	800afb2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800af88:	69bb      	ldr	r3, [r7, #24]
 800af8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800af8e:	681a      	ldr	r2, [r3, #0]
 800af90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af92:	601a      	str	r2, [r3, #0]
    pDest++;
 800af94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af96:	3301      	adds	r3, #1
 800af98:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800af9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af9c:	3301      	adds	r3, #1
 800af9e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800afa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afa2:	3301      	adds	r3, #1
 800afa4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800afa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afa8:	3301      	adds	r3, #1
 800afaa:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800afac:	6a3b      	ldr	r3, [r7, #32]
 800afae:	3301      	adds	r3, #1
 800afb0:	623b      	str	r3, [r7, #32]
 800afb2:	6a3a      	ldr	r2, [r7, #32]
 800afb4:	697b      	ldr	r3, [r7, #20]
 800afb6:	429a      	cmp	r2, r3
 800afb8:	d3e6      	bcc.n	800af88 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800afba:	8bfb      	ldrh	r3, [r7, #30]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d01e      	beq.n	800affe <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800afc0:	2300      	movs	r3, #0
 800afc2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800afc4:	69bb      	ldr	r3, [r7, #24]
 800afc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800afca:	461a      	mov	r2, r3
 800afcc:	f107 0310 	add.w	r3, r7, #16
 800afd0:	6812      	ldr	r2, [r2, #0]
 800afd2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800afd4:	693a      	ldr	r2, [r7, #16]
 800afd6:	6a3b      	ldr	r3, [r7, #32]
 800afd8:	b2db      	uxtb	r3, r3
 800afda:	00db      	lsls	r3, r3, #3
 800afdc:	fa22 f303 	lsr.w	r3, r2, r3
 800afe0:	b2da      	uxtb	r2, r3
 800afe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afe4:	701a      	strb	r2, [r3, #0]
      i++;
 800afe6:	6a3b      	ldr	r3, [r7, #32]
 800afe8:	3301      	adds	r3, #1
 800afea:	623b      	str	r3, [r7, #32]
      pDest++;
 800afec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afee:	3301      	adds	r3, #1
 800aff0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800aff2:	8bfb      	ldrh	r3, [r7, #30]
 800aff4:	3b01      	subs	r3, #1
 800aff6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800aff8:	8bfb      	ldrh	r3, [r7, #30]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d1ea      	bne.n	800afd4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800affe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b000:	4618      	mov	r0, r3
 800b002:	372c      	adds	r7, #44	@ 0x2c
 800b004:	46bd      	mov	sp, r7
 800b006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00a:	4770      	bx	lr

0800b00c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b00c:	b480      	push	{r7}
 800b00e:	b085      	sub	sp, #20
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
 800b014:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	781b      	ldrb	r3, [r3, #0]
 800b01e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b020:	683b      	ldr	r3, [r7, #0]
 800b022:	785b      	ldrb	r3, [r3, #1]
 800b024:	2b01      	cmp	r3, #1
 800b026:	d12c      	bne.n	800b082 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	015a      	lsls	r2, r3, #5
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	4413      	add	r3, r2
 800b030:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	2b00      	cmp	r3, #0
 800b038:	db12      	blt.n	800b060 <USB_EPSetStall+0x54>
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d00f      	beq.n	800b060 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b040:	68bb      	ldr	r3, [r7, #8]
 800b042:	015a      	lsls	r2, r3, #5
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	4413      	add	r3, r2
 800b048:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	68ba      	ldr	r2, [r7, #8]
 800b050:	0151      	lsls	r1, r2, #5
 800b052:	68fa      	ldr	r2, [r7, #12]
 800b054:	440a      	add	r2, r1
 800b056:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b05a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b05e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b060:	68bb      	ldr	r3, [r7, #8]
 800b062:	015a      	lsls	r2, r3, #5
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	4413      	add	r3, r2
 800b068:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	68ba      	ldr	r2, [r7, #8]
 800b070:	0151      	lsls	r1, r2, #5
 800b072:	68fa      	ldr	r2, [r7, #12]
 800b074:	440a      	add	r2, r1
 800b076:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b07a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b07e:	6013      	str	r3, [r2, #0]
 800b080:	e02b      	b.n	800b0da <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b082:	68bb      	ldr	r3, [r7, #8]
 800b084:	015a      	lsls	r2, r3, #5
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	4413      	add	r3, r2
 800b08a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	2b00      	cmp	r3, #0
 800b092:	db12      	blt.n	800b0ba <USB_EPSetStall+0xae>
 800b094:	68bb      	ldr	r3, [r7, #8]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d00f      	beq.n	800b0ba <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b09a:	68bb      	ldr	r3, [r7, #8]
 800b09c:	015a      	lsls	r2, r3, #5
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	4413      	add	r3, r2
 800b0a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	68ba      	ldr	r2, [r7, #8]
 800b0aa:	0151      	lsls	r1, r2, #5
 800b0ac:	68fa      	ldr	r2, [r7, #12]
 800b0ae:	440a      	add	r2, r1
 800b0b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b0b4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b0b8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b0ba:	68bb      	ldr	r3, [r7, #8]
 800b0bc:	015a      	lsls	r2, r3, #5
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	4413      	add	r3, r2
 800b0c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	68ba      	ldr	r2, [r7, #8]
 800b0ca:	0151      	lsls	r1, r2, #5
 800b0cc:	68fa      	ldr	r2, [r7, #12]
 800b0ce:	440a      	add	r2, r1
 800b0d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b0d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b0d8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b0da:	2300      	movs	r3, #0
}
 800b0dc:	4618      	mov	r0, r3
 800b0de:	3714      	adds	r7, #20
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0e6:	4770      	bx	lr

0800b0e8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b0e8:	b480      	push	{r7}
 800b0ea:	b085      	sub	sp, #20
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
 800b0f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	781b      	ldrb	r3, [r3, #0]
 800b0fa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b0fc:	683b      	ldr	r3, [r7, #0]
 800b0fe:	785b      	ldrb	r3, [r3, #1]
 800b100:	2b01      	cmp	r3, #1
 800b102:	d128      	bne.n	800b156 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b104:	68bb      	ldr	r3, [r7, #8]
 800b106:	015a      	lsls	r2, r3, #5
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	4413      	add	r3, r2
 800b10c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	68ba      	ldr	r2, [r7, #8]
 800b114:	0151      	lsls	r1, r2, #5
 800b116:	68fa      	ldr	r2, [r7, #12]
 800b118:	440a      	add	r2, r1
 800b11a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b11e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b122:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	791b      	ldrb	r3, [r3, #4]
 800b128:	2b03      	cmp	r3, #3
 800b12a:	d003      	beq.n	800b134 <USB_EPClearStall+0x4c>
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	791b      	ldrb	r3, [r3, #4]
 800b130:	2b02      	cmp	r3, #2
 800b132:	d138      	bne.n	800b1a6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b134:	68bb      	ldr	r3, [r7, #8]
 800b136:	015a      	lsls	r2, r3, #5
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	4413      	add	r3, r2
 800b13c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	68ba      	ldr	r2, [r7, #8]
 800b144:	0151      	lsls	r1, r2, #5
 800b146:	68fa      	ldr	r2, [r7, #12]
 800b148:	440a      	add	r2, r1
 800b14a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b14e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b152:	6013      	str	r3, [r2, #0]
 800b154:	e027      	b.n	800b1a6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	015a      	lsls	r2, r3, #5
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	4413      	add	r3, r2
 800b15e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	68ba      	ldr	r2, [r7, #8]
 800b166:	0151      	lsls	r1, r2, #5
 800b168:	68fa      	ldr	r2, [r7, #12]
 800b16a:	440a      	add	r2, r1
 800b16c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b170:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b174:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b176:	683b      	ldr	r3, [r7, #0]
 800b178:	791b      	ldrb	r3, [r3, #4]
 800b17a:	2b03      	cmp	r3, #3
 800b17c:	d003      	beq.n	800b186 <USB_EPClearStall+0x9e>
 800b17e:	683b      	ldr	r3, [r7, #0]
 800b180:	791b      	ldrb	r3, [r3, #4]
 800b182:	2b02      	cmp	r3, #2
 800b184:	d10f      	bne.n	800b1a6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	015a      	lsls	r2, r3, #5
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	4413      	add	r3, r2
 800b18e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	68ba      	ldr	r2, [r7, #8]
 800b196:	0151      	lsls	r1, r2, #5
 800b198:	68fa      	ldr	r2, [r7, #12]
 800b19a:	440a      	add	r2, r1
 800b19c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b1a4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b1a6:	2300      	movs	r3, #0
}
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	3714      	adds	r7, #20
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b2:	4770      	bx	lr

0800b1b4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b1b4:	b480      	push	{r7}
 800b1b6:	b085      	sub	sp, #20
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	6078      	str	r0, [r7, #4]
 800b1bc:	460b      	mov	r3, r1
 800b1be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	68fa      	ldr	r2, [r7, #12]
 800b1ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b1d2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800b1d6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b1de:	681a      	ldr	r2, [r3, #0]
 800b1e0:	78fb      	ldrb	r3, [r7, #3]
 800b1e2:	011b      	lsls	r3, r3, #4
 800b1e4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800b1e8:	68f9      	ldr	r1, [r7, #12]
 800b1ea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b1ee:	4313      	orrs	r3, r2
 800b1f0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b1f2:	2300      	movs	r3, #0
}
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	3714      	adds	r7, #20
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fe:	4770      	bx	lr

0800b200 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b200:	b480      	push	{r7}
 800b202:	b085      	sub	sp, #20
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	68fa      	ldr	r2, [r7, #12]
 800b216:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b21a:	f023 0303 	bic.w	r3, r3, #3
 800b21e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b226:	685b      	ldr	r3, [r3, #4]
 800b228:	68fa      	ldr	r2, [r7, #12]
 800b22a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b22e:	f023 0302 	bic.w	r3, r3, #2
 800b232:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b234:	2300      	movs	r3, #0
}
 800b236:	4618      	mov	r0, r3
 800b238:	3714      	adds	r7, #20
 800b23a:	46bd      	mov	sp, r7
 800b23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b240:	4770      	bx	lr

0800b242 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b242:	b480      	push	{r7}
 800b244:	b085      	sub	sp, #20
 800b246:	af00      	add	r7, sp, #0
 800b248:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	68fa      	ldr	r2, [r7, #12]
 800b258:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b25c:	f023 0303 	bic.w	r3, r3, #3
 800b260:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b268:	685b      	ldr	r3, [r3, #4]
 800b26a:	68fa      	ldr	r2, [r7, #12]
 800b26c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b270:	f043 0302 	orr.w	r3, r3, #2
 800b274:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b276:	2300      	movs	r3, #0
}
 800b278:	4618      	mov	r0, r3
 800b27a:	3714      	adds	r7, #20
 800b27c:	46bd      	mov	sp, r7
 800b27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b282:	4770      	bx	lr

0800b284 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b284:	b480      	push	{r7}
 800b286:	b085      	sub	sp, #20
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	695b      	ldr	r3, [r3, #20]
 800b290:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	699b      	ldr	r3, [r3, #24]
 800b296:	68fa      	ldr	r2, [r7, #12]
 800b298:	4013      	ands	r3, r2
 800b29a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b29c:	68fb      	ldr	r3, [r7, #12]
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	3714      	adds	r7, #20
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a8:	4770      	bx	lr

0800b2aa <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b2aa:	b480      	push	{r7}
 800b2ac:	b085      	sub	sp, #20
 800b2ae:	af00      	add	r7, sp, #0
 800b2b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2bc:	699b      	ldr	r3, [r3, #24]
 800b2be:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2c6:	69db      	ldr	r3, [r3, #28]
 800b2c8:	68ba      	ldr	r2, [r7, #8]
 800b2ca:	4013      	ands	r3, r2
 800b2cc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b2ce:	68bb      	ldr	r3, [r7, #8]
 800b2d0:	0c1b      	lsrs	r3, r3, #16
}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	3714      	adds	r7, #20
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2dc:	4770      	bx	lr

0800b2de <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b2de:	b480      	push	{r7}
 800b2e0:	b085      	sub	sp, #20
 800b2e2:	af00      	add	r7, sp, #0
 800b2e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2f0:	699b      	ldr	r3, [r3, #24]
 800b2f2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2fa:	69db      	ldr	r3, [r3, #28]
 800b2fc:	68ba      	ldr	r2, [r7, #8]
 800b2fe:	4013      	ands	r3, r2
 800b300:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	b29b      	uxth	r3, r3
}
 800b306:	4618      	mov	r0, r3
 800b308:	3714      	adds	r7, #20
 800b30a:	46bd      	mov	sp, r7
 800b30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b310:	4770      	bx	lr

0800b312 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b312:	b480      	push	{r7}
 800b314:	b085      	sub	sp, #20
 800b316:	af00      	add	r7, sp, #0
 800b318:	6078      	str	r0, [r7, #4]
 800b31a:	460b      	mov	r3, r1
 800b31c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b322:	78fb      	ldrb	r3, [r7, #3]
 800b324:	015a      	lsls	r2, r3, #5
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	4413      	add	r3, r2
 800b32a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b32e:	689b      	ldr	r3, [r3, #8]
 800b330:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b338:	695b      	ldr	r3, [r3, #20]
 800b33a:	68ba      	ldr	r2, [r7, #8]
 800b33c:	4013      	ands	r3, r2
 800b33e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b340:	68bb      	ldr	r3, [r7, #8]
}
 800b342:	4618      	mov	r0, r3
 800b344:	3714      	adds	r7, #20
 800b346:	46bd      	mov	sp, r7
 800b348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34c:	4770      	bx	lr

0800b34e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b34e:	b480      	push	{r7}
 800b350:	b087      	sub	sp, #28
 800b352:	af00      	add	r7, sp, #0
 800b354:	6078      	str	r0, [r7, #4]
 800b356:	460b      	mov	r3, r1
 800b358:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b35e:	697b      	ldr	r3, [r7, #20]
 800b360:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b364:	691b      	ldr	r3, [r3, #16]
 800b366:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b368:	697b      	ldr	r3, [r7, #20]
 800b36a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b36e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b370:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b372:	78fb      	ldrb	r3, [r7, #3]
 800b374:	f003 030f 	and.w	r3, r3, #15
 800b378:	68fa      	ldr	r2, [r7, #12]
 800b37a:	fa22 f303 	lsr.w	r3, r2, r3
 800b37e:	01db      	lsls	r3, r3, #7
 800b380:	b2db      	uxtb	r3, r3
 800b382:	693a      	ldr	r2, [r7, #16]
 800b384:	4313      	orrs	r3, r2
 800b386:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b388:	78fb      	ldrb	r3, [r7, #3]
 800b38a:	015a      	lsls	r2, r3, #5
 800b38c:	697b      	ldr	r3, [r7, #20]
 800b38e:	4413      	add	r3, r2
 800b390:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b394:	689b      	ldr	r3, [r3, #8]
 800b396:	693a      	ldr	r2, [r7, #16]
 800b398:	4013      	ands	r3, r2
 800b39a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b39c:	68bb      	ldr	r3, [r7, #8]
}
 800b39e:	4618      	mov	r0, r3
 800b3a0:	371c      	adds	r7, #28
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a8:	4770      	bx	lr

0800b3aa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b3aa:	b480      	push	{r7}
 800b3ac:	b083      	sub	sp, #12
 800b3ae:	af00      	add	r7, sp, #0
 800b3b0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	695b      	ldr	r3, [r3, #20]
 800b3b6:	f003 0301 	and.w	r3, r3, #1
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	370c      	adds	r7, #12
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c4:	4770      	bx	lr

0800b3c6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b3c6:	b480      	push	{r7}
 800b3c8:	b085      	sub	sp, #20
 800b3ca:	af00      	add	r7, sp, #0
 800b3cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	68fa      	ldr	r2, [r7, #12]
 800b3dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b3e0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b3e4:	f023 0307 	bic.w	r3, r3, #7
 800b3e8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3f0:	685b      	ldr	r3, [r3, #4]
 800b3f2:	68fa      	ldr	r2, [r7, #12]
 800b3f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b3f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b3fc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b3fe:	2300      	movs	r3, #0
}
 800b400:	4618      	mov	r0, r3
 800b402:	3714      	adds	r7, #20
 800b404:	46bd      	mov	sp, r7
 800b406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40a:	4770      	bx	lr

0800b40c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b40c:	b480      	push	{r7}
 800b40e:	b087      	sub	sp, #28
 800b410:	af00      	add	r7, sp, #0
 800b412:	60f8      	str	r0, [r7, #12]
 800b414:	460b      	mov	r3, r1
 800b416:	607a      	str	r2, [r7, #4]
 800b418:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	333c      	adds	r3, #60	@ 0x3c
 800b422:	3304      	adds	r3, #4
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b428:	693b      	ldr	r3, [r7, #16]
 800b42a:	4a26      	ldr	r2, [pc, #152]	@ (800b4c4 <USB_EP0_OutStart+0xb8>)
 800b42c:	4293      	cmp	r3, r2
 800b42e:	d90a      	bls.n	800b446 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b430:	697b      	ldr	r3, [r7, #20]
 800b432:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b43c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b440:	d101      	bne.n	800b446 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b442:	2300      	movs	r3, #0
 800b444:	e037      	b.n	800b4b6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b446:	697b      	ldr	r3, [r7, #20]
 800b448:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b44c:	461a      	mov	r2, r3
 800b44e:	2300      	movs	r3, #0
 800b450:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b452:	697b      	ldr	r3, [r7, #20]
 800b454:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b458:	691b      	ldr	r3, [r3, #16]
 800b45a:	697a      	ldr	r2, [r7, #20]
 800b45c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b460:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b464:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b466:	697b      	ldr	r3, [r7, #20]
 800b468:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b46c:	691b      	ldr	r3, [r3, #16]
 800b46e:	697a      	ldr	r2, [r7, #20]
 800b470:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b474:	f043 0318 	orr.w	r3, r3, #24
 800b478:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b47a:	697b      	ldr	r3, [r7, #20]
 800b47c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b480:	691b      	ldr	r3, [r3, #16]
 800b482:	697a      	ldr	r2, [r7, #20]
 800b484:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b488:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800b48c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b48e:	7afb      	ldrb	r3, [r7, #11]
 800b490:	2b01      	cmp	r3, #1
 800b492:	d10f      	bne.n	800b4b4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b494:	697b      	ldr	r3, [r7, #20]
 800b496:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b49a:	461a      	mov	r2, r3
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b4a0:	697b      	ldr	r3, [r7, #20]
 800b4a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	697a      	ldr	r2, [r7, #20]
 800b4aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b4ae:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800b4b2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b4b4:	2300      	movs	r3, #0
}
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	371c      	adds	r7, #28
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c0:	4770      	bx	lr
 800b4c2:	bf00      	nop
 800b4c4:	4f54300a 	.word	0x4f54300a

0800b4c8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b4c8:	b480      	push	{r7}
 800b4ca:	b085      	sub	sp, #20
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	3301      	adds	r3, #1
 800b4d8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	4a13      	ldr	r2, [pc, #76]	@ (800b52c <USB_CoreReset+0x64>)
 800b4de:	4293      	cmp	r3, r2
 800b4e0:	d901      	bls.n	800b4e6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b4e2:	2303      	movs	r3, #3
 800b4e4:	e01b      	b.n	800b51e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	691b      	ldr	r3, [r3, #16]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	daf2      	bge.n	800b4d4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	691b      	ldr	r3, [r3, #16]
 800b4f6:	f043 0201 	orr.w	r2, r3, #1
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	3301      	adds	r3, #1
 800b502:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	4a09      	ldr	r2, [pc, #36]	@ (800b52c <USB_CoreReset+0x64>)
 800b508:	4293      	cmp	r3, r2
 800b50a:	d901      	bls.n	800b510 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b50c:	2303      	movs	r3, #3
 800b50e:	e006      	b.n	800b51e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	691b      	ldr	r3, [r3, #16]
 800b514:	f003 0301 	and.w	r3, r3, #1
 800b518:	2b01      	cmp	r3, #1
 800b51a:	d0f0      	beq.n	800b4fe <USB_CoreReset+0x36>

  return HAL_OK;
 800b51c:	2300      	movs	r3, #0
}
 800b51e:	4618      	mov	r0, r3
 800b520:	3714      	adds	r7, #20
 800b522:	46bd      	mov	sp, r7
 800b524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b528:	4770      	bx	lr
 800b52a:	bf00      	nop
 800b52c:	00030d40 	.word	0x00030d40

0800b530 <LCD_Fill>:
* @param xend,yend 终止坐标
* @param color 要填充的颜色
* @return None
*/
void LCD_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color)
{          
 800b530:	b590      	push	{r4, r7, lr}
 800b532:	b085      	sub	sp, #20
 800b534:	af00      	add	r7, sp, #0
 800b536:	4604      	mov	r4, r0
 800b538:	4608      	mov	r0, r1
 800b53a:	4611      	mov	r1, r2
 800b53c:	461a      	mov	r2, r3
 800b53e:	4623      	mov	r3, r4
 800b540:	80fb      	strh	r3, [r7, #6]
 800b542:	4603      	mov	r3, r0
 800b544:	80bb      	strh	r3, [r7, #4]
 800b546:	460b      	mov	r3, r1
 800b548:	807b      	strh	r3, [r7, #2]
 800b54a:	4613      	mov	r3, r2
 800b54c:	803b      	strh	r3, [r7, #0]
	uint16_t i,j; 
	LCD_Address_Set(xsta,ysta,xend-1,yend-1);//设置显示范围
 800b54e:	887b      	ldrh	r3, [r7, #2]
 800b550:	3b01      	subs	r3, #1
 800b552:	b29a      	uxth	r2, r3
 800b554:	883b      	ldrh	r3, [r7, #0]
 800b556:	3b01      	subs	r3, #1
 800b558:	b29b      	uxth	r3, r3
 800b55a:	88b9      	ldrh	r1, [r7, #4]
 800b55c:	88f8      	ldrh	r0, [r7, #6]
 800b55e:	f000 fb7b 	bl	800bc58 <LCD_Address_Set>
	for(i=ysta;i<yend;i++)
 800b562:	88bb      	ldrh	r3, [r7, #4]
 800b564:	81fb      	strh	r3, [r7, #14]
 800b566:	e010      	b.n	800b58a <LCD_Fill+0x5a>
	{													   	 	
		for(j=xsta;j<xend;j++)
 800b568:	88fb      	ldrh	r3, [r7, #6]
 800b56a:	81bb      	strh	r3, [r7, #12]
 800b56c:	e006      	b.n	800b57c <LCD_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 800b56e:	8c3b      	ldrh	r3, [r7, #32]
 800b570:	4618      	mov	r0, r3
 800b572:	f000 fb3d 	bl	800bbf0 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 800b576:	89bb      	ldrh	r3, [r7, #12]
 800b578:	3301      	adds	r3, #1
 800b57a:	81bb      	strh	r3, [r7, #12]
 800b57c:	89ba      	ldrh	r2, [r7, #12]
 800b57e:	887b      	ldrh	r3, [r7, #2]
 800b580:	429a      	cmp	r2, r3
 800b582:	d3f4      	bcc.n	800b56e <LCD_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 800b584:	89fb      	ldrh	r3, [r7, #14]
 800b586:	3301      	adds	r3, #1
 800b588:	81fb      	strh	r3, [r7, #14]
 800b58a:	89fa      	ldrh	r2, [r7, #14]
 800b58c:	883b      	ldrh	r3, [r7, #0]
 800b58e:	429a      	cmp	r2, r3
 800b590:	d3ea      	bcc.n	800b568 <LCD_Fill+0x38>
		}
	} 					  	    
}
 800b592:	bf00      	nop
 800b594:	bf00      	nop
 800b596:	3714      	adds	r7, #20
 800b598:	46bd      	mov	sp, r7
 800b59a:	bd90      	pop	{r4, r7, pc}

0800b59c <LCD_DrawPoint>:
* @param x,y 画点坐标
* @param color 颜色
* @return None
*/
void LCD_DrawPoint(uint16_t x,uint16_t y,uint16_t color)
{
 800b59c:	b580      	push	{r7, lr}
 800b59e:	b082      	sub	sp, #8
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	80fb      	strh	r3, [r7, #6]
 800b5a6:	460b      	mov	r3, r1
 800b5a8:	80bb      	strh	r3, [r7, #4]
 800b5aa:	4613      	mov	r3, r2
 800b5ac:	807b      	strh	r3, [r7, #2]
	LCD_Address_Set(x,y,x,y);//?è????±ê???? 
 800b5ae:	88bb      	ldrh	r3, [r7, #4]
 800b5b0:	88fa      	ldrh	r2, [r7, #6]
 800b5b2:	88b9      	ldrh	r1, [r7, #4]
 800b5b4:	88f8      	ldrh	r0, [r7, #6]
 800b5b6:	f000 fb4f 	bl	800bc58 <LCD_Address_Set>
	LCD_WR_DATA(color);
 800b5ba:	887b      	ldrh	r3, [r7, #2]
 800b5bc:	4618      	mov	r0, r3
 800b5be:	f000 fb17 	bl	800bbf0 <LCD_WR_DATA>
} 
 800b5c2:	bf00      	nop
 800b5c4:	3708      	adds	r7, #8
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	bd80      	pop	{r7, pc}

0800b5ca <LCD_DrawLine>:
* @param x2,y2 终止坐标
* @param color 颜色
* @return None
*/
void LCD_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color)
{
 800b5ca:	b590      	push	{r4, r7, lr}
 800b5cc:	b08d      	sub	sp, #52	@ 0x34
 800b5ce:	af00      	add	r7, sp, #0
 800b5d0:	4604      	mov	r4, r0
 800b5d2:	4608      	mov	r0, r1
 800b5d4:	4611      	mov	r1, r2
 800b5d6:	461a      	mov	r2, r3
 800b5d8:	4623      	mov	r3, r4
 800b5da:	80fb      	strh	r3, [r7, #6]
 800b5dc:	4603      	mov	r3, r0
 800b5de:	80bb      	strh	r3, [r7, #4]
 800b5e0:	460b      	mov	r3, r1
 800b5e2:	807b      	strh	r3, [r7, #2]
 800b5e4:	4613      	mov	r3, r2
 800b5e6:	803b      	strh	r3, [r7, #0]
	uint16_t t; 
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	627b      	str	r3, [r7, #36]	@ 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1; //????×?±ê???? 
 800b5f0:	887a      	ldrh	r2, [r7, #2]
 800b5f2:	88fb      	ldrh	r3, [r7, #6]
 800b5f4:	1ad3      	subs	r3, r2, r3
 800b5f6:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 800b5f8:	883a      	ldrh	r2, [r7, #0]
 800b5fa:	88bb      	ldrh	r3, [r7, #4]
 800b5fc:	1ad3      	subs	r3, r2, r3
 800b5fe:	61fb      	str	r3, [r7, #28]
	uRow=x1;//????????×?±ê
 800b600:	88fb      	ldrh	r3, [r7, #6]
 800b602:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 800b604:	88bb      	ldrh	r3, [r7, #4]
 800b606:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1; //?è??????·??ò 
 800b608:	6a3b      	ldr	r3, [r7, #32]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	dd02      	ble.n	800b614 <LCD_DrawLine+0x4a>
 800b60e:	2301      	movs	r3, #1
 800b610:	617b      	str	r3, [r7, #20]
 800b612:	e00b      	b.n	800b62c <LCD_DrawLine+0x62>
	else if (delta_x==0)incx=0;//???±?? 
 800b614:	6a3b      	ldr	r3, [r7, #32]
 800b616:	2b00      	cmp	r3, #0
 800b618:	d102      	bne.n	800b620 <LCD_DrawLine+0x56>
 800b61a:	2300      	movs	r3, #0
 800b61c:	617b      	str	r3, [r7, #20]
 800b61e:	e005      	b.n	800b62c <LCD_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 800b620:	f04f 33ff 	mov.w	r3, #4294967295
 800b624:	617b      	str	r3, [r7, #20]
 800b626:	6a3b      	ldr	r3, [r7, #32]
 800b628:	425b      	negs	r3, r3
 800b62a:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 800b62c:	69fb      	ldr	r3, [r7, #28]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	dd02      	ble.n	800b638 <LCD_DrawLine+0x6e>
 800b632:	2301      	movs	r3, #1
 800b634:	613b      	str	r3, [r7, #16]
 800b636:	e00b      	b.n	800b650 <LCD_DrawLine+0x86>
	else if (delta_y==0)incy=0;//?????? 
 800b638:	69fb      	ldr	r3, [r7, #28]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d102      	bne.n	800b644 <LCD_DrawLine+0x7a>
 800b63e:	2300      	movs	r3, #0
 800b640:	613b      	str	r3, [r7, #16]
 800b642:	e005      	b.n	800b650 <LCD_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 800b644:	f04f 33ff 	mov.w	r3, #4294967295
 800b648:	613b      	str	r3, [r7, #16]
 800b64a:	69fb      	ldr	r3, [r7, #28]
 800b64c:	425b      	negs	r3, r3
 800b64e:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x; //?????ù±?????×?±ê?á 
 800b650:	6a3a      	ldr	r2, [r7, #32]
 800b652:	69fb      	ldr	r3, [r7, #28]
 800b654:	429a      	cmp	r2, r3
 800b656:	dd02      	ble.n	800b65e <LCD_DrawLine+0x94>
 800b658:	6a3b      	ldr	r3, [r7, #32]
 800b65a:	61bb      	str	r3, [r7, #24]
 800b65c:	e001      	b.n	800b662 <LCD_DrawLine+0x98>
	else distance=delta_y;
 800b65e:	69fb      	ldr	r3, [r7, #28]
 800b660:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 800b662:	2300      	movs	r3, #0
 800b664:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b666:	e02b      	b.n	800b6c0 <LCD_DrawLine+0xf6>
	{
		LCD_DrawPoint(uRow,uCol,color);//????
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	b29b      	uxth	r3, r3
 800b66c:	68ba      	ldr	r2, [r7, #8]
 800b66e:	b291      	uxth	r1, r2
 800b670:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800b674:	4618      	mov	r0, r3
 800b676:	f7ff ff91 	bl	800b59c <LCD_DrawPoint>
		xerr+=delta_x;
 800b67a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b67c:	6a3b      	ldr	r3, [r7, #32]
 800b67e:	4413      	add	r3, r2
 800b680:	62bb      	str	r3, [r7, #40]	@ 0x28
		yerr+=delta_y;
 800b682:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b684:	69fb      	ldr	r3, [r7, #28]
 800b686:	4413      	add	r3, r2
 800b688:	627b      	str	r3, [r7, #36]	@ 0x24
		if(xerr>distance)
 800b68a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b68c:	69bb      	ldr	r3, [r7, #24]
 800b68e:	429a      	cmp	r2, r3
 800b690:	dd07      	ble.n	800b6a2 <LCD_DrawLine+0xd8>
		{
			xerr-=distance;
 800b692:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b694:	69bb      	ldr	r3, [r7, #24]
 800b696:	1ad3      	subs	r3, r2, r3
 800b698:	62bb      	str	r3, [r7, #40]	@ 0x28
			uRow+=incx;
 800b69a:	68fa      	ldr	r2, [r7, #12]
 800b69c:	697b      	ldr	r3, [r7, #20]
 800b69e:	4413      	add	r3, r2
 800b6a0:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 800b6a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b6a4:	69bb      	ldr	r3, [r7, #24]
 800b6a6:	429a      	cmp	r2, r3
 800b6a8:	dd07      	ble.n	800b6ba <LCD_DrawLine+0xf0>
		{
			yerr-=distance;
 800b6aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b6ac:	69bb      	ldr	r3, [r7, #24]
 800b6ae:	1ad3      	subs	r3, r2, r3
 800b6b0:	627b      	str	r3, [r7, #36]	@ 0x24
			uCol+=incy;
 800b6b2:	68ba      	ldr	r2, [r7, #8]
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	4413      	add	r3, r2
 800b6b8:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 800b6ba:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b6bc:	3301      	adds	r3, #1
 800b6be:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b6c0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b6c2:	69ba      	ldr	r2, [r7, #24]
 800b6c4:	429a      	cmp	r2, r3
 800b6c6:	dacf      	bge.n	800b668 <LCD_DrawLine+0x9e>
		}
	}
}
 800b6c8:	bf00      	nop
 800b6ca:	bf00      	nop
 800b6cc:	3734      	adds	r7, #52	@ 0x34
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd90      	pop	{r4, r7, pc}
	...

0800b6d4 <LCD_ShowChar>:
* @param sizey 字的大小 
* @param Mode 1-叠加 0-非叠加
* @return None
*/
void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{
 800b6d4:	b590      	push	{r4, r7, lr}
 800b6d6:	b087      	sub	sp, #28
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	4604      	mov	r4, r0
 800b6dc:	4608      	mov	r0, r1
 800b6de:	4611      	mov	r1, r2
 800b6e0:	461a      	mov	r2, r3
 800b6e2:	4623      	mov	r3, r4
 800b6e4:	80fb      	strh	r3, [r7, #6]
 800b6e6:	4603      	mov	r3, r0
 800b6e8:	80bb      	strh	r3, [r7, #4]
 800b6ea:	460b      	mov	r3, r1
 800b6ec:	70fb      	strb	r3, [r7, #3]
 800b6ee:	4613      	mov	r3, r2
 800b6f0:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;//????×?·??ù??×????ó??
	uint16_t x0=x;
 800b6f6:	88fb      	ldrh	r3, [r7, #6]
 800b6f8:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 800b6fa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b6fe:	085b      	lsrs	r3, r3, #1
 800b700:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 800b702:	7bfb      	ldrb	r3, [r7, #15]
 800b704:	08db      	lsrs	r3, r3, #3
 800b706:	b2db      	uxtb	r3, r3
 800b708:	461a      	mov	r2, r3
 800b70a:	7bfb      	ldrb	r3, [r7, #15]
 800b70c:	f003 0307 	and.w	r3, r3, #7
 800b710:	b2db      	uxtb	r3, r3
 800b712:	2b00      	cmp	r3, #0
 800b714:	bf14      	ite	ne
 800b716:	2301      	movne	r3, #1
 800b718:	2300      	moveq	r3, #0
 800b71a:	b2db      	uxtb	r3, r3
 800b71c:	4413      	add	r3, r2
 800b71e:	b29a      	uxth	r2, r3
 800b720:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b724:	b29b      	uxth	r3, r3
 800b726:	fb12 f303 	smulbb	r3, r2, r3
 800b72a:	81bb      	strh	r3, [r7, #12]
	num=num-' ';    //?????????ó????
 800b72c:	78fb      	ldrb	r3, [r7, #3]
 800b72e:	3b20      	subs	r3, #32
 800b730:	70fb      	strb	r3, [r7, #3]
	LCD_Address_Set(x,y,x+sizex-1,y+sizey-1);  //?è????±ê???? 
 800b732:	7bfb      	ldrb	r3, [r7, #15]
 800b734:	b29a      	uxth	r2, r3
 800b736:	88fb      	ldrh	r3, [r7, #6]
 800b738:	4413      	add	r3, r2
 800b73a:	b29b      	uxth	r3, r3
 800b73c:	3b01      	subs	r3, #1
 800b73e:	b29c      	uxth	r4, r3
 800b740:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b744:	b29a      	uxth	r2, r3
 800b746:	88bb      	ldrh	r3, [r7, #4]
 800b748:	4413      	add	r3, r2
 800b74a:	b29b      	uxth	r3, r3
 800b74c:	3b01      	subs	r3, #1
 800b74e:	b29b      	uxth	r3, r3
 800b750:	88b9      	ldrh	r1, [r7, #4]
 800b752:	88f8      	ldrh	r0, [r7, #6]
 800b754:	4622      	mov	r2, r4
 800b756:	f000 fa7f 	bl	800bc58 <LCD_Address_Set>
	for(i=0;i<TypefaceNum;i++)
 800b75a:	2300      	movs	r3, #0
 800b75c:	827b      	strh	r3, [r7, #18]
 800b75e:	e086      	b.n	800b86e <LCD_ShowChar+0x19a>
	{ 
		if(sizey==12)temp=ascii_1206[num][i];		       //?÷??6x12×???
 800b760:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b764:	2b0c      	cmp	r3, #12
 800b766:	d10b      	bne.n	800b780 <LCD_ShowChar+0xac>
 800b768:	78fa      	ldrb	r2, [r7, #3]
 800b76a:	8a79      	ldrh	r1, [r7, #18]
 800b76c:	4845      	ldr	r0, [pc, #276]	@ (800b884 <LCD_ShowChar+0x1b0>)
 800b76e:	4613      	mov	r3, r2
 800b770:	005b      	lsls	r3, r3, #1
 800b772:	4413      	add	r3, r2
 800b774:	009b      	lsls	r3, r3, #2
 800b776:	4403      	add	r3, r0
 800b778:	440b      	add	r3, r1
 800b77a:	781b      	ldrb	r3, [r3, #0]
 800b77c:	75fb      	strb	r3, [r7, #23]
 800b77e:	e028      	b.n	800b7d2 <LCD_ShowChar+0xfe>
		else if(sizey==16)temp=ascii_1608[num][i];		 //?÷??8x16×???
 800b780:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b784:	2b10      	cmp	r3, #16
 800b786:	d108      	bne.n	800b79a <LCD_ShowChar+0xc6>
 800b788:	78fa      	ldrb	r2, [r7, #3]
 800b78a:	8a7b      	ldrh	r3, [r7, #18]
 800b78c:	493e      	ldr	r1, [pc, #248]	@ (800b888 <LCD_ShowChar+0x1b4>)
 800b78e:	0112      	lsls	r2, r2, #4
 800b790:	440a      	add	r2, r1
 800b792:	4413      	add	r3, r2
 800b794:	781b      	ldrb	r3, [r3, #0]
 800b796:	75fb      	strb	r3, [r7, #23]
 800b798:	e01b      	b.n	800b7d2 <LCD_ShowChar+0xfe>
		else if(sizey==24)temp=ascii_2412[num][i];		 //?÷??12x24×???
 800b79a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b79e:	2b18      	cmp	r3, #24
 800b7a0:	d10b      	bne.n	800b7ba <LCD_ShowChar+0xe6>
 800b7a2:	78fa      	ldrb	r2, [r7, #3]
 800b7a4:	8a79      	ldrh	r1, [r7, #18]
 800b7a6:	4839      	ldr	r0, [pc, #228]	@ (800b88c <LCD_ShowChar+0x1b8>)
 800b7a8:	4613      	mov	r3, r2
 800b7aa:	005b      	lsls	r3, r3, #1
 800b7ac:	4413      	add	r3, r2
 800b7ae:	011b      	lsls	r3, r3, #4
 800b7b0:	4403      	add	r3, r0
 800b7b2:	440b      	add	r3, r1
 800b7b4:	781b      	ldrb	r3, [r3, #0]
 800b7b6:	75fb      	strb	r3, [r7, #23]
 800b7b8:	e00b      	b.n	800b7d2 <LCD_ShowChar+0xfe>
		else if(sizey==32)temp=ascii_3216[num][i];		 //?÷??16x32×???
 800b7ba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b7be:	2b20      	cmp	r3, #32
 800b7c0:	d15b      	bne.n	800b87a <LCD_ShowChar+0x1a6>
 800b7c2:	78fa      	ldrb	r2, [r7, #3]
 800b7c4:	8a7b      	ldrh	r3, [r7, #18]
 800b7c6:	4932      	ldr	r1, [pc, #200]	@ (800b890 <LCD_ShowChar+0x1bc>)
 800b7c8:	0192      	lsls	r2, r2, #6
 800b7ca:	440a      	add	r2, r1
 800b7cc:	4413      	add	r3, r2
 800b7ce:	781b      	ldrb	r3, [r3, #0]
 800b7d0:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	75bb      	strb	r3, [r7, #22]
 800b7d6:	e044      	b.n	800b862 <LCD_ShowChar+0x18e>
		{
			if(!mode)//·?????????
 800b7d8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d120      	bne.n	800b822 <LCD_ShowChar+0x14e>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 800b7e0:	7dfa      	ldrb	r2, [r7, #23]
 800b7e2:	7dbb      	ldrb	r3, [r7, #22]
 800b7e4:	fa42 f303 	asr.w	r3, r2, r3
 800b7e8:	f003 0301 	and.w	r3, r3, #1
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d004      	beq.n	800b7fa <LCD_ShowChar+0x126>
 800b7f0:	883b      	ldrh	r3, [r7, #0]
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	f000 f9fc 	bl	800bbf0 <LCD_WR_DATA>
 800b7f8:	e003      	b.n	800b802 <LCD_ShowChar+0x12e>
				else LCD_WR_DATA(bc);
 800b7fa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	f000 f9f7 	bl	800bbf0 <LCD_WR_DATA>
				m++;
 800b802:	7d7b      	ldrb	r3, [r7, #21]
 800b804:	3301      	adds	r3, #1
 800b806:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 800b808:	7d7b      	ldrb	r3, [r7, #21]
 800b80a:	7bfa      	ldrb	r2, [r7, #15]
 800b80c:	fbb3 f1f2 	udiv	r1, r3, r2
 800b810:	fb01 f202 	mul.w	r2, r1, r2
 800b814:	1a9b      	subs	r3, r3, r2
 800b816:	b2db      	uxtb	r3, r3
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d11f      	bne.n	800b85c <LCD_ShowChar+0x188>
				{
					m=0;
 800b81c:	2300      	movs	r3, #0
 800b81e:	757b      	strb	r3, [r7, #21]
					break;
 800b820:	e022      	b.n	800b868 <LCD_ShowChar+0x194>
				}
			}
			else//????????
			{
				if(temp&(0x01<<t))LCD_DrawPoint(x,y,fc);//????????
 800b822:	7dfa      	ldrb	r2, [r7, #23]
 800b824:	7dbb      	ldrb	r3, [r7, #22]
 800b826:	fa42 f303 	asr.w	r3, r2, r3
 800b82a:	f003 0301 	and.w	r3, r3, #1
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d005      	beq.n	800b83e <LCD_ShowChar+0x16a>
 800b832:	883a      	ldrh	r2, [r7, #0]
 800b834:	88b9      	ldrh	r1, [r7, #4]
 800b836:	88fb      	ldrh	r3, [r7, #6]
 800b838:	4618      	mov	r0, r3
 800b83a:	f7ff feaf 	bl	800b59c <LCD_DrawPoint>
				x++;
 800b83e:	88fb      	ldrh	r3, [r7, #6]
 800b840:	3301      	adds	r3, #1
 800b842:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 800b844:	88fa      	ldrh	r2, [r7, #6]
 800b846:	8a3b      	ldrh	r3, [r7, #16]
 800b848:	1ad2      	subs	r2, r2, r3
 800b84a:	7bfb      	ldrb	r3, [r7, #15]
 800b84c:	429a      	cmp	r2, r3
 800b84e:	d105      	bne.n	800b85c <LCD_ShowChar+0x188>
				{
					x=x0;
 800b850:	8a3b      	ldrh	r3, [r7, #16]
 800b852:	80fb      	strh	r3, [r7, #6]
					y++;
 800b854:	88bb      	ldrh	r3, [r7, #4]
 800b856:	3301      	adds	r3, #1
 800b858:	80bb      	strh	r3, [r7, #4]
					break;
 800b85a:	e005      	b.n	800b868 <LCD_ShowChar+0x194>
		for(t=0;t<8;t++)
 800b85c:	7dbb      	ldrb	r3, [r7, #22]
 800b85e:	3301      	adds	r3, #1
 800b860:	75bb      	strb	r3, [r7, #22]
 800b862:	7dbb      	ldrb	r3, [r7, #22]
 800b864:	2b07      	cmp	r3, #7
 800b866:	d9b7      	bls.n	800b7d8 <LCD_ShowChar+0x104>
	for(i=0;i<TypefaceNum;i++)
 800b868:	8a7b      	ldrh	r3, [r7, #18]
 800b86a:	3301      	adds	r3, #1
 800b86c:	827b      	strh	r3, [r7, #18]
 800b86e:	8a7a      	ldrh	r2, [r7, #18]
 800b870:	89bb      	ldrh	r3, [r7, #12]
 800b872:	429a      	cmp	r2, r3
 800b874:	f4ff af74 	bcc.w	800b760 <LCD_ShowChar+0x8c>
 800b878:	e000      	b.n	800b87c <LCD_ShowChar+0x1a8>
		else return;
 800b87a:	bf00      	nop
				}
			}
		}
	}   	 	  
}
 800b87c:	371c      	adds	r7, #28
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd90      	pop	{r4, r7, pc}
 800b882:	bf00      	nop
 800b884:	0801e284 	.word	0x0801e284
 800b888:	0801e6f8 	.word	0x0801e6f8
 800b88c:	0801ece8 	.word	0x0801ece8
 800b890:	0801feb8 	.word	0x0801feb8

0800b894 <LCD_ShowString>:
* @param sizey 字的大小 
* @param Mode 1-叠加 0-非叠加
* @return None
*/
void LCD_ShowString(uint16_t x,uint16_t y,const uint8_t *p,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{         
 800b894:	b590      	push	{r4, r7, lr}
 800b896:	b089      	sub	sp, #36	@ 0x24
 800b898:	af04      	add	r7, sp, #16
 800b89a:	60ba      	str	r2, [r7, #8]
 800b89c:	461a      	mov	r2, r3
 800b89e:	4603      	mov	r3, r0
 800b8a0:	81fb      	strh	r3, [r7, #14]
 800b8a2:	460b      	mov	r3, r1
 800b8a4:	81bb      	strh	r3, [r7, #12]
 800b8a6:	4613      	mov	r3, r2
 800b8a8:	80fb      	strh	r3, [r7, #6]
	while(*p!='\0')
 800b8aa:	e01f      	b.n	800b8ec <LCD_ShowString+0x58>
	{   
		if (*p<128)
 800b8ac:	68bb      	ldr	r3, [r7, #8]
 800b8ae:	781b      	ldrb	r3, [r3, #0]
 800b8b0:	b25b      	sxtb	r3, r3
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	db17      	blt.n	800b8e6 <LCD_ShowString+0x52>
		{
			LCD_ShowChar(x,y,*p,fc,bc,sizey,mode);
 800b8b6:	68bb      	ldr	r3, [r7, #8]
 800b8b8:	781a      	ldrb	r2, [r3, #0]
 800b8ba:	88fc      	ldrh	r4, [r7, #6]
 800b8bc:	89b9      	ldrh	r1, [r7, #12]
 800b8be:	89f8      	ldrh	r0, [r7, #14]
 800b8c0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b8c4:	9302      	str	r3, [sp, #8]
 800b8c6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b8ca:	9301      	str	r3, [sp, #4]
 800b8cc:	8c3b      	ldrh	r3, [r7, #32]
 800b8ce:	9300      	str	r3, [sp, #0]
 800b8d0:	4623      	mov	r3, r4
 800b8d2:	f7ff feff 	bl	800b6d4 <LCD_ShowChar>
			x+=sizey/2;
 800b8d6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b8da:	085b      	lsrs	r3, r3, #1
 800b8dc:	b2db      	uxtb	r3, r3
 800b8de:	461a      	mov	r2, r3
 800b8e0:	89fb      	ldrh	r3, [r7, #14]
 800b8e2:	4413      	add	r3, r2
 800b8e4:	81fb      	strh	r3, [r7, #14]
		}
		p++;
 800b8e6:	68bb      	ldr	r3, [r7, #8]
 800b8e8:	3301      	adds	r3, #1
 800b8ea:	60bb      	str	r3, [r7, #8]
	while(*p!='\0')
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	781b      	ldrb	r3, [r3, #0]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d1db      	bne.n	800b8ac <LCD_ShowString+0x18>
	}  
}
 800b8f4:	bf00      	nop
 800b8f6:	bf00      	nop
 800b8f8:	3714      	adds	r7, #20
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd90      	pop	{r4, r7, pc}

0800b8fe <LCD_ShowString_CL>:
* @param sizey 字的大小 
* @param Mode 1-叠加 0-非叠加
* @return None
*/
void LCD_ShowString_CL(uint16_t x,uint16_t y,const uint8_t *p,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{         
 800b8fe:	b590      	push	{r4, r7, lr}
 800b900:	b089      	sub	sp, #36	@ 0x24
 800b902:	af04      	add	r7, sp, #16
 800b904:	60ba      	str	r2, [r7, #8]
 800b906:	461a      	mov	r2, r3
 800b908:	4603      	mov	r3, r0
 800b90a:	81fb      	strh	r3, [r7, #14]
 800b90c:	460b      	mov	r3, r1
 800b90e:	81bb      	strh	r3, [r7, #12]
 800b910:	4613      	mov	r3, r2
 800b912:	80fb      	strh	r3, [r7, #6]
	while(*p!='\0')
 800b914:	e01f      	b.n	800b956 <LCD_ShowString_CL+0x58>
	{   
		if (*p<128)
 800b916:	68bb      	ldr	r3, [r7, #8]
 800b918:	781b      	ldrb	r3, [r3, #0]
 800b91a:	b25b      	sxtb	r3, r3
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	db17      	blt.n	800b950 <LCD_ShowString_CL+0x52>
		{
			LCD_ShowChar(x,y,*p,fc,bc,sizey,mode);
 800b920:	68bb      	ldr	r3, [r7, #8]
 800b922:	781a      	ldrb	r2, [r3, #0]
 800b924:	88fc      	ldrh	r4, [r7, #6]
 800b926:	89b9      	ldrh	r1, [r7, #12]
 800b928:	89f8      	ldrh	r0, [r7, #14]
 800b92a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b92e:	9302      	str	r3, [sp, #8]
 800b930:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b934:	9301      	str	r3, [sp, #4]
 800b936:	8c3b      	ldrh	r3, [r7, #32]
 800b938:	9300      	str	r3, [sp, #0]
 800b93a:	4623      	mov	r3, r4
 800b93c:	f7ff feca 	bl	800b6d4 <LCD_ShowChar>
			x+=sizey/2;
 800b940:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b944:	085b      	lsrs	r3, r3, #1
 800b946:	b2db      	uxtb	r3, r3
 800b948:	461a      	mov	r2, r3
 800b94a:	89fb      	ldrh	r3, [r7, #14]
 800b94c:	4413      	add	r3, r2
 800b94e:	81fb      	strh	r3, [r7, #14]
		}
		p++;
 800b950:	68bb      	ldr	r3, [r7, #8]
 800b952:	3301      	adds	r3, #1
 800b954:	60bb      	str	r3, [r7, #8]
	while(*p!='\0')
 800b956:	68bb      	ldr	r3, [r7, #8]
 800b958:	781b      	ldrb	r3, [r3, #0]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d1db      	bne.n	800b916 <LCD_ShowString_CL+0x18>
	}  
	while(x<240-sizey){
 800b95e:	e016      	b.n	800b98e <LCD_ShowString_CL+0x90>
		LCD_ShowChar(x,y, 0x20,fc,bc,sizey,mode);
 800b960:	88fa      	ldrh	r2, [r7, #6]
 800b962:	89b9      	ldrh	r1, [r7, #12]
 800b964:	89f8      	ldrh	r0, [r7, #14]
 800b966:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b96a:	9302      	str	r3, [sp, #8]
 800b96c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b970:	9301      	str	r3, [sp, #4]
 800b972:	8c3b      	ldrh	r3, [r7, #32]
 800b974:	9300      	str	r3, [sp, #0]
 800b976:	4613      	mov	r3, r2
 800b978:	2220      	movs	r2, #32
 800b97a:	f7ff feab 	bl	800b6d4 <LCD_ShowChar>
		x += sizey/2;
 800b97e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b982:	085b      	lsrs	r3, r3, #1
 800b984:	b2db      	uxtb	r3, r3
 800b986:	461a      	mov	r2, r3
 800b988:	89fb      	ldrh	r3, [r7, #14]
 800b98a:	4413      	add	r3, r2
 800b98c:	81fb      	strh	r3, [r7, #14]
	while(x<240-sizey){
 800b98e:	89fa      	ldrh	r2, [r7, #14]
 800b990:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b994:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 800b998:	429a      	cmp	r2, r3
 800b99a:	dbe1      	blt.n	800b960 <LCD_ShowString_CL+0x62>
	}
}
 800b99c:	bf00      	nop
 800b99e:	bf00      	nop
 800b9a0:	3714      	adds	r7, #20
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	bd90      	pop	{r4, r7, pc}

0800b9a6 <mypow>:
* @param num 字符

* @return None
*/
uint32_t mypow(uint8_t m,uint8_t n)
{
 800b9a6:	b480      	push	{r7}
 800b9a8:	b085      	sub	sp, #20
 800b9aa:	af00      	add	r7, sp, #0
 800b9ac:	4603      	mov	r3, r0
 800b9ae:	460a      	mov	r2, r1
 800b9b0:	71fb      	strb	r3, [r7, #7]
 800b9b2:	4613      	mov	r3, r2
 800b9b4:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;	 
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 800b9ba:	e004      	b.n	800b9c6 <mypow+0x20>
 800b9bc:	79fa      	ldrb	r2, [r7, #7]
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	fb02 f303 	mul.w	r3, r2, r3
 800b9c4:	60fb      	str	r3, [r7, #12]
 800b9c6:	79bb      	ldrb	r3, [r7, #6]
 800b9c8:	1e5a      	subs	r2, r3, #1
 800b9ca:	71ba      	strb	r2, [r7, #6]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d1f5      	bne.n	800b9bc <mypow+0x16>
	return result;
 800b9d0:	68fb      	ldr	r3, [r7, #12]
}
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	3714      	adds	r7, #20
 800b9d6:	46bd      	mov	sp, r7
 800b9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9dc:	4770      	bx	lr
	...

0800b9e0 <LCD_ShowIntNum>:
* @param bc 背景颜色
* @param sizey 字的大小 
* @return None
*/
void LCD_ShowIntNum(uint16_t x,uint16_t y,uint32_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey)
{         	
 800b9e0:	b590      	push	{r4, r7, lr}
 800b9e2:	b08b      	sub	sp, #44	@ 0x2c
 800b9e4:	af04      	add	r7, sp, #16
 800b9e6:	60ba      	str	r2, [r7, #8]
 800b9e8:	461a      	mov	r2, r3
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	81fb      	strh	r3, [r7, #14]
 800b9ee:	460b      	mov	r3, r1
 800b9f0:	81bb      	strh	r3, [r7, #12]
 800b9f2:	4613      	mov	r3, r2
 800b9f4:	71fb      	strb	r3, [r7, #7]
	uint8_t t,temp;
	uint8_t enshow=0;
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	75bb      	strb	r3, [r7, #22]
	uint8_t sizex=sizey/2;
 800b9fa:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b9fe:	085b      	lsrs	r3, r3, #1
 800ba00:	757b      	strb	r3, [r7, #21]
	for(t=0;t<len;t++)
 800ba02:	2300      	movs	r3, #0
 800ba04:	75fb      	strb	r3, [r7, #23]
 800ba06:	e059      	b.n	800babc <LCD_ShowIntNum+0xdc>
	{
		temp=(num/mypow(10,len-t-1))%10;
 800ba08:	79fa      	ldrb	r2, [r7, #7]
 800ba0a:	7dfb      	ldrb	r3, [r7, #23]
 800ba0c:	1ad3      	subs	r3, r2, r3
 800ba0e:	b2db      	uxtb	r3, r3
 800ba10:	3b01      	subs	r3, #1
 800ba12:	b2db      	uxtb	r3, r3
 800ba14:	4619      	mov	r1, r3
 800ba16:	200a      	movs	r0, #10
 800ba18:	f7ff ffc5 	bl	800b9a6 <mypow>
 800ba1c:	4602      	mov	r2, r0
 800ba1e:	68bb      	ldr	r3, [r7, #8]
 800ba20:	fbb3 f1f2 	udiv	r1, r3, r2
 800ba24:	4b2a      	ldr	r3, [pc, #168]	@ (800bad0 <LCD_ShowIntNum+0xf0>)
 800ba26:	fba3 2301 	umull	r2, r3, r3, r1
 800ba2a:	08da      	lsrs	r2, r3, #3
 800ba2c:	4613      	mov	r3, r2
 800ba2e:	009b      	lsls	r3, r3, #2
 800ba30:	4413      	add	r3, r2
 800ba32:	005b      	lsls	r3, r3, #1
 800ba34:	1aca      	subs	r2, r1, r3
 800ba36:	4613      	mov	r3, r2
 800ba38:	753b      	strb	r3, [r7, #20]
		if(enshow==0&&t<(len-1))
 800ba3a:	7dbb      	ldrb	r3, [r7, #22]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d121      	bne.n	800ba84 <LCD_ShowIntNum+0xa4>
 800ba40:	7dfa      	ldrb	r2, [r7, #23]
 800ba42:	79fb      	ldrb	r3, [r7, #7]
 800ba44:	3b01      	subs	r3, #1
 800ba46:	429a      	cmp	r2, r3
 800ba48:	da1c      	bge.n	800ba84 <LCD_ShowIntNum+0xa4>
		{
			if(temp==0)
 800ba4a:	7d3b      	ldrb	r3, [r7, #20]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d117      	bne.n	800ba80 <LCD_ShowIntNum+0xa0>
			{
				LCD_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 800ba50:	7dfb      	ldrb	r3, [r7, #23]
 800ba52:	b29a      	uxth	r2, r3
 800ba54:	7d7b      	ldrb	r3, [r7, #21]
 800ba56:	b29b      	uxth	r3, r3
 800ba58:	fb12 f303 	smulbb	r3, r2, r3
 800ba5c:	b29a      	uxth	r2, r3
 800ba5e:	89fb      	ldrh	r3, [r7, #14]
 800ba60:	4413      	add	r3, r2
 800ba62:	b298      	uxth	r0, r3
 800ba64:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800ba66:	89b9      	ldrh	r1, [r7, #12]
 800ba68:	2300      	movs	r3, #0
 800ba6a:	9302      	str	r3, [sp, #8]
 800ba6c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ba70:	9301      	str	r3, [sp, #4]
 800ba72:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800ba74:	9300      	str	r3, [sp, #0]
 800ba76:	4613      	mov	r3, r2
 800ba78:	2220      	movs	r2, #32
 800ba7a:	f7ff fe2b 	bl	800b6d4 <LCD_ShowChar>
				continue;
 800ba7e:	e01a      	b.n	800bab6 <LCD_ShowIntNum+0xd6>
			}else enshow=1; 
 800ba80:	2301      	movs	r3, #1
 800ba82:	75bb      	strb	r3, [r7, #22]
		 	 
		}
	 	LCD_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 800ba84:	7dfb      	ldrb	r3, [r7, #23]
 800ba86:	b29a      	uxth	r2, r3
 800ba88:	7d7b      	ldrb	r3, [r7, #21]
 800ba8a:	b29b      	uxth	r3, r3
 800ba8c:	fb12 f303 	smulbb	r3, r2, r3
 800ba90:	b29a      	uxth	r2, r3
 800ba92:	89fb      	ldrh	r3, [r7, #14]
 800ba94:	4413      	add	r3, r2
 800ba96:	b298      	uxth	r0, r3
 800ba98:	7d3b      	ldrb	r3, [r7, #20]
 800ba9a:	3330      	adds	r3, #48	@ 0x30
 800ba9c:	b2da      	uxtb	r2, r3
 800ba9e:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 800baa0:	89b9      	ldrh	r1, [r7, #12]
 800baa2:	2300      	movs	r3, #0
 800baa4:	9302      	str	r3, [sp, #8]
 800baa6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800baaa:	9301      	str	r3, [sp, #4]
 800baac:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800baae:	9300      	str	r3, [sp, #0]
 800bab0:	4623      	mov	r3, r4
 800bab2:	f7ff fe0f 	bl	800b6d4 <LCD_ShowChar>
	for(t=0;t<len;t++)
 800bab6:	7dfb      	ldrb	r3, [r7, #23]
 800bab8:	3301      	adds	r3, #1
 800baba:	75fb      	strb	r3, [r7, #23]
 800babc:	7dfa      	ldrb	r2, [r7, #23]
 800babe:	79fb      	ldrb	r3, [r7, #7]
 800bac0:	429a      	cmp	r2, r3
 800bac2:	d3a1      	bcc.n	800ba08 <LCD_ShowIntNum+0x28>
	}
} 
 800bac4:	bf00      	nop
 800bac6:	bf00      	nop
 800bac8:	371c      	adds	r7, #28
 800baca:	46bd      	mov	sp, r7
 800bacc:	bd90      	pop	{r4, r7, pc}
 800bace:	bf00      	nop
 800bad0:	cccccccd 	.word	0xcccccccd

0800bad4 <LCD_ShowPicture>:
                width  ?????í??
                pic[]  ??????×é    
      ·???????  ??
******************************************************************************/
void LCD_ShowPicture(uint16_t x,uint16_t y,uint16_t length,uint16_t width,const uint8_t pic[])
{
 800bad4:	b590      	push	{r4, r7, lr}
 800bad6:	b085      	sub	sp, #20
 800bad8:	af00      	add	r7, sp, #0
 800bada:	4604      	mov	r4, r0
 800badc:	4608      	mov	r0, r1
 800bade:	4611      	mov	r1, r2
 800bae0:	461a      	mov	r2, r3
 800bae2:	4623      	mov	r3, r4
 800bae4:	80fb      	strh	r3, [r7, #6]
 800bae6:	4603      	mov	r3, r0
 800bae8:	80bb      	strh	r3, [r7, #4]
 800baea:	460b      	mov	r3, r1
 800baec:	807b      	strh	r3, [r7, #2]
 800baee:	4613      	mov	r3, r2
 800baf0:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	uint32_t k=0;
 800baf2:	2300      	movs	r3, #0
 800baf4:	60bb      	str	r3, [r7, #8]
	LCD_Address_Set(x,y,x+length-1,y+width-1);
 800baf6:	88fa      	ldrh	r2, [r7, #6]
 800baf8:	887b      	ldrh	r3, [r7, #2]
 800bafa:	4413      	add	r3, r2
 800bafc:	b29b      	uxth	r3, r3
 800bafe:	3b01      	subs	r3, #1
 800bb00:	b29c      	uxth	r4, r3
 800bb02:	88ba      	ldrh	r2, [r7, #4]
 800bb04:	883b      	ldrh	r3, [r7, #0]
 800bb06:	4413      	add	r3, r2
 800bb08:	b29b      	uxth	r3, r3
 800bb0a:	3b01      	subs	r3, #1
 800bb0c:	b29b      	uxth	r3, r3
 800bb0e:	88b9      	ldrh	r1, [r7, #4]
 800bb10:	88f8      	ldrh	r0, [r7, #6]
 800bb12:	4622      	mov	r2, r4
 800bb14:	f000 f8a0 	bl	800bc58 <LCD_Address_Set>
	for(i=0;i<length;i++)
 800bb18:	2300      	movs	r3, #0
 800bb1a:	81fb      	strh	r3, [r7, #14]
 800bb1c:	e020      	b.n	800bb60 <LCD_ShowPicture+0x8c>
	{
		for(j=0;j<width;j++)
 800bb1e:	2300      	movs	r3, #0
 800bb20:	81bb      	strh	r3, [r7, #12]
 800bb22:	e016      	b.n	800bb52 <LCD_ShowPicture+0x7e>
		{
			LCD_WR_DATA8(pic[k*2]);
 800bb24:	68bb      	ldr	r3, [r7, #8]
 800bb26:	005b      	lsls	r3, r3, #1
 800bb28:	6a3a      	ldr	r2, [r7, #32]
 800bb2a:	4413      	add	r3, r2
 800bb2c:	781b      	ldrb	r3, [r3, #0]
 800bb2e:	4618      	mov	r0, r3
 800bb30:	f000 f848 	bl	800bbc4 <LCD_WR_DATA8>
			LCD_WR_DATA8(pic[k*2+1]);
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	005b      	lsls	r3, r3, #1
 800bb38:	3301      	adds	r3, #1
 800bb3a:	6a3a      	ldr	r2, [r7, #32]
 800bb3c:	4413      	add	r3, r2
 800bb3e:	781b      	ldrb	r3, [r3, #0]
 800bb40:	4618      	mov	r0, r3
 800bb42:	f000 f83f 	bl	800bbc4 <LCD_WR_DATA8>
			k++;
 800bb46:	68bb      	ldr	r3, [r7, #8]
 800bb48:	3301      	adds	r3, #1
 800bb4a:	60bb      	str	r3, [r7, #8]
		for(j=0;j<width;j++)
 800bb4c:	89bb      	ldrh	r3, [r7, #12]
 800bb4e:	3301      	adds	r3, #1
 800bb50:	81bb      	strh	r3, [r7, #12]
 800bb52:	89ba      	ldrh	r2, [r7, #12]
 800bb54:	883b      	ldrh	r3, [r7, #0]
 800bb56:	429a      	cmp	r2, r3
 800bb58:	d3e4      	bcc.n	800bb24 <LCD_ShowPicture+0x50>
	for(i=0;i<length;i++)
 800bb5a:	89fb      	ldrh	r3, [r7, #14]
 800bb5c:	3301      	adds	r3, #1
 800bb5e:	81fb      	strh	r3, [r7, #14]
 800bb60:	89fa      	ldrh	r2, [r7, #14]
 800bb62:	887b      	ldrh	r3, [r7, #2]
 800bb64:	429a      	cmp	r2, r3
 800bb66:	d3da      	bcc.n	800bb1e <LCD_ShowPicture+0x4a>
		}
	}			
}
 800bb68:	bf00      	nop
 800bb6a:	bf00      	nop
 800bb6c:	3714      	adds	r7, #20
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bd90      	pop	{r4, r7, pc}
	...

0800bb74 <LCD_Writ_Bus>:
      函数说明：LCD串行数据写入函数
      入口数据：dat  要写入的串行数据
      返回值：  无
******************************************************************************/
void LCD_Writ_Bus(uint8_t dat) 
{	
 800bb74:	b580      	push	{r7, lr}
 800bb76:	b082      	sub	sp, #8
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	71fb      	strb	r3, [r7, #7]
	// uint8_t i;
	LCD_CS_Clr();
 800bb7e:	2200      	movs	r2, #0
 800bb80:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800bb84:	480d      	ldr	r0, [pc, #52]	@ (800bbbc <LCD_Writ_Bus+0x48>)
 800bb86:	f7f7 ffcf 	bl	8003b28 <HAL_GPIO_WritePin>
		}
		LCD_SCLK_Set();
		dat<<=1;
	}	
	*/
	while(HAL_SPI_GetState(&LCD_SPI) != HAL_SPI_STATE_READY);//?ì?é????±ê????
 800bb8a:	bf00      	nop
 800bb8c:	480c      	ldr	r0, [pc, #48]	@ (800bbc0 <LCD_Writ_Bus+0x4c>)
 800bb8e:	f7fc f8f1 	bl	8007d74 <HAL_SPI_GetState>
 800bb92:	4603      	mov	r3, r0
 800bb94:	2b01      	cmp	r3, #1
 800bb96:	d1f9      	bne.n	800bb8c <LCD_Writ_Bus+0x18>
	HAL_SPI_Transmit(&LCD_SPI, &dat, 1, 10000);
 800bb98:	1df9      	adds	r1, r7, #7
 800bb9a:	f242 7310 	movw	r3, #10000	@ 0x2710
 800bb9e:	2201      	movs	r2, #1
 800bba0:	4807      	ldr	r0, [pc, #28]	@ (800bbc0 <LCD_Writ_Bus+0x4c>)
 800bba2:	f7fb ff9b 	bl	8007adc <HAL_SPI_Transmit>

  LCD_CS_Set();	
 800bba6:	2201      	movs	r2, #1
 800bba8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800bbac:	4803      	ldr	r0, [pc, #12]	@ (800bbbc <LCD_Writ_Bus+0x48>)
 800bbae:	f7f7 ffbb 	bl	8003b28 <HAL_GPIO_WritePin>
	
}
 800bbb2:	bf00      	nop
 800bbb4:	3708      	adds	r7, #8
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	bd80      	pop	{r7, pc}
 800bbba:	bf00      	nop
 800bbbc:	40020800 	.word	0x40020800
 800bbc0:	20000ffc 	.word	0x20000ffc

0800bbc4 <LCD_WR_DATA8>:
      函数说明：LCD写入数据
      入口数据：dat 写入的数据
      返回值：  无
******************************************************************************/
void LCD_WR_DATA8(uint8_t dat)
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b082      	sub	sp, #8
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	4603      	mov	r3, r0
 800bbcc:	71fb      	strb	r3, [r7, #7]
	LCD_DC_Set();//写数据
 800bbce:	2201      	movs	r2, #1
 800bbd0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800bbd4:	4805      	ldr	r0, [pc, #20]	@ (800bbec <LCD_WR_DATA8+0x28>)
 800bbd6:	f7f7 ffa7 	bl	8003b28 <HAL_GPIO_WritePin>
	LCD_Writ_Bus(dat);
 800bbda:	79fb      	ldrb	r3, [r7, #7]
 800bbdc:	4618      	mov	r0, r3
 800bbde:	f7ff ffc9 	bl	800bb74 <LCD_Writ_Bus>
}
 800bbe2:	bf00      	nop
 800bbe4:	3708      	adds	r7, #8
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	bd80      	pop	{r7, pc}
 800bbea:	bf00      	nop
 800bbec:	40020400 	.word	0x40020400

0800bbf0 <LCD_WR_DATA>:
      函数说明：LCD写入数据
      入口数据：dat 写入的数据
      返回值：  无
******************************************************************************/
void LCD_WR_DATA(uint16_t dat)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b082      	sub	sp, #8
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	4603      	mov	r3, r0
 800bbf8:	80fb      	strh	r3, [r7, #6]
	LCD_DC_Set();//写数据
 800bbfa:	2201      	movs	r2, #1
 800bbfc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800bc00:	4809      	ldr	r0, [pc, #36]	@ (800bc28 <LCD_WR_DATA+0x38>)
 800bc02:	f7f7 ff91 	bl	8003b28 <HAL_GPIO_WritePin>
	LCD_Writ_Bus(dat>>8);
 800bc06:	88fb      	ldrh	r3, [r7, #6]
 800bc08:	0a1b      	lsrs	r3, r3, #8
 800bc0a:	b29b      	uxth	r3, r3
 800bc0c:	b2db      	uxtb	r3, r3
 800bc0e:	4618      	mov	r0, r3
 800bc10:	f7ff ffb0 	bl	800bb74 <LCD_Writ_Bus>
	LCD_Writ_Bus(dat);
 800bc14:	88fb      	ldrh	r3, [r7, #6]
 800bc16:	b2db      	uxtb	r3, r3
 800bc18:	4618      	mov	r0, r3
 800bc1a:	f7ff ffab 	bl	800bb74 <LCD_Writ_Bus>
}
 800bc1e:	bf00      	nop
 800bc20:	3708      	adds	r7, #8
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}
 800bc26:	bf00      	nop
 800bc28:	40020400 	.word	0x40020400

0800bc2c <LCD_WR_REG>:
      函数说明：LCD写入命令
      入口数据：dat 写入的命令
      返回值：  无
******************************************************************************/
void LCD_WR_REG(uint8_t dat)
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b082      	sub	sp, #8
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	4603      	mov	r3, r0
 800bc34:	71fb      	strb	r3, [r7, #7]
	LCD_DC_Clr();//写命令
 800bc36:	2200      	movs	r2, #0
 800bc38:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800bc3c:	4805      	ldr	r0, [pc, #20]	@ (800bc54 <LCD_WR_REG+0x28>)
 800bc3e:	f7f7 ff73 	bl	8003b28 <HAL_GPIO_WritePin>
	LCD_Writ_Bus(dat);
 800bc42:	79fb      	ldrb	r3, [r7, #7]
 800bc44:	4618      	mov	r0, r3
 800bc46:	f7ff ff95 	bl	800bb74 <LCD_Writ_Bus>
	//LCD_DC_Set();//写数据
}
 800bc4a:	bf00      	nop
 800bc4c:	3708      	adds	r7, #8
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	bd80      	pop	{r7, pc}
 800bc52:	bf00      	nop
 800bc54:	40020400 	.word	0x40020400

0800bc58 <LCD_Address_Set>:
      入口数据：x1,x2 设置列的起始和结束地址
                y1,y2 设置行的起始和结束地址
      返回值：  无
******************************************************************************/
void LCD_Address_Set(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 800bc58:	b590      	push	{r4, r7, lr}
 800bc5a:	b083      	sub	sp, #12
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	4604      	mov	r4, r0
 800bc60:	4608      	mov	r0, r1
 800bc62:	4611      	mov	r1, r2
 800bc64:	461a      	mov	r2, r3
 800bc66:	4623      	mov	r3, r4
 800bc68:	80fb      	strh	r3, [r7, #6]
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	80bb      	strh	r3, [r7, #4]
 800bc6e:	460b      	mov	r3, r1
 800bc70:	807b      	strh	r3, [r7, #2]
 800bc72:	4613      	mov	r3, r2
 800bc74:	803b      	strh	r3, [r7, #0]
	if(USE_HORIZONTAL==0)
	{
		LCD_WR_REG(0x2a);//列地址设置
 800bc76:	202a      	movs	r0, #42	@ 0x2a
 800bc78:	f7ff ffd8 	bl	800bc2c <LCD_WR_REG>
		LCD_WR_DATA(x1);
 800bc7c:	88fb      	ldrh	r3, [r7, #6]
 800bc7e:	4618      	mov	r0, r3
 800bc80:	f7ff ffb6 	bl	800bbf0 <LCD_WR_DATA>
		LCD_WR_DATA(x2);
 800bc84:	887b      	ldrh	r3, [r7, #2]
 800bc86:	4618      	mov	r0, r3
 800bc88:	f7ff ffb2 	bl	800bbf0 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);//行地址设置
 800bc8c:	202b      	movs	r0, #43	@ 0x2b
 800bc8e:	f7ff ffcd 	bl	800bc2c <LCD_WR_REG>
		LCD_WR_DATA(y1);
 800bc92:	88bb      	ldrh	r3, [r7, #4]
 800bc94:	4618      	mov	r0, r3
 800bc96:	f7ff ffab 	bl	800bbf0 <LCD_WR_DATA>
		LCD_WR_DATA(y2);
 800bc9a:	883b      	ldrh	r3, [r7, #0]
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	f7ff ffa7 	bl	800bbf0 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);//储存器写
 800bca2:	202c      	movs	r0, #44	@ 0x2c
 800bca4:	f7ff ffc2 	bl	800bc2c <LCD_WR_REG>
		LCD_WR_REG(0x2b);//行地址设置
		LCD_WR_DATA(y1);
		LCD_WR_DATA(y2);
		LCD_WR_REG(0x2c);//储存器写
	}
}
 800bca8:	bf00      	nop
 800bcaa:	370c      	adds	r7, #12
 800bcac:	46bd      	mov	sp, r7
 800bcae:	bd90      	pop	{r4, r7, pc}

0800bcb0 <LCD_Init>:
* @brief 初始化led显示
* @param SPI_LCD 使用的硬件spi口
*/

void LCD_Init(SPI_HandleTypeDef SPI_LCD)
{
 800bcb0:	b084      	sub	sp, #16
 800bcb2:	b580      	push	{r7, lr}
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	f107 0c08 	add.w	ip, r7, #8
 800bcba:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	//SPI1_Init();
	//LCD_GPIO_Init();//初始化GPIO
	//MX_SPI1_Init();
	LCD_SPI = SPI_LCD;
 800bcbe:	4b75      	ldr	r3, [pc, #468]	@ (800be94 <LCD_Init+0x1e4>)
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	f107 0308 	add.w	r3, r7, #8
 800bcc6:	2258      	movs	r2, #88	@ 0x58
 800bcc8:	4619      	mov	r1, r3
 800bcca:	f006 fe35 	bl	8012938 <memcpy>
	
	LCD_RES_Clr();//复位
 800bcce:	2200      	movs	r2, #0
 800bcd0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800bcd4:	4870      	ldr	r0, [pc, #448]	@ (800be98 <LCD_Init+0x1e8>)
 800bcd6:	f7f7 ff27 	bl	8003b28 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800bcda:	2064      	movs	r0, #100	@ 0x64
 800bcdc:	f7f5 ffae 	bl	8001c3c <HAL_Delay>
	LCD_RES_Set();
 800bce0:	2201      	movs	r2, #1
 800bce2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800bce6:	486c      	ldr	r0, [pc, #432]	@ (800be98 <LCD_Init+0x1e8>)
 800bce8:	f7f7 ff1e 	bl	8003b28 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800bcec:	2064      	movs	r0, #100	@ 0x64
 800bcee:	f7f5 ffa5 	bl	8001c3c <HAL_Delay>
	
	LCD_BLK_Set();//打开背光
 800bcf2:	2201      	movs	r2, #1
 800bcf4:	2110      	movs	r1, #16
 800bcf6:	4869      	ldr	r0, [pc, #420]	@ (800be9c <LCD_Init+0x1ec>)
 800bcf8:	f7f7 ff16 	bl	8003b28 <HAL_GPIO_WritePin>
  	HAL_Delay(100);
 800bcfc:	2064      	movs	r0, #100	@ 0x64
 800bcfe:	f7f5 ff9d 	bl	8001c3c <HAL_Delay>
	
	//return;
	//************* Start Initial Sequence **********//
	LCD_WR_REG(0x11);                                             //无此指令，不能正常初始化芯片，无显示
 800bd02:	2011      	movs	r0, #17
 800bd04:	f7ff ff92 	bl	800bc2c <LCD_WR_REG>
	HAL_Delay(120); 
 800bd08:	2078      	movs	r0, #120	@ 0x78
 800bd0a:	f7f5 ff97 	bl	8001c3c <HAL_Delay>
	LCD_WR_REG(0x11);                                             //! 执行两遍才比较稳定，否则有几率启动不起来
 800bd0e:	2011      	movs	r0, #17
 800bd10:	f7ff ff8c 	bl	800bc2c <LCD_WR_REG>
	HAL_Delay(120); 
 800bd14:	2078      	movs	r0, #120	@ 0x78
 800bd16:	f7f5 ff91 	bl	8001c3c <HAL_Delay>

	LCD_WR_REG(0x36);                                             //设置内存扫描方向，0X00正常扫描，从上往下，从左往右，RGB方式
 800bd1a:	2036      	movs	r0, #54	@ 0x36
 800bd1c:	f7ff ff86 	bl	800bc2c <LCD_WR_REG>
	if(USE_HORIZONTAL==0)LCD_WR_DATA8(0x00);
 800bd20:	2000      	movs	r0, #0
 800bd22:	f7ff ff4f 	bl	800bbc4 <LCD_WR_DATA8>
	else if(USE_HORIZONTAL==1)LCD_WR_DATA8(0xC0);
	else if(USE_HORIZONTAL==2)LCD_WR_DATA8(0x70);
	else LCD_WR_DATA8(0xA0);
 
	LCD_WR_REG(0x3A);                                             //数据格式，65K色,565
 800bd26:	203a      	movs	r0, #58	@ 0x3a
 800bd28:	f7ff ff80 	bl	800bc2c <LCD_WR_REG>
	LCD_WR_DATA8(0x05);
 800bd2c:	2005      	movs	r0, #5
 800bd2e:	f7ff ff49 	bl	800bbc4 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xB2);                                             //帧频设置
 800bd32:	20b2      	movs	r0, #178	@ 0xb2
 800bd34:	f7ff ff7a 	bl	800bc2c <LCD_WR_REG>
	LCD_WR_DATA8(0x0C);
 800bd38:	200c      	movs	r0, #12
 800bd3a:	f7ff ff43 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0C);
 800bd3e:	200c      	movs	r0, #12
 800bd40:	f7ff ff40 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x00);
 800bd44:	2000      	movs	r0, #0
 800bd46:	f7ff ff3d 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x33);
 800bd4a:	2033      	movs	r0, #51	@ 0x33
 800bd4c:	f7ff ff3a 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x33); 
 800bd50:	2033      	movs	r0, #51	@ 0x33
 800bd52:	f7ff ff37 	bl	800bbc4 <LCD_WR_DATA8>
 
  LCD_WR_REG(0xC6);                                               //正常模式下的帧速率控制
 800bd56:	20c6      	movs	r0, #198	@ 0xc6
 800bd58:	f7ff ff68 	bl	800bc2c <LCD_WR_REG>
//  LCD_WR_DATA8(0x01);                                            //正常模式下：屏幕刷新率 111Hz
  LCD_WR_DATA8(0x1F);                                            //正常模式下：屏幕刷新率 39Hz
 800bd5c:	201f      	movs	r0, #31
 800bd5e:	f7ff ff31 	bl	800bbc4 <LCD_WR_DATA8>
  
	LCD_WR_REG(0xB7);                                             //GATE 设置
 800bd62:	20b7      	movs	r0, #183	@ 0xb7
 800bd64:	f7ff ff62 	bl	800bc2c <LCD_WR_REG>
	LCD_WR_DATA8(0x35);  
 800bd68:	2035      	movs	r0, #53	@ 0x35
 800bd6a:	f7ff ff2b 	bl	800bbc4 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xBB);                                             //VCOM设置 
 800bd6e:	20bb      	movs	r0, #187	@ 0xbb
 800bd70:	f7ff ff5c 	bl	800bc2c <LCD_WR_REG>
	LCD_WR_DATA8(0x19);
 800bd74:	2019      	movs	r0, #25
 800bd76:	f7ff ff25 	bl	800bbc4 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xC0);                                             //LCM设置,默认0x2c
 800bd7a:	20c0      	movs	r0, #192	@ 0xc0
 800bd7c:	f7ff ff56 	bl	800bc2c <LCD_WR_REG>
	LCD_WR_DATA8(0x2C);
 800bd80:	202c      	movs	r0, #44	@ 0x2c
 800bd82:	f7ff ff1f 	bl	800bbc4 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xC2);                                             //VDV&VRH SET ,默认0x01
 800bd86:	20c2      	movs	r0, #194	@ 0xc2
 800bd88:	f7ff ff50 	bl	800bc2c <LCD_WR_REG>
	LCD_WR_DATA8(0x01);
 800bd8c:	2001      	movs	r0, #1
 800bd8e:	f7ff ff19 	bl	800bbc4 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xC3);                                             //VRHS SET，默认0x0b
 800bd92:	20c3      	movs	r0, #195	@ 0xc3
 800bd94:	f7ff ff4a 	bl	800bc2c <LCD_WR_REG>
	LCD_WR_DATA8(0x12);                                           //此处根据实际情况修正
 800bd98:	2012      	movs	r0, #18
 800bd9a:	f7ff ff13 	bl	800bbc4 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xC4);                                             //VDV SET，默认0x20
 800bd9e:	20c4      	movs	r0, #196	@ 0xc4
 800bda0:	f7ff ff44 	bl	800bc2c <LCD_WR_REG>
	LCD_WR_DATA8(0x20);  
 800bda4:	2020      	movs	r0, #32
 800bda6:	f7ff ff0d 	bl	800bbc4 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xC6);                                             // FR SET, 默认0x0F
 800bdaa:	20c6      	movs	r0, #198	@ 0xc6
 800bdac:	f7ff ff3e 	bl	800bc2c <LCD_WR_REG>
	LCD_WR_DATA8(0x0F);    
 800bdb0:	200f      	movs	r0, #15
 800bdb2:	f7ff ff07 	bl	800bbc4 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xD0);                                             //电源控制1
 800bdb6:	20d0      	movs	r0, #208	@ 0xd0
 800bdb8:	f7ff ff38 	bl	800bc2c <LCD_WR_REG>
	LCD_WR_DATA8(0xA4);                                           //该参数不变  
 800bdbc:	20a4      	movs	r0, #164	@ 0xa4
 800bdbe:	f7ff ff01 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0xA1);                                           //此处根据实际情况修改
 800bdc2:	20a1      	movs	r0, #161	@ 0xa1
 800bdc4:	f7ff fefe 	bl	800bbc4 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xE0);                                             //正极性GAMMA调整 
 800bdc8:	20e0      	movs	r0, #224	@ 0xe0
 800bdca:	f7ff ff2f 	bl	800bc2c <LCD_WR_REG>
	LCD_WR_DATA8(0xD0);
 800bdce:	20d0      	movs	r0, #208	@ 0xd0
 800bdd0:	f7ff fef8 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x04);
 800bdd4:	2004      	movs	r0, #4
 800bdd6:	f7ff fef5 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0D);
 800bdda:	200d      	movs	r0, #13
 800bddc:	f7ff fef2 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x11);
 800bde0:	2011      	movs	r0, #17
 800bde2:	f7ff feef 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x13);
 800bde6:	2013      	movs	r0, #19
 800bde8:	f7ff feec 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x2B);
 800bdec:	202b      	movs	r0, #43	@ 0x2b
 800bdee:	f7ff fee9 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3F);
 800bdf2:	203f      	movs	r0, #63	@ 0x3f
 800bdf4:	f7ff fee6 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x54);
 800bdf8:	2054      	movs	r0, #84	@ 0x54
 800bdfa:	f7ff fee3 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x4C);
 800bdfe:	204c      	movs	r0, #76	@ 0x4c
 800be00:	f7ff fee0 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x18);
 800be04:	2018      	movs	r0, #24
 800be06:	f7ff fedd 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0D);
 800be0a:	200d      	movs	r0, #13
 800be0c:	f7ff feda 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0B);
 800be10:	200b      	movs	r0, #11
 800be12:	f7ff fed7 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x1F);
 800be16:	201f      	movs	r0, #31
 800be18:	f7ff fed4 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x23);
 800be1c:	2023      	movs	r0, #35	@ 0x23
 800be1e:	f7ff fed1 	bl	800bbc4 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xE1);                                              //负极性GAMMA调整
 800be22:	20e1      	movs	r0, #225	@ 0xe1
 800be24:	f7ff ff02 	bl	800bc2c <LCD_WR_REG>
	LCD_WR_DATA8(0xD0);
 800be28:	20d0      	movs	r0, #208	@ 0xd0
 800be2a:	f7ff fecb 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x04);
 800be2e:	2004      	movs	r0, #4
 800be30:	f7ff fec8 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0C);
 800be34:	200c      	movs	r0, #12
 800be36:	f7ff fec5 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x11);
 800be3a:	2011      	movs	r0, #17
 800be3c:	f7ff fec2 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x13);
 800be40:	2013      	movs	r0, #19
 800be42:	f7ff febf 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x2C);
 800be46:	202c      	movs	r0, #44	@ 0x2c
 800be48:	f7ff febc 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3F);
 800be4c:	203f      	movs	r0, #63	@ 0x3f
 800be4e:	f7ff feb9 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x44);
 800be52:	2044      	movs	r0, #68	@ 0x44
 800be54:	f7ff feb6 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x51);
 800be58:	2051      	movs	r0, #81	@ 0x51
 800be5a:	f7ff feb3 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x2F);
 800be5e:	202f      	movs	r0, #47	@ 0x2f
 800be60:	f7ff feb0 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x1F);
 800be64:	201f      	movs	r0, #31
 800be66:	f7ff fead 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x1F);
 800be6a:	201f      	movs	r0, #31
 800be6c:	f7ff feaa 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x20);
 800be70:	2020      	movs	r0, #32
 800be72:	f7ff fea7 	bl	800bbc4 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x23);
 800be76:	2023      	movs	r0, #35	@ 0x23
 800be78:	f7ff fea4 	bl	800bbc4 <LCD_WR_DATA8>
 
	LCD_WR_REG(0x21);                                             //反显开，默认是0X20，正常模式
 800be7c:	2021      	movs	r0, #33	@ 0x21
 800be7e:	f7ff fed5 	bl	800bc2c <LCD_WR_REG>
  
	LCD_WR_REG(0x29);                                             //显示开，等待MCU数传送
 800be82:	2029      	movs	r0, #41	@ 0x29
 800be84:	f7ff fed2 	bl	800bc2c <LCD_WR_REG>
} 
 800be88:	bf00      	nop
 800be8a:	46bd      	mov	sp, r7
 800be8c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800be90:	b004      	add	sp, #16
 800be92:	4770      	bx	lr
 800be94:	20000ffc 	.word	0x20000ffc
 800be98:	40020400 	.word	0x40020400
 800be9c:	40020000 	.word	0x40020000

0800bea0 <SingleScan>:
key is pressed (may be a bounce), KeyScan[i][j] += 1. #2 When (KeyScan[i][j]/DebonuceTime > 0) is true, set keypressed[i][j] = 1(Pressed). #3 If keypressed[i][j] == 1
and the io think the key is released, directly set keypressed[i][j] = 0 (Released). ## DebounceTime is defined in Layout.h
  *  @param KeyRep[] List contains Hid Report Data.
  *  @return If any key has changed
*/
_Bool SingleScan(uint8_t KeyRep[]){
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b084      	sub	sp, #16
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
    static _Bool gpio_value, keypressed[KeyBoardRowCount][KeyBoardColCount] = {0};
    static uint8_t KeyScan[KeyBoardRowCount][KeyBoardColCount] = {0};

    keyChange = 0;
 800bea8:	4b93      	ldr	r3, [pc, #588]	@ (800c0f8 <SingleScan+0x258>)
 800beaa:	2200      	movs	r2, #0
 800beac:	701a      	strb	r2, [r3, #0]

    /* 扫描键盘矩阵 CODE START*/
    for (int i = 0; i < KeyBoardRowCount; i++)
 800beae:	2300      	movs	r3, #0
 800beb0:	60fb      	str	r3, [r7, #12]
 800beb2:	e117      	b.n	800c0e4 <SingleScan+0x244>
    {
        /* 将上一行置高+将当前行置低 CODE START */
        if (i > 0)
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	dd0e      	ble.n	800bed8 <SingleScan+0x38>
        {
            HAL_GPIO_WritePin(KeyboardRowListPort[i-1],KeyboardRowListPin[i-1], GPIO_PIN_SET);
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	3b01      	subs	r3, #1
 800bebe:	4a8f      	ldr	r2, [pc, #572]	@ (800c0fc <SingleScan+0x25c>)
 800bec0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	3b01      	subs	r3, #1
 800bec8:	4a8d      	ldr	r2, [pc, #564]	@ (800c100 <SingleScan+0x260>)
 800beca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bece:	2201      	movs	r2, #1
 800bed0:	4619      	mov	r1, r3
 800bed2:	f7f7 fe29 	bl	8003b28 <HAL_GPIO_WritePin>
 800bed6:	e007      	b.n	800bee8 <SingleScan+0x48>
        }
        else
        {
            HAL_GPIO_WritePin(KeyboardRowListPort[KeyBoardRowCount-1],KeyboardRowListPin[KeyBoardRowCount-1], GPIO_PIN_SET);
 800bed8:	4b88      	ldr	r3, [pc, #544]	@ (800c0fc <SingleScan+0x25c>)
 800beda:	691b      	ldr	r3, [r3, #16]
 800bedc:	4a88      	ldr	r2, [pc, #544]	@ (800c100 <SingleScan+0x260>)
 800bede:	8911      	ldrh	r1, [r2, #8]
 800bee0:	2201      	movs	r2, #1
 800bee2:	4618      	mov	r0, r3
 800bee4:	f7f7 fe20 	bl	8003b28 <HAL_GPIO_WritePin>
        }
        HAL_GPIO_WritePin(KeyboardRowListPort[i],KeyboardRowListPin[i], GPIO_PIN_RESET);
 800bee8:	4a84      	ldr	r2, [pc, #528]	@ (800c0fc <SingleScan+0x25c>)
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800bef0:	4a83      	ldr	r2, [pc, #524]	@ (800c100 <SingleScan+0x260>)
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bef8:	2200      	movs	r2, #0
 800befa:	4619      	mov	r1, r3
 800befc:	f7f7 fe14 	bl	8003b28 <HAL_GPIO_WritePin>
        /* 将上一行置高+将当前行置低 CODE END */

        /* 读取每一列的电平 CODE START */
        for (int j = 0; j < KeyBoardColCount; j++)
 800bf00:	2300      	movs	r3, #0
 800bf02:	60bb      	str	r3, [r7, #8]
 800bf04:	e0e7      	b.n	800c0d6 <SingleScan+0x236>
        {
            /* 读取当前引脚电平 */
            gpio_value = HAL_GPIO_ReadPin(KeyboardColListPort[j],KeyboardColListPin[j]);
 800bf06:	4a7f      	ldr	r2, [pc, #508]	@ (800c104 <SingleScan+0x264>)
 800bf08:	68bb      	ldr	r3, [r7, #8]
 800bf0a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800bf0e:	497e      	ldr	r1, [pc, #504]	@ (800c108 <SingleScan+0x268>)
 800bf10:	68bb      	ldr	r3, [r7, #8]
 800bf12:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bf16:	4619      	mov	r1, r3
 800bf18:	4610      	mov	r0, r2
 800bf1a:	f7f7 fde5 	bl	8003ae8 <HAL_GPIO_ReadPin>
 800bf1e:	4603      	mov	r3, r0
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	bf14      	ite	ne
 800bf24:	2301      	movne	r3, #1
 800bf26:	2300      	moveq	r3, #0
 800bf28:	b2da      	uxtb	r2, r3
 800bf2a:	4b78      	ldr	r3, [pc, #480]	@ (800c10c <SingleScan+0x26c>)
 800bf2c:	701a      	strb	r2, [r3, #0]

            /* 键盘按下需要滞后滤波，但是松开立即执行 */
            /* 如果当前没有认为该键按下，但是引脚电平为低（被按下），则keyScan[i][j]+=1 */
            /* 并且需要保证其值不会太大（<= DebonuceTime) 防止其溢出 */
            if(gpio_value == 0 && keypressed[i][j] == 0)
 800bf2e:	4b77      	ldr	r3, [pc, #476]	@ (800c10c <SingleScan+0x26c>)
 800bf30:	781b      	ldrb	r3, [r3, #0]
 800bf32:	f083 0301 	eor.w	r3, r3, #1
 800bf36:	b2db      	uxtb	r3, r3
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d034      	beq.n	800bfa6 <SingleScan+0x106>
 800bf3c:	4974      	ldr	r1, [pc, #464]	@ (800c110 <SingleScan+0x270>)
 800bf3e:	68fa      	ldr	r2, [r7, #12]
 800bf40:	4613      	mov	r3, r2
 800bf42:	00db      	lsls	r3, r3, #3
 800bf44:	1a9b      	subs	r3, r3, r2
 800bf46:	005b      	lsls	r3, r3, #1
 800bf48:	18ca      	adds	r2, r1, r3
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	4413      	add	r3, r2
 800bf4e:	781b      	ldrb	r3, [r3, #0]
 800bf50:	f083 0301 	eor.w	r3, r3, #1
 800bf54:	b2db      	uxtb	r3, r3
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d025      	beq.n	800bfa6 <SingleScan+0x106>
            {
                KeyScan[i][j] = ( (KeyScan[i][j] + 1) > (DebonuceTime+1) ) ? DebonuceTime :  (KeyScan[i][j] + 1) ;      // 要认为按下需要滤波
 800bf5a:	496e      	ldr	r1, [pc, #440]	@ (800c114 <SingleScan+0x274>)
 800bf5c:	68fa      	ldr	r2, [r7, #12]
 800bf5e:	4613      	mov	r3, r2
 800bf60:	00db      	lsls	r3, r3, #3
 800bf62:	1a9b      	subs	r3, r3, r2
 800bf64:	005b      	lsls	r3, r3, #1
 800bf66:	18ca      	adds	r2, r1, r3
 800bf68:	68bb      	ldr	r3, [r7, #8]
 800bf6a:	4413      	add	r3, r2
 800bf6c:	781b      	ldrb	r3, [r3, #0]
 800bf6e:	2b0f      	cmp	r3, #15
 800bf70:	d80c      	bhi.n	800bf8c <SingleScan+0xec>
 800bf72:	4968      	ldr	r1, [pc, #416]	@ (800c114 <SingleScan+0x274>)
 800bf74:	68fa      	ldr	r2, [r7, #12]
 800bf76:	4613      	mov	r3, r2
 800bf78:	00db      	lsls	r3, r3, #3
 800bf7a:	1a9b      	subs	r3, r3, r2
 800bf7c:	005b      	lsls	r3, r3, #1
 800bf7e:	18ca      	adds	r2, r1, r3
 800bf80:	68bb      	ldr	r3, [r7, #8]
 800bf82:	4413      	add	r3, r2
 800bf84:	781b      	ldrb	r3, [r3, #0]
 800bf86:	3301      	adds	r3, #1
 800bf88:	b2d9      	uxtb	r1, r3
 800bf8a:	e000      	b.n	800bf8e <SingleScan+0xee>
 800bf8c:	210f      	movs	r1, #15
 800bf8e:	4861      	ldr	r0, [pc, #388]	@ (800c114 <SingleScan+0x274>)
 800bf90:	68fa      	ldr	r2, [r7, #12]
 800bf92:	4613      	mov	r3, r2
 800bf94:	00db      	lsls	r3, r3, #3
 800bf96:	1a9b      	subs	r3, r3, r2
 800bf98:	005b      	lsls	r3, r3, #1
 800bf9a:	18c2      	adds	r2, r0, r3
 800bf9c:	68bb      	ldr	r3, [r7, #8]
 800bf9e:	4413      	add	r3, r2
 800bfa0:	460a      	mov	r2, r1
 800bfa2:	701a      	strb	r2, [r3, #0]
 800bfa4:	e034      	b.n	800c010 <SingleScan+0x170>
            }
            /* 如果当前认为该键按下，但是引脚电平为高（被释放），则keyScan[i][j] = 0 */
            else if (gpio_value == 1 && keypressed[i][j] == 1){
 800bfa6:	4b59      	ldr	r3, [pc, #356]	@ (800c10c <SingleScan+0x26c>)
 800bfa8:	781b      	ldrb	r3, [r3, #0]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d030      	beq.n	800c010 <SingleScan+0x170>
 800bfae:	4958      	ldr	r1, [pc, #352]	@ (800c110 <SingleScan+0x270>)
 800bfb0:	68fa      	ldr	r2, [r7, #12]
 800bfb2:	4613      	mov	r3, r2
 800bfb4:	00db      	lsls	r3, r3, #3
 800bfb6:	1a9b      	subs	r3, r3, r2
 800bfb8:	005b      	lsls	r3, r3, #1
 800bfba:	18ca      	adds	r2, r1, r3
 800bfbc:	68bb      	ldr	r3, [r7, #8]
 800bfbe:	4413      	add	r3, r2
 800bfc0:	781b      	ldrb	r3, [r3, #0]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d024      	beq.n	800c010 <SingleScan+0x170>
                // KeyScan[i][j] = 0;
                KeyScan[i][j] = ( (KeyScan[i][j] == 0) ) ? 0 :  (KeyScan[i][j] - 1) ;
 800bfc6:	4953      	ldr	r1, [pc, #332]	@ (800c114 <SingleScan+0x274>)
 800bfc8:	68fa      	ldr	r2, [r7, #12]
 800bfca:	4613      	mov	r3, r2
 800bfcc:	00db      	lsls	r3, r3, #3
 800bfce:	1a9b      	subs	r3, r3, r2
 800bfd0:	005b      	lsls	r3, r3, #1
 800bfd2:	18ca      	adds	r2, r1, r3
 800bfd4:	68bb      	ldr	r3, [r7, #8]
 800bfd6:	4413      	add	r3, r2
 800bfd8:	781b      	ldrb	r3, [r3, #0]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d00c      	beq.n	800bff8 <SingleScan+0x158>
 800bfde:	494d      	ldr	r1, [pc, #308]	@ (800c114 <SingleScan+0x274>)
 800bfe0:	68fa      	ldr	r2, [r7, #12]
 800bfe2:	4613      	mov	r3, r2
 800bfe4:	00db      	lsls	r3, r3, #3
 800bfe6:	1a9b      	subs	r3, r3, r2
 800bfe8:	005b      	lsls	r3, r3, #1
 800bfea:	18ca      	adds	r2, r1, r3
 800bfec:	68bb      	ldr	r3, [r7, #8]
 800bfee:	4413      	add	r3, r2
 800bff0:	781b      	ldrb	r3, [r3, #0]
 800bff2:	3b01      	subs	r3, #1
 800bff4:	b2d9      	uxtb	r1, r3
 800bff6:	e000      	b.n	800bffa <SingleScan+0x15a>
 800bff8:	2100      	movs	r1, #0
 800bffa:	4846      	ldr	r0, [pc, #280]	@ (800c114 <SingleScan+0x274>)
 800bffc:	68fa      	ldr	r2, [r7, #12]
 800bffe:	4613      	mov	r3, r2
 800c000:	00db      	lsls	r3, r3, #3
 800c002:	1a9b      	subs	r3, r3, r2
 800c004:	005b      	lsls	r3, r3, #1
 800c006:	18c2      	adds	r2, r0, r3
 800c008:	68bb      	ldr	r3, [r7, #8]
 800c00a:	4413      	add	r3, r2
 800c00c:	460a      	mov	r2, r1
 800c00e:	701a      	strb	r2, [r3, #0]

            /* 获取防抖后的值 CODE START*/

            /* 如果KeyScan[i][j] >= DebonuceTime 并且原先认为其没有按下 */
            /* 认为其按下，并且生成新的HidReport */
            if (KeyScan[i][j] >= DebonuceTime && keypressed[i][j] == 0)
 800c010:	4940      	ldr	r1, [pc, #256]	@ (800c114 <SingleScan+0x274>)
 800c012:	68fa      	ldr	r2, [r7, #12]
 800c014:	4613      	mov	r3, r2
 800c016:	00db      	lsls	r3, r3, #3
 800c018:	1a9b      	subs	r3, r3, r2
 800c01a:	005b      	lsls	r3, r3, #1
 800c01c:	18ca      	adds	r2, r1, r3
 800c01e:	68bb      	ldr	r3, [r7, #8]
 800c020:	4413      	add	r3, r2
 800c022:	781b      	ldrb	r3, [r3, #0]
 800c024:	2b0e      	cmp	r3, #14
 800c026:	d925      	bls.n	800c074 <SingleScan+0x1d4>
 800c028:	4939      	ldr	r1, [pc, #228]	@ (800c110 <SingleScan+0x270>)
 800c02a:	68fa      	ldr	r2, [r7, #12]
 800c02c:	4613      	mov	r3, r2
 800c02e:	00db      	lsls	r3, r3, #3
 800c030:	1a9b      	subs	r3, r3, r2
 800c032:	005b      	lsls	r3, r3, #1
 800c034:	18ca      	adds	r2, r1, r3
 800c036:	68bb      	ldr	r3, [r7, #8]
 800c038:	4413      	add	r3, r2
 800c03a:	781b      	ldrb	r3, [r3, #0]
 800c03c:	f083 0301 	eor.w	r3, r3, #1
 800c040:	b2db      	uxtb	r3, r3
 800c042:	2b00      	cmp	r3, #0
 800c044:	d016      	beq.n	800c074 <SingleScan+0x1d4>
            {
                keypressed[i][j] = 1;
 800c046:	4932      	ldr	r1, [pc, #200]	@ (800c110 <SingleScan+0x270>)
 800c048:	68fa      	ldr	r2, [r7, #12]
 800c04a:	4613      	mov	r3, r2
 800c04c:	00db      	lsls	r3, r3, #3
 800c04e:	1a9b      	subs	r3, r3, r2
 800c050:	005b      	lsls	r3, r3, #1
 800c052:	18ca      	adds	r2, r1, r3
 800c054:	68bb      	ldr	r3, [r7, #8]
 800c056:	4413      	add	r3, r2
 800c058:	2201      	movs	r2, #1
 800c05a:	701a      	strb	r2, [r3, #0]
                KeyReportConstructFunc(KeyRep,i,j,1);
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	b2d9      	uxtb	r1, r3
 800c060:	68bb      	ldr	r3, [r7, #8]
 800c062:	b2da      	uxtb	r2, r3
 800c064:	2301      	movs	r3, #1
 800c066:	6878      	ldr	r0, [r7, #4]
 800c068:	f000 f856 	bl	800c118 <KeyReportConstructFunc>
                keyChange = 1;
 800c06c:	4b22      	ldr	r3, [pc, #136]	@ (800c0f8 <SingleScan+0x258>)
 800c06e:	2201      	movs	r2, #1
 800c070:	701a      	strb	r2, [r3, #0]
 800c072:	e02d      	b.n	800c0d0 <SingleScan+0x230>
            }

            /*  KeyScan[i][j] < DebonuceRelaseTime 并且原先认为其按下 */
            /* 认为其没有按下，并且生成新的HidReport */
            else if (KeyScan[i][j] < DebonuceRelaseTime && keypressed[i][j] == 1)
 800c074:	4927      	ldr	r1, [pc, #156]	@ (800c114 <SingleScan+0x274>)
 800c076:	68fa      	ldr	r2, [r7, #12]
 800c078:	4613      	mov	r3, r2
 800c07a:	00db      	lsls	r3, r3, #3
 800c07c:	1a9b      	subs	r3, r3, r2
 800c07e:	005b      	lsls	r3, r3, #1
 800c080:	18ca      	adds	r2, r1, r3
 800c082:	68bb      	ldr	r3, [r7, #8]
 800c084:	4413      	add	r3, r2
 800c086:	781b      	ldrb	r3, [r3, #0]
 800c088:	2b06      	cmp	r3, #6
 800c08a:	d821      	bhi.n	800c0d0 <SingleScan+0x230>
 800c08c:	4920      	ldr	r1, [pc, #128]	@ (800c110 <SingleScan+0x270>)
 800c08e:	68fa      	ldr	r2, [r7, #12]
 800c090:	4613      	mov	r3, r2
 800c092:	00db      	lsls	r3, r3, #3
 800c094:	1a9b      	subs	r3, r3, r2
 800c096:	005b      	lsls	r3, r3, #1
 800c098:	18ca      	adds	r2, r1, r3
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	4413      	add	r3, r2
 800c09e:	781b      	ldrb	r3, [r3, #0]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d015      	beq.n	800c0d0 <SingleScan+0x230>
            {
                keypressed[i][j] = 0;
 800c0a4:	491a      	ldr	r1, [pc, #104]	@ (800c110 <SingleScan+0x270>)
 800c0a6:	68fa      	ldr	r2, [r7, #12]
 800c0a8:	4613      	mov	r3, r2
 800c0aa:	00db      	lsls	r3, r3, #3
 800c0ac:	1a9b      	subs	r3, r3, r2
 800c0ae:	005b      	lsls	r3, r3, #1
 800c0b0:	18ca      	adds	r2, r1, r3
 800c0b2:	68bb      	ldr	r3, [r7, #8]
 800c0b4:	4413      	add	r3, r2
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	701a      	strb	r2, [r3, #0]
                KeyReportConstructFunc(KeyRep,i,j,0);
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	b2d9      	uxtb	r1, r3
 800c0be:	68bb      	ldr	r3, [r7, #8]
 800c0c0:	b2da      	uxtb	r2, r3
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	6878      	ldr	r0, [r7, #4]
 800c0c6:	f000 f827 	bl	800c118 <KeyReportConstructFunc>
                keyChange = 1;
 800c0ca:	4b0b      	ldr	r3, [pc, #44]	@ (800c0f8 <SingleScan+0x258>)
 800c0cc:	2201      	movs	r2, #1
 800c0ce:	701a      	strb	r2, [r3, #0]
        for (int j = 0; j < KeyBoardColCount; j++)
 800c0d0:	68bb      	ldr	r3, [r7, #8]
 800c0d2:	3301      	adds	r3, #1
 800c0d4:	60bb      	str	r3, [r7, #8]
 800c0d6:	68bb      	ldr	r3, [r7, #8]
 800c0d8:	2b0d      	cmp	r3, #13
 800c0da:	f77f af14 	ble.w	800bf06 <SingleScan+0x66>
    for (int i = 0; i < KeyBoardRowCount; i++)
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	3301      	adds	r3, #1
 800c0e2:	60fb      	str	r3, [r7, #12]
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	2b04      	cmp	r3, #4
 800c0e8:	f77f aee4 	ble.w	800beb4 <SingleScan+0x14>
        }
        /* 读取每一列的电平 CODE END*/
    }
    /* 扫描键盘矩阵 CODE END*/

    return keyChange;
 800c0ec:	4b02      	ldr	r3, [pc, #8]	@ (800c0f8 <SingleScan+0x258>)
 800c0ee:	781b      	ldrb	r3, [r3, #0]
}
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	3710      	adds	r7, #16
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	bd80      	pop	{r7, pc}
 800c0f8:	20001054 	.word	0x20001054
 800c0fc:	20000064 	.word	0x20000064
 800c100:	20000078 	.word	0x20000078
 800c104:	20000010 	.word	0x20000010
 800c108:	20000048 	.word	0x20000048
 800c10c:	20001057 	.word	0x20001057
 800c110:	20001058 	.word	0x20001058
 800c114:	200010a0 	.word	0x200010a0

0800c118 <KeyReportConstructFunc>:
    @param KeyReport[] List contains Hid Report Data. 
    @param Row Position of the changed key.
    @param Col Position of the changed key.
    @param IfPress True if the key is pressed, False if the key is released.
*/
void KeyReportConstructFunc(uint8_t KeyReport[], uint8_t Row, uint8_t Col, _Bool IfPress){
 800c118:	b580      	push	{r7, lr}
 800c11a:	b086      	sub	sp, #24
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
 800c120:	4608      	mov	r0, r1
 800c122:	4611      	mov	r1, r2
 800c124:	461a      	mov	r2, r3
 800c126:	4603      	mov	r3, r0
 800c128:	70fb      	strb	r3, [r7, #3]
 800c12a:	460b      	mov	r3, r1
 800c12c:	70bb      	strb	r3, [r7, #2]
 800c12e:	4613      	mov	r3, r2
 800c130:	707b      	strb	r3, [r7, #1]
    static uint8_t keyval, temp;
    static _Bool ifFn=0, ifPn=0;


    /* 第一次按下PN CODE START */
    if (Row == PN_ROW && Col == PN_COL && ifPn == 0 && IfPress == 1){ 
 800c132:	78fb      	ldrb	r3, [r7, #3]
 800c134:	2b04      	cmp	r3, #4
 800c136:	d121      	bne.n	800c17c <KeyReportConstructFunc+0x64>
 800c138:	78bb      	ldrb	r3, [r7, #2]
 800c13a:	2b09      	cmp	r3, #9
 800c13c:	d11e      	bne.n	800c17c <KeyReportConstructFunc+0x64>
 800c13e:	4b86      	ldr	r3, [pc, #536]	@ (800c358 <KeyReportConstructFunc+0x240>)
 800c140:	781b      	ldrb	r3, [r3, #0]
 800c142:	f083 0301 	eor.w	r3, r3, #1
 800c146:	b2db      	uxtb	r3, r3
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d017      	beq.n	800c17c <KeyReportConstructFunc+0x64>
 800c14c:	787b      	ldrb	r3, [r7, #1]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d014      	beq.n	800c17c <KeyReportConstructFunc+0x64>
        ifPn = 1;
 800c152:	4b81      	ldr	r3, [pc, #516]	@ (800c358 <KeyReportConstructFunc+0x240>)
 800c154:	2201      	movs	r2, #1
 800c156:	701a      	strb	r2, [r3, #0]
        LED2_Blink_Int = LED2_Blink_PN;
 800c158:	4b80      	ldr	r3, [pc, #512]	@ (800c35c <KeyReportConstructFunc+0x244>)
 800c15a:	220a      	movs	r2, #10
 800c15c:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c15e:	2300      	movs	r3, #0
 800c160:	617b      	str	r3, [r7, #20]
 800c162:	e007      	b.n	800c174 <KeyReportConstructFunc+0x5c>
            KeyReport[i] = 0;
 800c164:	697b      	ldr	r3, [r7, #20]
 800c166:	687a      	ldr	r2, [r7, #4]
 800c168:	4413      	add	r3, r2
 800c16a:	2200      	movs	r2, #0
 800c16c:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c16e:	697b      	ldr	r3, [r7, #20]
 800c170:	3301      	adds	r3, #1
 800c172:	617b      	str	r3, [r7, #20]
 800c174:	697b      	ldr	r3, [r7, #20]
 800c176:	2b10      	cmp	r3, #16
 800c178:	ddf4      	ble.n	800c164 <KeyReportConstructFunc+0x4c>
        }
        return ;
 800c17a:	e1d4      	b.n	800c526 <KeyReportConstructFunc+0x40e>
    }
    /* 第一次按下PN  CODE END */

    /* 第一次松开PN CODE START */
    if (Row == PN_ROW && Col == PN_COL && ifPn == 1 && IfPress == 0){ 
 800c17c:	78fb      	ldrb	r3, [r7, #3]
 800c17e:	2b04      	cmp	r3, #4
 800c180:	d128      	bne.n	800c1d4 <KeyReportConstructFunc+0xbc>
 800c182:	78bb      	ldrb	r3, [r7, #2]
 800c184:	2b09      	cmp	r3, #9
 800c186:	d125      	bne.n	800c1d4 <KeyReportConstructFunc+0xbc>
 800c188:	4b73      	ldr	r3, [pc, #460]	@ (800c358 <KeyReportConstructFunc+0x240>)
 800c18a:	781b      	ldrb	r3, [r3, #0]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d021      	beq.n	800c1d4 <KeyReportConstructFunc+0xbc>
 800c190:	787b      	ldrb	r3, [r7, #1]
 800c192:	f083 0301 	eor.w	r3, r3, #1
 800c196:	b2db      	uxtb	r3, r3
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d01b      	beq.n	800c1d4 <KeyReportConstructFunc+0xbc>
        ifPn = 0;
 800c19c:	4b6e      	ldr	r3, [pc, #440]	@ (800c358 <KeyReportConstructFunc+0x240>)
 800c19e:	2200      	movs	r2, #0
 800c1a0:	701a      	strb	r2, [r3, #0]
        if(LED2_Blink_Int != LED2_Blink_OFF) LED2_Blink_Int = LED2_Blink_Idle;
 800c1a2:	4b6e      	ldr	r3, [pc, #440]	@ (800c35c <KeyReportConstructFunc+0x244>)
 800c1a4:	881b      	ldrh	r3, [r3, #0]
 800c1a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c1aa:	4293      	cmp	r3, r2
 800c1ac:	d003      	beq.n	800c1b6 <KeyReportConstructFunc+0x9e>
 800c1ae:	4b6b      	ldr	r3, [pc, #428]	@ (800c35c <KeyReportConstructFunc+0x244>)
 800c1b0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c1b4:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	613b      	str	r3, [r7, #16]
 800c1ba:	e007      	b.n	800c1cc <KeyReportConstructFunc+0xb4>
            KeyReport[i] = 0;
 800c1bc:	693b      	ldr	r3, [r7, #16]
 800c1be:	687a      	ldr	r2, [r7, #4]
 800c1c0:	4413      	add	r3, r2
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c1c6:	693b      	ldr	r3, [r7, #16]
 800c1c8:	3301      	adds	r3, #1
 800c1ca:	613b      	str	r3, [r7, #16]
 800c1cc:	693b      	ldr	r3, [r7, #16]
 800c1ce:	2b10      	cmp	r3, #16
 800c1d0:	ddf4      	ble.n	800c1bc <KeyReportConstructFunc+0xa4>
        }
        return ;
 800c1d2:	e1a8      	b.n	800c526 <KeyReportConstructFunc+0x40e>
    }
    /* 第一次松开PN CODE END */

    if(KEYBOARD_LOCK && !ifPn) return;
 800c1d4:	4b62      	ldr	r3, [pc, #392]	@ (800c360 <KeyReportConstructFunc+0x248>)
 800c1d6:	781b      	ldrb	r3, [r3, #0]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d007      	beq.n	800c1ec <KeyReportConstructFunc+0xd4>
 800c1dc:	4b5e      	ldr	r3, [pc, #376]	@ (800c358 <KeyReportConstructFunc+0x240>)
 800c1de:	781b      	ldrb	r3, [r3, #0]
 800c1e0:	f083 0301 	eor.w	r3, r3, #1
 800c1e4:	b2db      	uxtb	r3, r3
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	f040 8198 	bne.w	800c51c <KeyReportConstructFunc+0x404>

    /* 第一次按下FN CODE START */
    if (Row == FN_ROW && Col == FN_COL && ifFn == 0 && IfPress == 1){ 
 800c1ec:	78fb      	ldrb	r3, [r7, #3]
 800c1ee:	2b04      	cmp	r3, #4
 800c1f0:	d12a      	bne.n	800c248 <KeyReportConstructFunc+0x130>
 800c1f2:	78bb      	ldrb	r3, [r7, #2]
 800c1f4:	2b02      	cmp	r3, #2
 800c1f6:	d127      	bne.n	800c248 <KeyReportConstructFunc+0x130>
 800c1f8:	4b5a      	ldr	r3, [pc, #360]	@ (800c364 <KeyReportConstructFunc+0x24c>)
 800c1fa:	781b      	ldrb	r3, [r3, #0]
 800c1fc:	f083 0301 	eor.w	r3, r3, #1
 800c200:	b2db      	uxtb	r3, r3
 800c202:	2b00      	cmp	r3, #0
 800c204:	d020      	beq.n	800c248 <KeyReportConstructFunc+0x130>
 800c206:	787b      	ldrb	r3, [r7, #1]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d01d      	beq.n	800c248 <KeyReportConstructFunc+0x130>
        ifFn = 1;
 800c20c:	4b55      	ldr	r3, [pc, #340]	@ (800c364 <KeyReportConstructFunc+0x24c>)
 800c20e:	2201      	movs	r2, #1
 800c210:	701a      	strb	r2, [r3, #0]
        LED2_Blink_Int = LED2_Blink_FN;
 800c212:	4b52      	ldr	r3, [pc, #328]	@ (800c35c <KeyReportConstructFunc+0x244>)
 800c214:	2264      	movs	r2, #100	@ 0x64
 800c216:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c218:	2300      	movs	r3, #0
 800c21a:	60fb      	str	r3, [r7, #12]
 800c21c:	e010      	b.n	800c240 <KeyReportConstructFunc+0x128>
            KeyReport[i] &= FN_NORMAL_DIF_HID_REP_LIST[i];
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	687a      	ldr	r2, [r7, #4]
 800c222:	4413      	add	r3, r2
 800c224:	7819      	ldrb	r1, [r3, #0]
 800c226:	4a50      	ldr	r2, [pc, #320]	@ (800c368 <KeyReportConstructFunc+0x250>)
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	4413      	add	r3, r2
 800c22c:	781a      	ldrb	r2, [r3, #0]
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	6878      	ldr	r0, [r7, #4]
 800c232:	4403      	add	r3, r0
 800c234:	400a      	ands	r2, r1
 800c236:	b2d2      	uxtb	r2, r2
 800c238:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	3301      	adds	r3, #1
 800c23e:	60fb      	str	r3, [r7, #12]
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	2b10      	cmp	r3, #16
 800c244:	ddeb      	ble.n	800c21e <KeyReportConstructFunc+0x106>
        }
        return ;
 800c246:	e16e      	b.n	800c526 <KeyReportConstructFunc+0x40e>
    }
    /* 第一次按下FN  CODE END */

    /* 第一次松开FN CODE START */
    if (Row == FN_ROW && Col == FN_COL && ifFn == 1 && IfPress == 0){ 
 800c248:	78fb      	ldrb	r3, [r7, #3]
 800c24a:	2b04      	cmp	r3, #4
 800c24c:	d12b      	bne.n	800c2a6 <KeyReportConstructFunc+0x18e>
 800c24e:	78bb      	ldrb	r3, [r7, #2]
 800c250:	2b02      	cmp	r3, #2
 800c252:	d128      	bne.n	800c2a6 <KeyReportConstructFunc+0x18e>
 800c254:	4b43      	ldr	r3, [pc, #268]	@ (800c364 <KeyReportConstructFunc+0x24c>)
 800c256:	781b      	ldrb	r3, [r3, #0]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d024      	beq.n	800c2a6 <KeyReportConstructFunc+0x18e>
 800c25c:	787b      	ldrb	r3, [r7, #1]
 800c25e:	f083 0301 	eor.w	r3, r3, #1
 800c262:	b2db      	uxtb	r3, r3
 800c264:	2b00      	cmp	r3, #0
 800c266:	d01e      	beq.n	800c2a6 <KeyReportConstructFunc+0x18e>
        ifFn = 0;
 800c268:	4b3e      	ldr	r3, [pc, #248]	@ (800c364 <KeyReportConstructFunc+0x24c>)
 800c26a:	2200      	movs	r2, #0
 800c26c:	701a      	strb	r2, [r3, #0]
        LED2_Blink_Int = LED2_Blink_Idle;
 800c26e:	4b3b      	ldr	r3, [pc, #236]	@ (800c35c <KeyReportConstructFunc+0x244>)
 800c270:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c274:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c276:	2300      	movs	r3, #0
 800c278:	60bb      	str	r3, [r7, #8]
 800c27a:	e010      	b.n	800c29e <KeyReportConstructFunc+0x186>
            KeyReport[i] &= FN_NORMAL_DIF_HID_REP_LIST[i];
 800c27c:	68bb      	ldr	r3, [r7, #8]
 800c27e:	687a      	ldr	r2, [r7, #4]
 800c280:	4413      	add	r3, r2
 800c282:	7819      	ldrb	r1, [r3, #0]
 800c284:	4a38      	ldr	r2, [pc, #224]	@ (800c368 <KeyReportConstructFunc+0x250>)
 800c286:	68bb      	ldr	r3, [r7, #8]
 800c288:	4413      	add	r3, r2
 800c28a:	781a      	ldrb	r2, [r3, #0]
 800c28c:	68bb      	ldr	r3, [r7, #8]
 800c28e:	6878      	ldr	r0, [r7, #4]
 800c290:	4403      	add	r3, r0
 800c292:	400a      	ands	r2, r1
 800c294:	b2d2      	uxtb	r2, r2
 800c296:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c298:	68bb      	ldr	r3, [r7, #8]
 800c29a:	3301      	adds	r3, #1
 800c29c:	60bb      	str	r3, [r7, #8]
 800c29e:	68bb      	ldr	r3, [r7, #8]
 800c2a0:	2b10      	cmp	r3, #16
 800c2a2:	ddeb      	ble.n	800c27c <KeyReportConstructFunc+0x164>
        }
        return ;
 800c2a4:	e13f      	b.n	800c526 <KeyReportConstructFunc+0x40e>
    }
    /* 第一次松开FN CODE END */

    /* 正常键值 (没有按下PN) CODE START */
    if (ifPn==0){
 800c2a6:	4b2c      	ldr	r3, [pc, #176]	@ (800c358 <KeyReportConstructFunc+0x240>)
 800c2a8:	781b      	ldrb	r3, [r3, #0]
 800c2aa:	f083 0301 	eor.w	r3, r3, #1
 800c2ae:	b2db      	uxtb	r3, r3
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	f000 811b 	beq.w	800c4ec <KeyReportConstructFunc+0x3d4>
        if (ifFn==0){
 800c2b6:	4b2b      	ldr	r3, [pc, #172]	@ (800c364 <KeyReportConstructFunc+0x24c>)
 800c2b8:	781b      	ldrb	r3, [r3, #0]
 800c2ba:	f083 0301 	eor.w	r3, r3, #1
 800c2be:	b2db      	uxtb	r3, r3
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d00c      	beq.n	800c2de <KeyReportConstructFunc+0x1c6>
            keyval = Normal_Value[Row][Col];
 800c2c4:	78fa      	ldrb	r2, [r7, #3]
 800c2c6:	78b9      	ldrb	r1, [r7, #2]
 800c2c8:	4828      	ldr	r0, [pc, #160]	@ (800c36c <KeyReportConstructFunc+0x254>)
 800c2ca:	4613      	mov	r3, r2
 800c2cc:	00db      	lsls	r3, r3, #3
 800c2ce:	1a9b      	subs	r3, r3, r2
 800c2d0:	005b      	lsls	r3, r3, #1
 800c2d2:	4403      	add	r3, r0
 800c2d4:	440b      	add	r3, r1
 800c2d6:	781a      	ldrb	r2, [r3, #0]
 800c2d8:	4b25      	ldr	r3, [pc, #148]	@ (800c370 <KeyReportConstructFunc+0x258>)
 800c2da:	701a      	strb	r2, [r3, #0]
 800c2dc:	e00b      	b.n	800c2f6 <KeyReportConstructFunc+0x1de>
        }
        else{
            keyval = FN_Press_Value[Row][Col];
 800c2de:	78fa      	ldrb	r2, [r7, #3]
 800c2e0:	78b9      	ldrb	r1, [r7, #2]
 800c2e2:	4824      	ldr	r0, [pc, #144]	@ (800c374 <KeyReportConstructFunc+0x25c>)
 800c2e4:	4613      	mov	r3, r2
 800c2e6:	00db      	lsls	r3, r3, #3
 800c2e8:	1a9b      	subs	r3, r3, r2
 800c2ea:	005b      	lsls	r3, r3, #1
 800c2ec:	4403      	add	r3, r0
 800c2ee:	440b      	add	r3, r1
 800c2f0:	781a      	ldrb	r2, [r3, #0]
 800c2f2:	4b1f      	ldr	r3, [pc, #124]	@ (800c370 <KeyReportConstructFunc+0x258>)
 800c2f4:	701a      	strb	r2, [r3, #0]
        }
        #ifdef DBG
            printf("Key Value = 0x%02X\n", keyval);
        #endif

        if(keyval == 0xff){
 800c2f6:	4b1e      	ldr	r3, [pc, #120]	@ (800c370 <KeyReportConstructFunc+0x258>)
 800c2f8:	781b      	ldrb	r3, [r3, #0]
 800c2fa:	2bff      	cmp	r3, #255	@ 0xff
 800c2fc:	f000 8110 	beq.w	800c520 <KeyReportConstructFunc+0x408>
            return;
        }

        /* 按下的是修饰键 CODE START */
        if (keyval > ModifierStart){
 800c300:	4b1b      	ldr	r3, [pc, #108]	@ (800c370 <KeyReportConstructFunc+0x258>)
 800c302:	781b      	ldrb	r3, [r3, #0]
 800c304:	2bdf      	cmp	r3, #223	@ 0xdf
 800c306:	d939      	bls.n	800c37c <KeyReportConstructFunc+0x264>
            temp = keyval - ModifierStart - 1;
 800c308:	4b19      	ldr	r3, [pc, #100]	@ (800c370 <KeyReportConstructFunc+0x258>)
 800c30a:	781b      	ldrb	r3, [r3, #0]
 800c30c:	3320      	adds	r3, #32
 800c30e:	b2da      	uxtb	r2, r3
 800c310:	4b19      	ldr	r3, [pc, #100]	@ (800c378 <KeyReportConstructFunc+0x260>)
 800c312:	701a      	strb	r2, [r3, #0]
            temp = 0x01<<temp;
 800c314:	4b18      	ldr	r3, [pc, #96]	@ (800c378 <KeyReportConstructFunc+0x260>)
 800c316:	781b      	ldrb	r3, [r3, #0]
 800c318:	461a      	mov	r2, r3
 800c31a:	2301      	movs	r3, #1
 800c31c:	4093      	lsls	r3, r2
 800c31e:	b2da      	uxtb	r2, r3
 800c320:	4b15      	ldr	r3, [pc, #84]	@ (800c378 <KeyReportConstructFunc+0x260>)
 800c322:	701a      	strb	r2, [r3, #0]
            if (IfPress){
 800c324:	787b      	ldrb	r3, [r7, #1]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d008      	beq.n	800c33c <KeyReportConstructFunc+0x224>
                KeyReport[0] = KeyReport[0] | temp;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	781a      	ldrb	r2, [r3, #0]
 800c32e:	4b12      	ldr	r3, [pc, #72]	@ (800c378 <KeyReportConstructFunc+0x260>)
 800c330:	781b      	ldrb	r3, [r3, #0]
 800c332:	4313      	orrs	r3, r2
 800c334:	b2da      	uxtb	r2, r3
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	701a      	strb	r2, [r3, #0]
            }
            #ifdef DBG
                printf("Modifiers = 0x%02X\n", KeyReport[0]);
            #endif

            return;
 800c33a:	e0f4      	b.n	800c526 <KeyReportConstructFunc+0x40e>
                KeyReport[0] = KeyReport[0] & (~temp);
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	781b      	ldrb	r3, [r3, #0]
 800c340:	b25a      	sxtb	r2, r3
 800c342:	4b0d      	ldr	r3, [pc, #52]	@ (800c378 <KeyReportConstructFunc+0x260>)
 800c344:	781b      	ldrb	r3, [r3, #0]
 800c346:	b25b      	sxtb	r3, r3
 800c348:	43db      	mvns	r3, r3
 800c34a:	b25b      	sxtb	r3, r3
 800c34c:	4013      	ands	r3, r2
 800c34e:	b25b      	sxtb	r3, r3
 800c350:	b2da      	uxtb	r2, r3
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	701a      	strb	r2, [r3, #0]
            return;
 800c356:	e0e6      	b.n	800c526 <KeyReportConstructFunc+0x40e>
 800c358:	200010e6 	.word	0x200010e6
 800c35c:	2000000e 	.word	0x2000000e
 800c360:	20001055 	.word	0x20001055
 800c364:	200010e7 	.word	0x200010e7
 800c368:	2000022c 	.word	0x2000022c
 800c36c:	20000084 	.word	0x20000084
 800c370:	200010e8 	.word	0x200010e8
 800c374:	200000cc 	.word	0x200000cc
 800c378:	200010e9 	.word	0x200010e9
        }
        /* 按下的是修饰键 CODE END */

        /* 按下的是普通按键 CODE START */
        if (keyval < MAX_NORMAL_KEY)
 800c37c:	4b6b      	ldr	r3, [pc, #428]	@ (800c52c <KeyReportConstructFunc+0x414>)
 800c37e:	781b      	ldrb	r3, [r3, #0]
 800c380:	2b53      	cmp	r3, #83	@ 0x53
 800c382:	d840      	bhi.n	800c406 <KeyReportConstructFunc+0x2ee>
        {
            
            temp = (keyval)%0x08;
 800c384:	4b69      	ldr	r3, [pc, #420]	@ (800c52c <KeyReportConstructFunc+0x414>)
 800c386:	781b      	ldrb	r3, [r3, #0]
 800c388:	f003 0307 	and.w	r3, r3, #7
 800c38c:	b2da      	uxtb	r2, r3
 800c38e:	4b68      	ldr	r3, [pc, #416]	@ (800c530 <KeyReportConstructFunc+0x418>)
 800c390:	701a      	strb	r2, [r3, #0]
            temp = 0x01<<temp; 
 800c392:	4b67      	ldr	r3, [pc, #412]	@ (800c530 <KeyReportConstructFunc+0x418>)
 800c394:	781b      	ldrb	r3, [r3, #0]
 800c396:	461a      	mov	r2, r3
 800c398:	2301      	movs	r3, #1
 800c39a:	4093      	lsls	r3, r2
 800c39c:	b2da      	uxtb	r2, r3
 800c39e:	4b64      	ldr	r3, [pc, #400]	@ (800c530 <KeyReportConstructFunc+0x418>)
 800c3a0:	701a      	strb	r2, [r3, #0]
            if (IfPress){
 800c3a2:	787b      	ldrb	r3, [r7, #1]
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d014      	beq.n	800c3d2 <KeyReportConstructFunc+0x2ba>
                KeyReport[1 + (keyval)/0x08] |= temp;
 800c3a8:	4b60      	ldr	r3, [pc, #384]	@ (800c52c <KeyReportConstructFunc+0x414>)
 800c3aa:	781b      	ldrb	r3, [r3, #0]
 800c3ac:	08db      	lsrs	r3, r3, #3
 800c3ae:	b2d8      	uxtb	r0, r3
 800c3b0:	4603      	mov	r3, r0
 800c3b2:	3301      	adds	r3, #1
 800c3b4:	461a      	mov	r2, r3
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	4413      	add	r3, r2
 800c3ba:	7819      	ldrb	r1, [r3, #0]
 800c3bc:	4b5c      	ldr	r3, [pc, #368]	@ (800c530 <KeyReportConstructFunc+0x418>)
 800c3be:	781a      	ldrb	r2, [r3, #0]
 800c3c0:	4603      	mov	r3, r0
 800c3c2:	3301      	adds	r3, #1
 800c3c4:	4618      	mov	r0, r3
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	4403      	add	r3, r0
 800c3ca:	430a      	orrs	r2, r1
 800c3cc:	b2d2      	uxtb	r2, r2
 800c3ce:	701a      	strb	r2, [r3, #0]
                KeyReport[1 + (keyval)/0x08] &= (~temp);
            }
            #ifdef DBG
                printf("Report No.%d = 0x%02X\n", (1 + (keyval)/0x08), KeyReport[1 + (keyval)/0x08]);
            #endif
            return;
 800c3d0:	e0a9      	b.n	800c526 <KeyReportConstructFunc+0x40e>
                KeyReport[1 + (keyval)/0x08] &= (~temp);
 800c3d2:	4b56      	ldr	r3, [pc, #344]	@ (800c52c <KeyReportConstructFunc+0x414>)
 800c3d4:	781b      	ldrb	r3, [r3, #0]
 800c3d6:	08db      	lsrs	r3, r3, #3
 800c3d8:	b2d9      	uxtb	r1, r3
 800c3da:	460b      	mov	r3, r1
 800c3dc:	3301      	adds	r3, #1
 800c3de:	461a      	mov	r2, r3
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	4413      	add	r3, r2
 800c3e4:	781b      	ldrb	r3, [r3, #0]
 800c3e6:	b25a      	sxtb	r2, r3
 800c3e8:	4b51      	ldr	r3, [pc, #324]	@ (800c530 <KeyReportConstructFunc+0x418>)
 800c3ea:	781b      	ldrb	r3, [r3, #0]
 800c3ec:	b25b      	sxtb	r3, r3
 800c3ee:	43db      	mvns	r3, r3
 800c3f0:	b25b      	sxtb	r3, r3
 800c3f2:	4013      	ands	r3, r2
 800c3f4:	b25a      	sxtb	r2, r3
 800c3f6:	460b      	mov	r3, r1
 800c3f8:	3301      	adds	r3, #1
 800c3fa:	4619      	mov	r1, r3
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	440b      	add	r3, r1
 800c400:	b2d2      	uxtb	r2, r2
 800c402:	701a      	strb	r2, [r3, #0]
            return;
 800c404:	e08f      	b.n	800c526 <KeyReportConstructFunc+0x40e>
        }
        /* 普通按键 END */
        
        /* 按下的是媒体控制 CODE START */
        switch (keyval)
 800c406:	4b49      	ldr	r3, [pc, #292]	@ (800c52c <KeyReportConstructFunc+0x414>)
 800c408:	781b      	ldrb	r3, [r3, #0]
 800c40a:	3b77      	subs	r3, #119	@ 0x77
 800c40c:	2b06      	cmp	r3, #6
 800c40e:	f200 8089 	bhi.w	800c524 <KeyReportConstructFunc+0x40c>
 800c412:	a201      	add	r2, pc, #4	@ (adr r2, 800c418 <KeyReportConstructFunc+0x300>)
 800c414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c418:	0800c491 	.word	0x0800c491
 800c41c:	0800c435 	.word	0x0800c435
 800c420:	0800c463 	.word	0x0800c463
 800c424:	0800c525 	.word	0x0800c525
 800c428:	0800c525 	.word	0x0800c525
 800c42c:	0800c525 	.word	0x0800c525
 800c430:	0800c4bf 	.word	0x0800c4bf
        {
        case KeyVolUp:
            if (IfPress){
 800c434:	787b      	ldrb	r3, [r7, #1]
 800c436:	2b00      	cmp	r3, #0
 800c438:	d009      	beq.n	800c44e <KeyReportConstructFunc+0x336>
                KeyReport[ConHidReportOffset] |=  KeyVolUpReport;
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	3310      	adds	r3, #16
 800c43e:	781a      	ldrb	r2, [r3, #0]
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	3310      	adds	r3, #16
 800c444:	f042 0201 	orr.w	r2, r2, #1
 800c448:	b2d2      	uxtb	r2, r2
 800c44a:	701a      	strb	r2, [r3, #0]
            }
            else{
                KeyReport[ConHidReportOffset] &= (~KeyVolUpReport);
            }
            return;
 800c44c:	e06b      	b.n	800c526 <KeyReportConstructFunc+0x40e>
                KeyReport[ConHidReportOffset] &= (~KeyVolUpReport);
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	3310      	adds	r3, #16
 800c452:	781a      	ldrb	r2, [r3, #0]
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	3310      	adds	r3, #16
 800c458:	f022 0201 	bic.w	r2, r2, #1
 800c45c:	b2d2      	uxtb	r2, r2
 800c45e:	701a      	strb	r2, [r3, #0]
            return;
 800c460:	e061      	b.n	800c526 <KeyReportConstructFunc+0x40e>
        case KeyVolDown:
            if (IfPress){
 800c462:	787b      	ldrb	r3, [r7, #1]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d009      	beq.n	800c47c <KeyReportConstructFunc+0x364>
                KeyReport[ConHidReportOffset] |= KeyVolDownReport;
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	3310      	adds	r3, #16
 800c46c:	781a      	ldrb	r2, [r3, #0]
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	3310      	adds	r3, #16
 800c472:	f042 0202 	orr.w	r2, r2, #2
 800c476:	b2d2      	uxtb	r2, r2
 800c478:	701a      	strb	r2, [r3, #0]
            }
            else{
                KeyReport[ConHidReportOffset] &= (~KeyVolDownReport);
            }
            return;
 800c47a:	e054      	b.n	800c526 <KeyReportConstructFunc+0x40e>
                KeyReport[ConHidReportOffset] &= (~KeyVolDownReport);
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	3310      	adds	r3, #16
 800c480:	781a      	ldrb	r2, [r3, #0]
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	3310      	adds	r3, #16
 800c486:	f022 0203 	bic.w	r2, r2, #3
 800c48a:	b2d2      	uxtb	r2, r2
 800c48c:	701a      	strb	r2, [r3, #0]
            return;
 800c48e:	e04a      	b.n	800c526 <KeyReportConstructFunc+0x40e>
        case KeyMute:
            if (IfPress){
 800c490:	787b      	ldrb	r3, [r7, #1]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d009      	beq.n	800c4aa <KeyReportConstructFunc+0x392>
                KeyReport[ConHidReportOffset] |= KeyMuteReport;
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	3310      	adds	r3, #16
 800c49a:	781a      	ldrb	r2, [r3, #0]
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	3310      	adds	r3, #16
 800c4a0:	f042 0204 	orr.w	r2, r2, #4
 800c4a4:	b2d2      	uxtb	r2, r2
 800c4a6:	701a      	strb	r2, [r3, #0]
            }
            else{
                KeyReport[ConHidReportOffset] &= (~KeyMuteReport);
            }
            return;
 800c4a8:	e03d      	b.n	800c526 <KeyReportConstructFunc+0x40e>
                KeyReport[ConHidReportOffset] &= (~KeyMuteReport);
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	3310      	adds	r3, #16
 800c4ae:	781a      	ldrb	r2, [r3, #0]
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	3310      	adds	r3, #16
 800c4b4:	f022 0207 	bic.w	r2, r2, #7
 800c4b8:	b2d2      	uxtb	r2, r2
 800c4ba:	701a      	strb	r2, [r3, #0]
            return;
 800c4bc:	e033      	b.n	800c526 <KeyReportConstructFunc+0x40e>
        case KeyPlay:
            if (IfPress){
 800c4be:	787b      	ldrb	r3, [r7, #1]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d009      	beq.n	800c4d8 <KeyReportConstructFunc+0x3c0>
                KeyReport[ConHidReportOffset] |= KeyPlayReport;
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	3310      	adds	r3, #16
 800c4c8:	781a      	ldrb	r2, [r3, #0]
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	3310      	adds	r3, #16
 800c4ce:	f042 0208 	orr.w	r2, r2, #8
 800c4d2:	b2d2      	uxtb	r2, r2
 800c4d4:	701a      	strb	r2, [r3, #0]
            }
            else{
                KeyReport[ConHidReportOffset] &= (~KeyPlayReport);
            }
            return;
 800c4d6:	e026      	b.n	800c526 <KeyReportConstructFunc+0x40e>
                KeyReport[ConHidReportOffset] &= (~KeyPlayReport);
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	3310      	adds	r3, #16
 800c4dc:	781a      	ldrb	r2, [r3, #0]
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	3310      	adds	r3, #16
 800c4e2:	f022 020f 	bic.w	r2, r2, #15
 800c4e6:	b2d2      	uxtb	r2, r2
 800c4e8:	701a      	strb	r2, [r3, #0]
            return;
 800c4ea:	e01c      	b.n	800c526 <KeyReportConstructFunc+0x40e>
    }
    /* 按下的是普通按键 CODE END */
    
    /* PN被按下情况的键值 CODE START */
    else{
        if (PN_Press_FUNC[Row][Col] != NULL){
 800c4ec:	78fa      	ldrb	r2, [r7, #3]
 800c4ee:	78b9      	ldrb	r1, [r7, #2]
 800c4f0:	4810      	ldr	r0, [pc, #64]	@ (800c534 <KeyReportConstructFunc+0x41c>)
 800c4f2:	4613      	mov	r3, r2
 800c4f4:	00db      	lsls	r3, r3, #3
 800c4f6:	1a9b      	subs	r3, r3, r2
 800c4f8:	005b      	lsls	r3, r3, #1
 800c4fa:	440b      	add	r3, r1
 800c4fc:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d010      	beq.n	800c526 <KeyReportConstructFunc+0x40e>
            PN_Press_FUNC[Row][Col]();
 800c504:	78fa      	ldrb	r2, [r7, #3]
 800c506:	78b9      	ldrb	r1, [r7, #2]
 800c508:	480a      	ldr	r0, [pc, #40]	@ (800c534 <KeyReportConstructFunc+0x41c>)
 800c50a:	4613      	mov	r3, r2
 800c50c:	00db      	lsls	r3, r3, #3
 800c50e:	1a9b      	subs	r3, r3, r2
 800c510:	005b      	lsls	r3, r3, #1
 800c512:	440b      	add	r3, r1
 800c514:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800c518:	4798      	blx	r3
 800c51a:	e004      	b.n	800c526 <KeyReportConstructFunc+0x40e>
    if(KEYBOARD_LOCK && !ifPn) return;
 800c51c:	bf00      	nop
 800c51e:	e002      	b.n	800c526 <KeyReportConstructFunc+0x40e>
            return;
 800c520:	bf00      	nop
 800c522:	e000      	b.n	800c526 <KeyReportConstructFunc+0x40e>
            break;
 800c524:	bf00      	nop
        }
    }
    /* PN被按下情况的键值 CODE END */
	
}
 800c526:	3718      	adds	r7, #24
 800c528:	46bd      	mov	sp, r7
 800c52a:	bd80      	pop	{r7, pc}
 800c52c:	200010e8 	.word	0x200010e8
 800c530:	200010e9 	.word	0x200010e9
 800c534:	20000114 	.word	0x20000114

0800c538 <LOCK_KEYBOARD>:
/**
 * @brief 切换键盘锁定状态
 * 
 */
void LOCK_KEYBOARD(void)
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	af00      	add	r7, sp, #0
    static uint32_t L_TIME = 0;
    if(osKernelGetTickCount() - L_TIME < 1000){
 800c53c:	f003 fb96 	bl	800fc6c <osKernelGetTickCount>
 800c540:	4602      	mov	r2, r0
 800c542:	4b15      	ldr	r3, [pc, #84]	@ (800c598 <LOCK_KEYBOARD+0x60>)
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	1ad3      	subs	r3, r2, r3
 800c548:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c54c:	d321      	bcc.n	800c592 <LOCK_KEYBOARD+0x5a>
        return;
    }
    L_TIME = osKernelGetTickCount();
 800c54e:	f003 fb8d 	bl	800fc6c <osKernelGetTickCount>
 800c552:	4603      	mov	r3, r0
 800c554:	4a10      	ldr	r2, [pc, #64]	@ (800c598 <LOCK_KEYBOARD+0x60>)
 800c556:	6013      	str	r3, [r2, #0]
    KEYBOARD_LOCK = !KEYBOARD_LOCK;
 800c558:	4b10      	ldr	r3, [pc, #64]	@ (800c59c <LOCK_KEYBOARD+0x64>)
 800c55a:	781b      	ldrb	r3, [r3, #0]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	bf14      	ite	ne
 800c560:	2301      	movne	r3, #1
 800c562:	2300      	moveq	r3, #0
 800c564:	b2db      	uxtb	r3, r3
 800c566:	f083 0301 	eor.w	r3, r3, #1
 800c56a:	b2db      	uxtb	r3, r3
 800c56c:	f003 0301 	and.w	r3, r3, #1
 800c570:	b2da      	uxtb	r2, r3
 800c572:	4b0a      	ldr	r3, [pc, #40]	@ (800c59c <LOCK_KEYBOARD+0x64>)
 800c574:	701a      	strb	r2, [r3, #0]
    if (KEYBOARD_LOCK)
 800c576:	4b09      	ldr	r3, [pc, #36]	@ (800c59c <LOCK_KEYBOARD+0x64>)
 800c578:	781b      	ldrb	r3, [r3, #0]
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d004      	beq.n	800c588 <LOCK_KEYBOARD+0x50>
    {
        LED2_Blink_Int = LED2_Blink_OFF;
 800c57e:	4b08      	ldr	r3, [pc, #32]	@ (800c5a0 <LOCK_KEYBOARD+0x68>)
 800c580:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c584:	801a      	strh	r2, [r3, #0]
    else{
        LED2_Blink_Int = LED2_Blink_Idle;
    }
    
    
    return;
 800c586:	e005      	b.n	800c594 <LOCK_KEYBOARD+0x5c>
        LED2_Blink_Int = LED2_Blink_Idle;
 800c588:	4b05      	ldr	r3, [pc, #20]	@ (800c5a0 <LOCK_KEYBOARD+0x68>)
 800c58a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c58e:	801a      	strh	r2, [r3, #0]
    return;
 800c590:	e000      	b.n	800c594 <LOCK_KEYBOARD+0x5c>
        return;
 800c592:	bf00      	nop
}
 800c594:	bd80      	pop	{r7, pc}
 800c596:	bf00      	nop
 800c598:	200010ec 	.word	0x200010ec
 800c59c:	20001055 	.word	0x20001055
 800c5a0:	2000000e 	.word	0x2000000e

0800c5a4 <HexDispSwitch>:
/**
 * @brief 切换HEX或ASCII显示
 * 
 */
void HexDispSwitch(void)
{
 800c5a4:	b580      	push	{r7, lr}
 800c5a6:	af00      	add	r7, sp, #0
    extern _Bool HEX_DISP;
    static uint32_t L_TIME = 0;
    if(osKernelGetTickCount() - L_TIME < 1000){
 800c5a8:	f003 fb60 	bl	800fc6c <osKernelGetTickCount>
 800c5ac:	4602      	mov	r2, r0
 800c5ae:	4b0e      	ldr	r3, [pc, #56]	@ (800c5e8 <HexDispSwitch+0x44>)
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	1ad3      	subs	r3, r2, r3
 800c5b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c5b8:	d314      	bcc.n	800c5e4 <HexDispSwitch+0x40>
        return;
    }
    L_TIME = osKernelGetTickCount();
 800c5ba:	f003 fb57 	bl	800fc6c <osKernelGetTickCount>
 800c5be:	4603      	mov	r3, r0
 800c5c0:	4a09      	ldr	r2, [pc, #36]	@ (800c5e8 <HexDispSwitch+0x44>)
 800c5c2:	6013      	str	r3, [r2, #0]
    HEX_DISP = !HEX_DISP;
 800c5c4:	4b09      	ldr	r3, [pc, #36]	@ (800c5ec <HexDispSwitch+0x48>)
 800c5c6:	781b      	ldrb	r3, [r3, #0]
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	bf14      	ite	ne
 800c5cc:	2301      	movne	r3, #1
 800c5ce:	2300      	moveq	r3, #0
 800c5d0:	b2db      	uxtb	r3, r3
 800c5d2:	f083 0301 	eor.w	r3, r3, #1
 800c5d6:	b2db      	uxtb	r3, r3
 800c5d8:	f003 0301 	and.w	r3, r3, #1
 800c5dc:	b2da      	uxtb	r2, r3
 800c5de:	4b03      	ldr	r3, [pc, #12]	@ (800c5ec <HexDispSwitch+0x48>)
 800c5e0:	701a      	strb	r2, [r3, #0]
    return;
 800c5e2:	e000      	b.n	800c5e6 <HexDispSwitch+0x42>
        return;
 800c5e4:	bf00      	nop
}
 800c5e6:	bd80      	pop	{r7, pc}
 800c5e8:	200010f0 	.word	0x200010f0
 800c5ec:	20001056 	.word	0x20001056

0800c5f0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b084      	sub	sp, #16
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
 800c5f8:	460b      	mov	r3, r1
 800c5fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800c5fc:	2300      	movs	r3, #0
 800c5fe:	60bb      	str	r3, [r7, #8]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800c600:	2300      	movs	r3, #0
 800c602:	73fb      	strb	r3, [r7, #15]
 800c604:	e0c6      	b.n	800c794 <USBD_CDC_Init+0x1a4>
  {
    hcdc = &CDC_ACM_Class_Data[i];
 800c606:	7bfb      	ldrb	r3, [r7, #15]
 800c608:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800c60c:	fb02 f303 	mul.w	r3, r2, r3
 800c610:	4a65      	ldr	r2, [pc, #404]	@ (800c7a8 <USBD_CDC_Init+0x1b8>)
 800c612:	4413      	add	r3, r2
 800c614:	60bb      	str	r3, [r7, #8]

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	7c1b      	ldrb	r3, [r3, #16]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d13d      	bne.n	800c69a <USBD_CDC_Init+0xaa>
    {
      /* Open EP IN */
      (void)USBD_LL_OpenEP(pdev, CDC_IN_EP[i], USBD_EP_TYPE_BULK,
 800c61e:	7bfb      	ldrb	r3, [r7, #15]
 800c620:	4a62      	ldr	r2, [pc, #392]	@ (800c7ac <USBD_CDC_Init+0x1bc>)
 800c622:	5cd1      	ldrb	r1, [r2, r3]
 800c624:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c628:	2202      	movs	r2, #2
 800c62a:	6878      	ldr	r0, [r7, #4]
 800c62c:	f001 fb2b 	bl	800dc86 <USBD_LL_OpenEP>
                           CDC_DATA_HS_IN_PACKET_SIZE);

      pdev->ep_in[CDC_IN_EP[i] & 0xFU].is_used = 1U;
 800c630:	7bfb      	ldrb	r3, [r7, #15]
 800c632:	4a5e      	ldr	r2, [pc, #376]	@ (800c7ac <USBD_CDC_Init+0x1bc>)
 800c634:	5cd3      	ldrb	r3, [r2, r3]
 800c636:	f003 020f 	and.w	r2, r3, #15
 800c63a:	6879      	ldr	r1, [r7, #4]
 800c63c:	4613      	mov	r3, r2
 800c63e:	009b      	lsls	r3, r3, #2
 800c640:	4413      	add	r3, r2
 800c642:	009b      	lsls	r3, r3, #2
 800c644:	440b      	add	r3, r1
 800c646:	3324      	adds	r3, #36	@ 0x24
 800c648:	2201      	movs	r2, #1
 800c64a:	801a      	strh	r2, [r3, #0]

      /* Open EP OUT */
      (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP[i], USBD_EP_TYPE_BULK,
 800c64c:	7bfb      	ldrb	r3, [r7, #15]
 800c64e:	4a58      	ldr	r2, [pc, #352]	@ (800c7b0 <USBD_CDC_Init+0x1c0>)
 800c650:	5cd1      	ldrb	r1, [r2, r3]
 800c652:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c656:	2202      	movs	r2, #2
 800c658:	6878      	ldr	r0, [r7, #4]
 800c65a:	f001 fb14 	bl	800dc86 <USBD_LL_OpenEP>
                           CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP[i] & 0xFU].is_used = 1U;
 800c65e:	7bfb      	ldrb	r3, [r7, #15]
 800c660:	4a53      	ldr	r2, [pc, #332]	@ (800c7b0 <USBD_CDC_Init+0x1c0>)
 800c662:	5cd3      	ldrb	r3, [r2, r3]
 800c664:	f003 020f 	and.w	r2, r3, #15
 800c668:	6879      	ldr	r1, [r7, #4]
 800c66a:	4613      	mov	r3, r2
 800c66c:	009b      	lsls	r3, r3, #2
 800c66e:	4413      	add	r3, r2
 800c670:	009b      	lsls	r3, r3, #2
 800c672:	440b      	add	r3, r1
 800c674:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c678:	2201      	movs	r2, #1
 800c67a:	801a      	strh	r2, [r3, #0]

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP[i] & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c67c:	7bfb      	ldrb	r3, [r7, #15]
 800c67e:	4a4d      	ldr	r2, [pc, #308]	@ (800c7b4 <USBD_CDC_Init+0x1c4>)
 800c680:	5cd3      	ldrb	r3, [r2, r3]
 800c682:	f003 020f 	and.w	r2, r3, #15
 800c686:	6879      	ldr	r1, [r7, #4]
 800c688:	4613      	mov	r3, r2
 800c68a:	009b      	lsls	r3, r3, #2
 800c68c:	4413      	add	r3, r2
 800c68e:	009b      	lsls	r3, r3, #2
 800c690:	440b      	add	r3, r1
 800c692:	3326      	adds	r3, #38	@ 0x26
 800c694:	2210      	movs	r2, #16
 800c696:	801a      	strh	r2, [r3, #0]
 800c698:	e03a      	b.n	800c710 <USBD_CDC_Init+0x120>
    }
    else
    {
      /* Open EP IN */
      (void)USBD_LL_OpenEP(pdev, CDC_IN_EP[i], USBD_EP_TYPE_BULK,
 800c69a:	7bfb      	ldrb	r3, [r7, #15]
 800c69c:	4a43      	ldr	r2, [pc, #268]	@ (800c7ac <USBD_CDC_Init+0x1bc>)
 800c69e:	5cd1      	ldrb	r1, [r2, r3]
 800c6a0:	2340      	movs	r3, #64	@ 0x40
 800c6a2:	2202      	movs	r2, #2
 800c6a4:	6878      	ldr	r0, [r7, #4]
 800c6a6:	f001 faee 	bl	800dc86 <USBD_LL_OpenEP>
                           CDC_DATA_FS_IN_PACKET_SIZE);

      pdev->ep_in[CDC_IN_EP[i] & 0xFU].is_used = 1U;
 800c6aa:	7bfb      	ldrb	r3, [r7, #15]
 800c6ac:	4a3f      	ldr	r2, [pc, #252]	@ (800c7ac <USBD_CDC_Init+0x1bc>)
 800c6ae:	5cd3      	ldrb	r3, [r2, r3]
 800c6b0:	f003 020f 	and.w	r2, r3, #15
 800c6b4:	6879      	ldr	r1, [r7, #4]
 800c6b6:	4613      	mov	r3, r2
 800c6b8:	009b      	lsls	r3, r3, #2
 800c6ba:	4413      	add	r3, r2
 800c6bc:	009b      	lsls	r3, r3, #2
 800c6be:	440b      	add	r3, r1
 800c6c0:	3324      	adds	r3, #36	@ 0x24
 800c6c2:	2201      	movs	r2, #1
 800c6c4:	801a      	strh	r2, [r3, #0]

      /* Open EP OUT */
      (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP[i], USBD_EP_TYPE_BULK,
 800c6c6:	7bfb      	ldrb	r3, [r7, #15]
 800c6c8:	4a39      	ldr	r2, [pc, #228]	@ (800c7b0 <USBD_CDC_Init+0x1c0>)
 800c6ca:	5cd1      	ldrb	r1, [r2, r3]
 800c6cc:	2340      	movs	r3, #64	@ 0x40
 800c6ce:	2202      	movs	r2, #2
 800c6d0:	6878      	ldr	r0, [r7, #4]
 800c6d2:	f001 fad8 	bl	800dc86 <USBD_LL_OpenEP>
                           CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP[i] & 0xFU].is_used = 1U;
 800c6d6:	7bfb      	ldrb	r3, [r7, #15]
 800c6d8:	4a35      	ldr	r2, [pc, #212]	@ (800c7b0 <USBD_CDC_Init+0x1c0>)
 800c6da:	5cd3      	ldrb	r3, [r2, r3]
 800c6dc:	f003 020f 	and.w	r2, r3, #15
 800c6e0:	6879      	ldr	r1, [r7, #4]
 800c6e2:	4613      	mov	r3, r2
 800c6e4:	009b      	lsls	r3, r3, #2
 800c6e6:	4413      	add	r3, r2
 800c6e8:	009b      	lsls	r3, r3, #2
 800c6ea:	440b      	add	r3, r1
 800c6ec:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c6f0:	2201      	movs	r2, #1
 800c6f2:	801a      	strh	r2, [r3, #0]

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP[i] & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c6f4:	7bfb      	ldrb	r3, [r7, #15]
 800c6f6:	4a2f      	ldr	r2, [pc, #188]	@ (800c7b4 <USBD_CDC_Init+0x1c4>)
 800c6f8:	5cd3      	ldrb	r3, [r2, r3]
 800c6fa:	f003 020f 	and.w	r2, r3, #15
 800c6fe:	6879      	ldr	r1, [r7, #4]
 800c700:	4613      	mov	r3, r2
 800c702:	009b      	lsls	r3, r3, #2
 800c704:	4413      	add	r3, r2
 800c706:	009b      	lsls	r3, r3, #2
 800c708:	440b      	add	r3, r1
 800c70a:	3326      	adds	r3, #38	@ 0x26
 800c70c:	2210      	movs	r2, #16
 800c70e:	801a      	strh	r2, [r3, #0]
    }

    /* Open Command IN EP */
    (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP[i], USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c710:	7bfb      	ldrb	r3, [r7, #15]
 800c712:	4a28      	ldr	r2, [pc, #160]	@ (800c7b4 <USBD_CDC_Init+0x1c4>)
 800c714:	5cd1      	ldrb	r1, [r2, r3]
 800c716:	2308      	movs	r3, #8
 800c718:	2203      	movs	r2, #3
 800c71a:	6878      	ldr	r0, [r7, #4]
 800c71c:	f001 fab3 	bl	800dc86 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_CMD_EP[i] & 0xFU].is_used = 1U;
 800c720:	7bfb      	ldrb	r3, [r7, #15]
 800c722:	4a24      	ldr	r2, [pc, #144]	@ (800c7b4 <USBD_CDC_Init+0x1c4>)
 800c724:	5cd3      	ldrb	r3, [r2, r3]
 800c726:	f003 020f 	and.w	r2, r3, #15
 800c72a:	6879      	ldr	r1, [r7, #4]
 800c72c:	4613      	mov	r3, r2
 800c72e:	009b      	lsls	r3, r3, #2
 800c730:	4413      	add	r3, r2
 800c732:	009b      	lsls	r3, r3, #2
 800c734:	440b      	add	r3, r1
 800c736:	3324      	adds	r3, #36	@ 0x24
 800c738:	2201      	movs	r2, #1
 800c73a:	801a      	strh	r2, [r3, #0]

    /* Init  physical Interface components */
    ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Init(i);
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	7bfa      	ldrb	r2, [r7, #15]
 800c746:	4610      	mov	r0, r2
 800c748:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800c74a:	68bb      	ldr	r3, [r7, #8]
 800c74c:	2200      	movs	r2, #0
 800c74e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 800c752:	68bb      	ldr	r3, [r7, #8]
 800c754:	2200      	movs	r2, #0
 800c756:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	7c1b      	ldrb	r3, [r3, #16]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d10b      	bne.n	800c77a <USBD_CDC_Init+0x18a>
    {
      /* Prepare Out endpoint to receive next packet */
      (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP[i], hcdc->RxBuffer,
 800c762:	7bfb      	ldrb	r3, [r7, #15]
 800c764:	4a12      	ldr	r2, [pc, #72]	@ (800c7b0 <USBD_CDC_Init+0x1c0>)
 800c766:	5cd1      	ldrb	r1, [r2, r3]
 800c768:	68bb      	ldr	r3, [r7, #8]
 800c76a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c76e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c772:	6878      	ldr	r0, [r7, #4]
 800c774:	f001 fb76 	bl	800de64 <USBD_LL_PrepareReceive>
 800c778:	e009      	b.n	800c78e <USBD_CDC_Init+0x19e>
                                   CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP[i], hcdc->RxBuffer,
 800c77a:	7bfb      	ldrb	r3, [r7, #15]
 800c77c:	4a0c      	ldr	r2, [pc, #48]	@ (800c7b0 <USBD_CDC_Init+0x1c0>)
 800c77e:	5cd1      	ldrb	r1, [r2, r3]
 800c780:	68bb      	ldr	r3, [r7, #8]
 800c782:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c786:	2340      	movs	r3, #64	@ 0x40
 800c788:	6878      	ldr	r0, [r7, #4]
 800c78a:	f001 fb6b 	bl	800de64 <USBD_LL_PrepareReceive>
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800c78e:	7bfb      	ldrb	r3, [r7, #15]
 800c790:	3301      	adds	r3, #1
 800c792:	73fb      	strb	r3, [r7, #15]
 800c794:	7bfb      	ldrb	r3, [r7, #15]
 800c796:	2b00      	cmp	r3, #0
 800c798:	f43f af35 	beq.w	800c606 <USBD_CDC_Init+0x16>
                                   CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return (uint8_t)USBD_OK;
 800c79c:	2300      	movs	r3, #0
}
 800c79e:	4618      	mov	r0, r3
 800c7a0:	3710      	adds	r7, #16
 800c7a2:	46bd      	mov	sp, r7
 800c7a4:	bd80      	pop	{r7, pc}
 800c7a6:	bf00      	nop
 800c7a8:	2000110c 	.word	0x2000110c
 800c7ac:	200010f4 	.word	0x200010f4
 800c7b0:	200010f8 	.word	0x200010f8
 800c7b4:	200010fc 	.word	0x200010fc

0800c7b8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b084      	sub	sp, #16
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
 800c7c0:	460b      	mov	r3, r1
 800c7c2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	73fb      	strb	r3, [r7, #15]
 800c7c8:	e057      	b.n	800c87a <USBD_CDC_DeInit+0xc2>
  {
    /* Close EP IN */
    (void)USBD_LL_CloseEP(pdev, CDC_IN_EP[i]);
 800c7ca:	7bfb      	ldrb	r3, [r7, #15]
 800c7cc:	4a2f      	ldr	r2, [pc, #188]	@ (800c88c <USBD_CDC_DeInit+0xd4>)
 800c7ce:	5cd3      	ldrb	r3, [r2, r3]
 800c7d0:	4619      	mov	r1, r3
 800c7d2:	6878      	ldr	r0, [r7, #4]
 800c7d4:	f001 fa7d 	bl	800dcd2 <USBD_LL_CloseEP>
    pdev->ep_in[CDC_IN_EP[i] & 0xFU].is_used = 0U;
 800c7d8:	7bfb      	ldrb	r3, [r7, #15]
 800c7da:	4a2c      	ldr	r2, [pc, #176]	@ (800c88c <USBD_CDC_DeInit+0xd4>)
 800c7dc:	5cd3      	ldrb	r3, [r2, r3]
 800c7de:	f003 020f 	and.w	r2, r3, #15
 800c7e2:	6879      	ldr	r1, [r7, #4]
 800c7e4:	4613      	mov	r3, r2
 800c7e6:	009b      	lsls	r3, r3, #2
 800c7e8:	4413      	add	r3, r2
 800c7ea:	009b      	lsls	r3, r3, #2
 800c7ec:	440b      	add	r3, r1
 800c7ee:	3324      	adds	r3, #36	@ 0x24
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	801a      	strh	r2, [r3, #0]

    /* Close EP OUT */
    (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP[i]);
 800c7f4:	7bfb      	ldrb	r3, [r7, #15]
 800c7f6:	4a26      	ldr	r2, [pc, #152]	@ (800c890 <USBD_CDC_DeInit+0xd8>)
 800c7f8:	5cd3      	ldrb	r3, [r2, r3]
 800c7fa:	4619      	mov	r1, r3
 800c7fc:	6878      	ldr	r0, [r7, #4]
 800c7fe:	f001 fa68 	bl	800dcd2 <USBD_LL_CloseEP>
    pdev->ep_out[CDC_OUT_EP[i] & 0xFU].is_used = 0U;
 800c802:	7bfb      	ldrb	r3, [r7, #15]
 800c804:	4a22      	ldr	r2, [pc, #136]	@ (800c890 <USBD_CDC_DeInit+0xd8>)
 800c806:	5cd3      	ldrb	r3, [r2, r3]
 800c808:	f003 020f 	and.w	r2, r3, #15
 800c80c:	6879      	ldr	r1, [r7, #4]
 800c80e:	4613      	mov	r3, r2
 800c810:	009b      	lsls	r3, r3, #2
 800c812:	4413      	add	r3, r2
 800c814:	009b      	lsls	r3, r3, #2
 800c816:	440b      	add	r3, r1
 800c818:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c81c:	2200      	movs	r2, #0
 800c81e:	801a      	strh	r2, [r3, #0]

    /* Close Command IN EP */
    (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP[i]);
 800c820:	7bfb      	ldrb	r3, [r7, #15]
 800c822:	4a1c      	ldr	r2, [pc, #112]	@ (800c894 <USBD_CDC_DeInit+0xdc>)
 800c824:	5cd3      	ldrb	r3, [r2, r3]
 800c826:	4619      	mov	r1, r3
 800c828:	6878      	ldr	r0, [r7, #4]
 800c82a:	f001 fa52 	bl	800dcd2 <USBD_LL_CloseEP>
    pdev->ep_in[CDC_CMD_EP[i] & 0xFU].is_used = 0U;
 800c82e:	7bfb      	ldrb	r3, [r7, #15]
 800c830:	4a18      	ldr	r2, [pc, #96]	@ (800c894 <USBD_CDC_DeInit+0xdc>)
 800c832:	5cd3      	ldrb	r3, [r2, r3]
 800c834:	f003 020f 	and.w	r2, r3, #15
 800c838:	6879      	ldr	r1, [r7, #4]
 800c83a:	4613      	mov	r3, r2
 800c83c:	009b      	lsls	r3, r3, #2
 800c83e:	4413      	add	r3, r2
 800c840:	009b      	lsls	r3, r3, #2
 800c842:	440b      	add	r3, r1
 800c844:	3324      	adds	r3, #36	@ 0x24
 800c846:	2200      	movs	r2, #0
 800c848:	801a      	strh	r2, [r3, #0]
    pdev->ep_in[CDC_CMD_EP[i] & 0xFU].bInterval = 0U;
 800c84a:	7bfb      	ldrb	r3, [r7, #15]
 800c84c:	4a11      	ldr	r2, [pc, #68]	@ (800c894 <USBD_CDC_DeInit+0xdc>)
 800c84e:	5cd3      	ldrb	r3, [r2, r3]
 800c850:	f003 020f 	and.w	r2, r3, #15
 800c854:	6879      	ldr	r1, [r7, #4]
 800c856:	4613      	mov	r3, r2
 800c858:	009b      	lsls	r3, r3, #2
 800c85a:	4413      	add	r3, r2
 800c85c:	009b      	lsls	r3, r3, #2
 800c85e:	440b      	add	r3, r1
 800c860:	3326      	adds	r3, #38	@ 0x26
 800c862:	2200      	movs	r2, #0
 800c864:	801a      	strh	r2, [r3, #0]

    /* DeInit  physical Interface components */
    ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->DeInit(i);
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c86c:	685b      	ldr	r3, [r3, #4]
 800c86e:	7bfa      	ldrb	r2, [r7, #15]
 800c870:	4610      	mov	r0, r2
 800c872:	4798      	blx	r3
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800c874:	7bfb      	ldrb	r3, [r7, #15]
 800c876:	3301      	adds	r3, #1
 800c878:	73fb      	strb	r3, [r7, #15]
 800c87a:	7bfb      	ldrb	r3, [r7, #15]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d0a4      	beq.n	800c7ca <USBD_CDC_DeInit+0x12>
  }
  return (uint8_t)USBD_OK;
 800c880:	2300      	movs	r3, #0
}
 800c882:	4618      	mov	r0, r3
 800c884:	3710      	adds	r7, #16
 800c886:	46bd      	mov	sp, r7
 800c888:	bd80      	pop	{r7, pc}
 800c88a:	bf00      	nop
 800c88c:	200010f4 	.word	0x200010f4
 800c890:	200010f8 	.word	0x200010f8
 800c894:	200010fc 	.word	0x200010fc

0800c898 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c898:	b590      	push	{r4, r7, lr}
 800c89a:	b087      	sub	sp, #28
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	6078      	str	r0, [r7, #4]
 800c8a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c8a6:	2300      	movs	r3, #0
 800c8a8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c8ae:	2300      	movs	r3, #0
 800c8b0:	75fb      	strb	r3, [r7, #23]

  uint8_t windex_to_ch = 0;
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	75bb      	strb	r3, [r7, #22]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	757b      	strb	r3, [r7, #21]
 800c8ba:	e015      	b.n	800c8e8 <USBD_CDC_Setup+0x50>
  {
    if (LOBYTE(req->wIndex) == CDC_CMD_ITF_NBR[i] || LOBYTE(req->wIndex) == CDC_COM_ITF_NBR[i])
 800c8bc:	683b      	ldr	r3, [r7, #0]
 800c8be:	889b      	ldrh	r3, [r3, #4]
 800c8c0:	b2da      	uxtb	r2, r3
 800c8c2:	7d7b      	ldrb	r3, [r7, #21]
 800c8c4:	496d      	ldr	r1, [pc, #436]	@ (800ca7c <USBD_CDC_Setup+0x1e4>)
 800c8c6:	5ccb      	ldrb	r3, [r1, r3]
 800c8c8:	429a      	cmp	r2, r3
 800c8ca:	d007      	beq.n	800c8dc <USBD_CDC_Setup+0x44>
 800c8cc:	683b      	ldr	r3, [r7, #0]
 800c8ce:	889b      	ldrh	r3, [r3, #4]
 800c8d0:	b2da      	uxtb	r2, r3
 800c8d2:	7d7b      	ldrb	r3, [r7, #21]
 800c8d4:	496a      	ldr	r1, [pc, #424]	@ (800ca80 <USBD_CDC_Setup+0x1e8>)
 800c8d6:	5ccb      	ldrb	r3, [r1, r3]
 800c8d8:	429a      	cmp	r2, r3
 800c8da:	d102      	bne.n	800c8e2 <USBD_CDC_Setup+0x4a>
    {
      windex_to_ch = i;
 800c8dc:	7d7b      	ldrb	r3, [r7, #21]
 800c8de:	75bb      	strb	r3, [r7, #22]
      break;
 800c8e0:	e005      	b.n	800c8ee <USBD_CDC_Setup+0x56>
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800c8e2:	7d7b      	ldrb	r3, [r7, #21]
 800c8e4:	3301      	adds	r3, #1
 800c8e6:	757b      	strb	r3, [r7, #21]
 800c8e8:	7d7b      	ldrb	r3, [r7, #21]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d0e6      	beq.n	800c8bc <USBD_CDC_Setup+0x24>
    }
  }

  hcdc = &CDC_ACM_Class_Data[windex_to_ch];
 800c8ee:	7dbb      	ldrb	r3, [r7, #22]
 800c8f0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800c8f4:	fb02 f303 	mul.w	r3, r2, r3
 800c8f8:	4a62      	ldr	r2, [pc, #392]	@ (800ca84 <USBD_CDC_Setup+0x1ec>)
 800c8fa:	4413      	add	r3, r2
 800c8fc:	613b      	str	r3, [r7, #16]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c8fe:	683b      	ldr	r3, [r7, #0]
 800c900:	781b      	ldrb	r3, [r3, #0]
 800c902:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c906:	2b00      	cmp	r3, #0
 800c908:	d04a      	beq.n	800c9a0 <USBD_CDC_Setup+0x108>
 800c90a:	2b20      	cmp	r3, #32
 800c90c:	f040 80aa 	bne.w	800ca64 <USBD_CDC_Setup+0x1cc>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800c910:	683b      	ldr	r3, [r7, #0]
 800c912:	88db      	ldrh	r3, [r3, #6]
 800c914:	2b00      	cmp	r3, #0
 800c916:	d038      	beq.n	800c98a <USBD_CDC_Setup+0xf2>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800c918:	683b      	ldr	r3, [r7, #0]
 800c91a:	781b      	ldrb	r3, [r3, #0]
 800c91c:	b25b      	sxtb	r3, r3
 800c91e:	2b00      	cmp	r3, #0
 800c920:	da1d      	bge.n	800c95e <USBD_CDC_Setup+0xc6>
      {
        ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Control(windex_to_ch, req->bRequest, (uint8_t *)hcdc->data[windex_to_ch], req->wLength);
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c928:	689c      	ldr	r4, [r3, #8]
 800c92a:	683b      	ldr	r3, [r7, #0]
 800c92c:	7859      	ldrb	r1, [r3, #1]
 800c92e:	7dbb      	ldrb	r3, [r7, #22]
 800c930:	025b      	lsls	r3, r3, #9
 800c932:	693a      	ldr	r2, [r7, #16]
 800c934:	441a      	add	r2, r3
 800c936:	683b      	ldr	r3, [r7, #0]
 800c938:	88db      	ldrh	r3, [r3, #6]
 800c93a:	7db8      	ldrb	r0, [r7, #22]
 800c93c:	47a0      	blx	r4

        len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	88db      	ldrh	r3, [r3, #6]
 800c942:	2b07      	cmp	r3, #7
 800c944:	bf28      	it	cs
 800c946:	2307      	movcs	r3, #7
 800c948:	81fb      	strh	r3, [r7, #14]
        (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data[windex_to_ch], len);
 800c94a:	7dbb      	ldrb	r3, [r7, #22]
 800c94c:	025b      	lsls	r3, r3, #9
 800c94e:	693a      	ldr	r2, [r7, #16]
 800c950:	4413      	add	r3, r2
 800c952:	89fa      	ldrh	r2, [r7, #14]
 800c954:	4619      	mov	r1, r3
 800c956:	6878      	ldr	r0, [r7, #4]
 800c958:	f002 fcfd 	bl	800f356 <USBD_CtlSendData>
    }
    else
    {
      ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Control(windex_to_ch, req->bRequest, (uint8_t *)req, 0U);
    }
    break;
 800c95c:	e089      	b.n	800ca72 <USBD_CDC_Setup+0x1da>
        hcdc->CmdOpCode = req->bRequest;
 800c95e:	683b      	ldr	r3, [r7, #0]
 800c960:	785a      	ldrb	r2, [r3, #1]
 800c962:	693b      	ldr	r3, [r7, #16]
 800c964:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800c968:	683b      	ldr	r3, [r7, #0]
 800c96a:	88db      	ldrh	r3, [r3, #6]
 800c96c:	b2da      	uxtb	r2, r3
 800c96e:	693b      	ldr	r3, [r7, #16]
 800c970:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data[windex_to_ch], req->wLength);
 800c974:	7dbb      	ldrb	r3, [r7, #22]
 800c976:	025b      	lsls	r3, r3, #9
 800c978:	693a      	ldr	r2, [r7, #16]
 800c97a:	18d1      	adds	r1, r2, r3
 800c97c:	683b      	ldr	r3, [r7, #0]
 800c97e:	88db      	ldrh	r3, [r3, #6]
 800c980:	461a      	mov	r2, r3
 800c982:	6878      	ldr	r0, [r7, #4]
 800c984:	f002 fd13 	bl	800f3ae <USBD_CtlPrepareRx>
    break;
 800c988:	e073      	b.n	800ca72 <USBD_CDC_Setup+0x1da>
      ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Control(windex_to_ch, req->bRequest, (uint8_t *)req, 0U);
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c990:	689c      	ldr	r4, [r3, #8]
 800c992:	683b      	ldr	r3, [r7, #0]
 800c994:	7859      	ldrb	r1, [r3, #1]
 800c996:	7db8      	ldrb	r0, [r7, #22]
 800c998:	2300      	movs	r3, #0
 800c99a:	683a      	ldr	r2, [r7, #0]
 800c99c:	47a0      	blx	r4
    break;
 800c99e:	e068      	b.n	800ca72 <USBD_CDC_Setup+0x1da>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800c9a0:	683b      	ldr	r3, [r7, #0]
 800c9a2:	785b      	ldrb	r3, [r3, #1]
 800c9a4:	2b0b      	cmp	r3, #11
 800c9a6:	d852      	bhi.n	800ca4e <USBD_CDC_Setup+0x1b6>
 800c9a8:	a201      	add	r2, pc, #4	@ (adr r2, 800c9b0 <USBD_CDC_Setup+0x118>)
 800c9aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9ae:	bf00      	nop
 800c9b0:	0800c9e1 	.word	0x0800c9e1
 800c9b4:	0800ca5d 	.word	0x0800ca5d
 800c9b8:	0800ca4f 	.word	0x0800ca4f
 800c9bc:	0800ca4f 	.word	0x0800ca4f
 800c9c0:	0800ca4f 	.word	0x0800ca4f
 800c9c4:	0800ca4f 	.word	0x0800ca4f
 800c9c8:	0800ca4f 	.word	0x0800ca4f
 800c9cc:	0800ca4f 	.word	0x0800ca4f
 800c9d0:	0800ca4f 	.word	0x0800ca4f
 800c9d4:	0800ca4f 	.word	0x0800ca4f
 800c9d8:	0800ca0b 	.word	0x0800ca0b
 800c9dc:	0800ca35 	.word	0x0800ca35
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c9e6:	b2db      	uxtb	r3, r3
 800c9e8:	2b03      	cmp	r3, #3
 800c9ea:	d107      	bne.n	800c9fc <USBD_CDC_Setup+0x164>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c9ec:	f107 030a 	add.w	r3, r7, #10
 800c9f0:	2202      	movs	r2, #2
 800c9f2:	4619      	mov	r1, r3
 800c9f4:	6878      	ldr	r0, [r7, #4]
 800c9f6:	f002 fcae 	bl	800f356 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800c9fa:	e032      	b.n	800ca62 <USBD_CDC_Setup+0x1ca>
        USBD_CtlError(pdev, req);
 800c9fc:	6839      	ldr	r1, [r7, #0]
 800c9fe:	6878      	ldr	r0, [r7, #4]
 800ca00:	f002 fb28 	bl	800f054 <USBD_CtlError>
        ret = USBD_FAIL;
 800ca04:	2303      	movs	r3, #3
 800ca06:	75fb      	strb	r3, [r7, #23]
      break;
 800ca08:	e02b      	b.n	800ca62 <USBD_CDC_Setup+0x1ca>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca10:	b2db      	uxtb	r3, r3
 800ca12:	2b03      	cmp	r3, #3
 800ca14:	d107      	bne.n	800ca26 <USBD_CDC_Setup+0x18e>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ca16:	f107 030d 	add.w	r3, r7, #13
 800ca1a:	2201      	movs	r2, #1
 800ca1c:	4619      	mov	r1, r3
 800ca1e:	6878      	ldr	r0, [r7, #4]
 800ca20:	f002 fc99 	bl	800f356 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800ca24:	e01d      	b.n	800ca62 <USBD_CDC_Setup+0x1ca>
        USBD_CtlError(pdev, req);
 800ca26:	6839      	ldr	r1, [r7, #0]
 800ca28:	6878      	ldr	r0, [r7, #4]
 800ca2a:	f002 fb13 	bl	800f054 <USBD_CtlError>
        ret = USBD_FAIL;
 800ca2e:	2303      	movs	r3, #3
 800ca30:	75fb      	strb	r3, [r7, #23]
      break;
 800ca32:	e016      	b.n	800ca62 <USBD_CDC_Setup+0x1ca>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca3a:	b2db      	uxtb	r3, r3
 800ca3c:	2b03      	cmp	r3, #3
 800ca3e:	d00f      	beq.n	800ca60 <USBD_CDC_Setup+0x1c8>
      {
        USBD_CtlError(pdev, req);
 800ca40:	6839      	ldr	r1, [r7, #0]
 800ca42:	6878      	ldr	r0, [r7, #4]
 800ca44:	f002 fb06 	bl	800f054 <USBD_CtlError>
        ret = USBD_FAIL;
 800ca48:	2303      	movs	r3, #3
 800ca4a:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800ca4c:	e008      	b.n	800ca60 <USBD_CDC_Setup+0x1c8>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800ca4e:	6839      	ldr	r1, [r7, #0]
 800ca50:	6878      	ldr	r0, [r7, #4]
 800ca52:	f002 faff 	bl	800f054 <USBD_CtlError>
      ret = USBD_FAIL;
 800ca56:	2303      	movs	r3, #3
 800ca58:	75fb      	strb	r3, [r7, #23]
      break;
 800ca5a:	e002      	b.n	800ca62 <USBD_CDC_Setup+0x1ca>
      break;
 800ca5c:	bf00      	nop
 800ca5e:	e008      	b.n	800ca72 <USBD_CDC_Setup+0x1da>
      break;
 800ca60:	bf00      	nop
    }
    break;
 800ca62:	e006      	b.n	800ca72 <USBD_CDC_Setup+0x1da>

  default:
    USBD_CtlError(pdev, req);
 800ca64:	6839      	ldr	r1, [r7, #0]
 800ca66:	6878      	ldr	r0, [r7, #4]
 800ca68:	f002 faf4 	bl	800f054 <USBD_CtlError>
    ret = USBD_FAIL;
 800ca6c:	2303      	movs	r3, #3
 800ca6e:	75fb      	strb	r3, [r7, #23]
    break;
 800ca70:	bf00      	nop
  }

  return (uint8_t)ret;
 800ca72:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca74:	4618      	mov	r0, r3
 800ca76:	371c      	adds	r7, #28
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	bd90      	pop	{r4, r7, pc}
 800ca7c:	20001100 	.word	0x20001100
 800ca80:	20001104 	.word	0x20001104
 800ca84:	2000110c 	.word	0x2000110c

0800ca88 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ca88:	b590      	push	{r4, r7, lr}
 800ca8a:	b087      	sub	sp, #28
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	6078      	str	r0, [r7, #4]
 800ca90:	460b      	mov	r3, r1
 800ca92:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800ca94:	2300      	movs	r3, #0
 800ca96:	613b      	str	r3, [r7, #16]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800ca9e:	60fb      	str	r3, [r7, #12]
  uint8_t ep_to_ch = 0;
 800caa0:	2300      	movs	r3, #0
 800caa2:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800caa4:	2300      	movs	r3, #0
 800caa6:	75bb      	strb	r3, [r7, #22]
 800caa8:	e00d      	b.n	800cac6 <USBD_CDC_DataIn+0x3e>
  {
    if (epnum == (CDC_IN_EP[i] & 0x0F))
 800caaa:	78fa      	ldrb	r2, [r7, #3]
 800caac:	7dbb      	ldrb	r3, [r7, #22]
 800caae:	4934      	ldr	r1, [pc, #208]	@ (800cb80 <USBD_CDC_DataIn+0xf8>)
 800cab0:	5ccb      	ldrb	r3, [r1, r3]
 800cab2:	f003 030f 	and.w	r3, r3, #15
 800cab6:	429a      	cmp	r2, r3
 800cab8:	d102      	bne.n	800cac0 <USBD_CDC_DataIn+0x38>
    {
      ep_to_ch = i;
 800caba:	7dbb      	ldrb	r3, [r7, #22]
 800cabc:	75fb      	strb	r3, [r7, #23]
      break;
 800cabe:	e005      	b.n	800cacc <USBD_CDC_DataIn+0x44>
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cac0:	7dbb      	ldrb	r3, [r7, #22]
 800cac2:	3301      	adds	r3, #1
 800cac4:	75bb      	strb	r3, [r7, #22]
 800cac6:	7dbb      	ldrb	r3, [r7, #22]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d0ee      	beq.n	800caaa <USBD_CDC_DataIn+0x22>
    }
  }

  hcdc = &CDC_ACM_Class_Data[ep_to_ch];
 800cacc:	7dfb      	ldrb	r3, [r7, #23]
 800cace:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cad2:	fb02 f303 	mul.w	r3, r2, r3
 800cad6:	4a2b      	ldr	r2, [pc, #172]	@ (800cb84 <USBD_CDC_DataIn+0xfc>)
 800cad8:	4413      	add	r3, r2
 800cada:	613b      	str	r3, [r7, #16]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800cadc:	78fa      	ldrb	r2, [r7, #3]
 800cade:	6879      	ldr	r1, [r7, #4]
 800cae0:	4613      	mov	r3, r2
 800cae2:	009b      	lsls	r3, r3, #2
 800cae4:	4413      	add	r3, r2
 800cae6:	009b      	lsls	r3, r3, #2
 800cae8:	440b      	add	r3, r1
 800caea:	3318      	adds	r3, #24
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d029      	beq.n	800cb46 <USBD_CDC_DataIn+0xbe>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800caf2:	78fa      	ldrb	r2, [r7, #3]
 800caf4:	6879      	ldr	r1, [r7, #4]
 800caf6:	4613      	mov	r3, r2
 800caf8:	009b      	lsls	r3, r3, #2
 800cafa:	4413      	add	r3, r2
 800cafc:	009b      	lsls	r3, r3, #2
 800cafe:	440b      	add	r3, r1
 800cb00:	3318      	adds	r3, #24
 800cb02:	681a      	ldr	r2, [r3, #0]
 800cb04:	78f9      	ldrb	r1, [r7, #3]
 800cb06:	68f8      	ldr	r0, [r7, #12]
 800cb08:	460b      	mov	r3, r1
 800cb0a:	00db      	lsls	r3, r3, #3
 800cb0c:	440b      	add	r3, r1
 800cb0e:	009b      	lsls	r3, r3, #2
 800cb10:	4403      	add	r3, r0
 800cb12:	3348      	adds	r3, #72	@ 0x48
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	fbb2 f1f3 	udiv	r1, r2, r3
 800cb1a:	fb01 f303 	mul.w	r3, r1, r3
 800cb1e:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d110      	bne.n	800cb46 <USBD_CDC_DataIn+0xbe>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800cb24:	78fa      	ldrb	r2, [r7, #3]
 800cb26:	6879      	ldr	r1, [r7, #4]
 800cb28:	4613      	mov	r3, r2
 800cb2a:	009b      	lsls	r3, r3, #2
 800cb2c:	4413      	add	r3, r2
 800cb2e:	009b      	lsls	r3, r3, #2
 800cb30:	440b      	add	r3, r1
 800cb32:	3318      	adds	r3, #24
 800cb34:	2200      	movs	r2, #0
 800cb36:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800cb38:	78f9      	ldrb	r1, [r7, #3]
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	6878      	ldr	r0, [r7, #4]
 800cb40:	f001 f96f 	bl	800de22 <USBD_LL_Transmit>
 800cb44:	e016      	b.n	800cb74 <USBD_CDC_DataIn+0xec>
  }
  else
  {
    hcdc->TxState = 0U;
 800cb46:	693b      	ldr	r3, [r7, #16]
 800cb48:	2200      	movs	r2, #0
 800cb4a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->TransmitCplt != NULL)
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cb54:	691b      	ldr	r3, [r3, #16]
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d00c      	beq.n	800cb74 <USBD_CDC_DataIn+0xec>
    {
      ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->TransmitCplt(ep_to_ch, hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cb60:	691c      	ldr	r4, [r3, #16]
 800cb62:	693b      	ldr	r3, [r7, #16]
 800cb64:	f8d3 1208 	ldr.w	r1, [r3, #520]	@ 0x208
 800cb68:	693b      	ldr	r3, [r7, #16]
 800cb6a:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800cb6e:	78fb      	ldrb	r3, [r7, #3]
 800cb70:	7df8      	ldrb	r0, [r7, #23]
 800cb72:	47a0      	blx	r4
    }
  }

  return (uint8_t)USBD_OK;
 800cb74:	2300      	movs	r3, #0
}
 800cb76:	4618      	mov	r0, r3
 800cb78:	371c      	adds	r7, #28
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	bd90      	pop	{r4, r7, pc}
 800cb7e:	bf00      	nop
 800cb80:	200010f4 	.word	0x200010f4
 800cb84:	2000110c 	.word	0x2000110c

0800cb88 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b084      	sub	sp, #16
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]
 800cb90:	460b      	mov	r3, r1
 800cb92:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cb94:	2300      	movs	r3, #0
 800cb96:	60bb      	str	r3, [r7, #8]
  uint8_t ep_to_ch = 0;
 800cb98:	2300      	movs	r3, #0
 800cb9a:	73fb      	strb	r3, [r7, #15]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	73bb      	strb	r3, [r7, #14]
 800cba0:	e00b      	b.n	800cbba <USBD_CDC_DataOut+0x32>
  {
    if (epnum == CDC_OUT_EP[i])
 800cba2:	7bbb      	ldrb	r3, [r7, #14]
 800cba4:	4a17      	ldr	r2, [pc, #92]	@ (800cc04 <USBD_CDC_DataOut+0x7c>)
 800cba6:	5cd3      	ldrb	r3, [r2, r3]
 800cba8:	78fa      	ldrb	r2, [r7, #3]
 800cbaa:	429a      	cmp	r2, r3
 800cbac:	d102      	bne.n	800cbb4 <USBD_CDC_DataOut+0x2c>
    {
      ep_to_ch = i;
 800cbae:	7bbb      	ldrb	r3, [r7, #14]
 800cbb0:	73fb      	strb	r3, [r7, #15]
      break;
 800cbb2:	e005      	b.n	800cbc0 <USBD_CDC_DataOut+0x38>
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cbb4:	7bbb      	ldrb	r3, [r7, #14]
 800cbb6:	3301      	adds	r3, #1
 800cbb8:	73bb      	strb	r3, [r7, #14]
 800cbba:	7bbb      	ldrb	r3, [r7, #14]
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d0f0      	beq.n	800cba2 <USBD_CDC_DataOut+0x1a>
    }
  }

  hcdc = &CDC_ACM_Class_Data[ep_to_ch];
 800cbc0:	7bfb      	ldrb	r3, [r7, #15]
 800cbc2:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cbc6:	fb02 f303 	mul.w	r3, r2, r3
 800cbca:	4a0f      	ldr	r2, [pc, #60]	@ (800cc08 <USBD_CDC_DataOut+0x80>)
 800cbcc:	4413      	add	r3, r2
 800cbce:	60bb      	str	r3, [r7, #8]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800cbd0:	78fb      	ldrb	r3, [r7, #3]
 800cbd2:	4619      	mov	r1, r3
 800cbd4:	6878      	ldr	r0, [r7, #4]
 800cbd6:	f001 f966 	bl	800dea6 <USBD_LL_GetRxDataSize>
 800cbda:	4602      	mov	r2, r0
 800cbdc:	68bb      	ldr	r3, [r7, #8]
 800cbde:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Receive(ep_to_ch, hcdc->RxBuffer, &hcdc->RxLength);
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cbe8:	68db      	ldr	r3, [r3, #12]
 800cbea:	68ba      	ldr	r2, [r7, #8]
 800cbec:	f8d2 1204 	ldr.w	r1, [r2, #516]	@ 0x204
 800cbf0:	68ba      	ldr	r2, [r7, #8]
 800cbf2:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800cbf6:	7bf8      	ldrb	r0, [r7, #15]
 800cbf8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800cbfa:	2300      	movs	r3, #0
}
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	3710      	adds	r7, #16
 800cc00:	46bd      	mov	sp, r7
 800cc02:	bd80      	pop	{r7, pc}
 800cc04:	200010f8 	.word	0x200010f8
 800cc08:	2000110c 	.word	0x2000110c

0800cc0c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800cc0c:	b590      	push	{r4, r7, lr}
 800cc0e:	b085      	sub	sp, #20
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cc14:	2300      	movs	r3, #0
 800cc16:	60bb      	str	r3, [r7, #8]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cc18:	2300      	movs	r3, #0
 800cc1a:	73fb      	strb	r3, [r7, #15]
 800cc1c:	e02d      	b.n	800cc7a <USBD_CDC_EP0_RxReady+0x6e>
  {
    hcdc = &CDC_ACM_Class_Data[i];
 800cc1e:	7bfb      	ldrb	r3, [r7, #15]
 800cc20:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cc24:	fb02 f303 	mul.w	r3, r2, r3
 800cc28:	4a18      	ldr	r2, [pc, #96]	@ (800cc8c <USBD_CDC_EP0_RxReady+0x80>)
 800cc2a:	4413      	add	r3, r2
 800cc2c:	60bb      	str	r3, [r7, #8]

    if (hcdc == NULL)
 800cc2e:	68bb      	ldr	r3, [r7, #8]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d101      	bne.n	800cc38 <USBD_CDC_EP0_RxReady+0x2c>
    {
      return (uint8_t)USBD_FAIL;
 800cc34:	2303      	movs	r3, #3
 800cc36:	e024      	b.n	800cc82 <USBD_CDC_EP0_RxReady+0x76>
    }

    if ((pdev->pUserData_CDC_ACM != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d018      	beq.n	800cc74 <USBD_CDC_EP0_RxReady+0x68>
 800cc42:	68bb      	ldr	r3, [r7, #8]
 800cc44:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800cc48:	2bff      	cmp	r3, #255	@ 0xff
 800cc4a:	d013      	beq.n	800cc74 <USBD_CDC_EP0_RxReady+0x68>
    {
      ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Control(i, hcdc->CmdOpCode, (uint8_t *)hcdc->data[i], (uint16_t)hcdc->CmdLength);
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cc52:	689c      	ldr	r4, [r3, #8]
 800cc54:	68bb      	ldr	r3, [r7, #8]
 800cc56:	f893 1200 	ldrb.w	r1, [r3, #512]	@ 0x200
 800cc5a:	7bfb      	ldrb	r3, [r7, #15]
 800cc5c:	025b      	lsls	r3, r3, #9
 800cc5e:	68ba      	ldr	r2, [r7, #8]
 800cc60:	441a      	add	r2, r3
 800cc62:	68bb      	ldr	r3, [r7, #8]
 800cc64:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800cc68:	7bf8      	ldrb	r0, [r7, #15]
 800cc6a:	47a0      	blx	r4
      hcdc->CmdOpCode = 0xFFU;
 800cc6c:	68bb      	ldr	r3, [r7, #8]
 800cc6e:	22ff      	movs	r2, #255	@ 0xff
 800cc70:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cc74:	7bfb      	ldrb	r3, [r7, #15]
 800cc76:	3301      	adds	r3, #1
 800cc78:	73fb      	strb	r3, [r7, #15]
 800cc7a:	7bfb      	ldrb	r3, [r7, #15]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d0ce      	beq.n	800cc1e <USBD_CDC_EP0_RxReady+0x12>
    }
  }

  return (uint8_t)USBD_OK;
 800cc80:	2300      	movs	r3, #0
}
 800cc82:	4618      	mov	r0, r3
 800cc84:	3714      	adds	r7, #20
 800cc86:	46bd      	mov	sp, r7
 800cc88:	bd90      	pop	{r4, r7, pc}
 800cc8a:	bf00      	nop
 800cc8c:	2000110c 	.word	0x2000110c

0800cc90 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800cc90:	b480      	push	{r7}
 800cc92:	b083      	sub	sp, #12
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	224b      	movs	r2, #75	@ 0x4b
 800cc9c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800cc9e:	4b03      	ldr	r3, [pc, #12]	@ (800ccac <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800cca0:	4618      	mov	r0, r3
 800cca2:	370c      	adds	r7, #12
 800cca4:	46bd      	mov	sp, r7
 800cca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccaa:	4770      	bx	lr
 800ccac:	200002d0 	.word	0x200002d0

0800ccb0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ccb0:	b480      	push	{r7}
 800ccb2:	b083      	sub	sp, #12
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	224b      	movs	r2, #75	@ 0x4b
 800ccbc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800ccbe:	4b03      	ldr	r3, [pc, #12]	@ (800cccc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	370c      	adds	r7, #12
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccca:	4770      	bx	lr
 800cccc:	20000284 	.word	0x20000284

0800ccd0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ccd0:	b480      	push	{r7}
 800ccd2:	b083      	sub	sp, #12
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	224b      	movs	r2, #75	@ 0x4b
 800ccdc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800ccde:	4b03      	ldr	r3, [pc, #12]	@ (800ccec <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800cce0:	4618      	mov	r0, r3
 800cce2:	370c      	adds	r7, #12
 800cce4:	46bd      	mov	sp, r7
 800cce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccea:	4770      	bx	lr
 800ccec:	200002d0 	.word	0x200002d0

0800ccf0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ccf0:	b480      	push	{r7}
 800ccf2:	b083      	sub	sp, #12
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	220a      	movs	r2, #10
 800ccfc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ccfe:	4b03      	ldr	r3, [pc, #12]	@ (800cd0c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800cd00:	4618      	mov	r0, r3
 800cd02:	370c      	adds	r7, #12
 800cd04:	46bd      	mov	sp, r7
 800cd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd0a:	4770      	bx	lr
 800cd0c:	2000023c 	.word	0x2000023c

0800cd10 <USBD_CDC_ACM_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_ACM_RegisterInterface(USBD_HandleTypeDef *pdev,
                                       USBD_CDC_ACM_ItfTypeDef *fops)
{
 800cd10:	b480      	push	{r7}
 800cd12:	b083      	sub	sp, #12
 800cd14:	af00      	add	r7, sp, #0
 800cd16:	6078      	str	r0, [r7, #4]
 800cd18:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800cd1a:	683b      	ldr	r3, [r7, #0]
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d101      	bne.n	800cd24 <USBD_CDC_ACM_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800cd20:	2303      	movs	r3, #3
 800cd22:	e004      	b.n	800cd2e <USBD_CDC_ACM_RegisterInterface+0x1e>
  }

  pdev->pUserData_CDC_ACM = fops;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	683a      	ldr	r2, [r7, #0]
 800cd28:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  return (uint8_t)USBD_OK;
 800cd2c:	2300      	movs	r3, #0
}
 800cd2e:	4618      	mov	r0, r3
 800cd30:	370c      	adds	r7, #12
 800cd32:	46bd      	mov	sp, r7
 800cd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd38:	4770      	bx	lr
	...

0800cd3c <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(uint8_t ch, USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800cd3c:	b480      	push	{r7}
 800cd3e:	b087      	sub	sp, #28
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	60b9      	str	r1, [r7, #8]
 800cd44:	607a      	str	r2, [r7, #4]
 800cd46:	603b      	str	r3, [r7, #0]
 800cd48:	4603      	mov	r3, r0
 800cd4a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	617b      	str	r3, [r7, #20]

  hcdc = &CDC_ACM_Class_Data[ch];
 800cd50:	7bfb      	ldrb	r3, [r7, #15]
 800cd52:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cd56:	fb02 f303 	mul.w	r3, r2, r3
 800cd5a:	4a09      	ldr	r2, [pc, #36]	@ (800cd80 <USBD_CDC_SetTxBuffer+0x44>)
 800cd5c:	4413      	add	r3, r2
 800cd5e:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800cd60:	697b      	ldr	r3, [r7, #20]
 800cd62:	687a      	ldr	r2, [r7, #4]
 800cd64:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800cd68:	697b      	ldr	r3, [r7, #20]
 800cd6a:	683a      	ldr	r2, [r7, #0]
 800cd6c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800cd70:	2300      	movs	r3, #0
}
 800cd72:	4618      	mov	r0, r3
 800cd74:	371c      	adds	r7, #28
 800cd76:	46bd      	mov	sp, r7
 800cd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7c:	4770      	bx	lr
 800cd7e:	bf00      	nop
 800cd80:	2000110c 	.word	0x2000110c

0800cd84 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(uint8_t ch, USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800cd84:	b480      	push	{r7}
 800cd86:	b087      	sub	sp, #28
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	60b9      	str	r1, [r7, #8]
 800cd8e:	607a      	str	r2, [r7, #4]
 800cd90:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cd92:	2300      	movs	r3, #0
 800cd94:	617b      	str	r3, [r7, #20]

  hcdc = &CDC_ACM_Class_Data[ch];
 800cd96:	7bfb      	ldrb	r3, [r7, #15]
 800cd98:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cd9c:	fb02 f303 	mul.w	r3, r2, r3
 800cda0:	4a06      	ldr	r2, [pc, #24]	@ (800cdbc <USBD_CDC_SetRxBuffer+0x38>)
 800cda2:	4413      	add	r3, r2
 800cda4:	617b      	str	r3, [r7, #20]

  hcdc->RxBuffer = pbuff;
 800cda6:	697b      	ldr	r3, [r7, #20]
 800cda8:	687a      	ldr	r2, [r7, #4]
 800cdaa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800cdae:	2300      	movs	r3, #0
}
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	371c      	adds	r7, #28
 800cdb4:	46bd      	mov	sp, r7
 800cdb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdba:	4770      	bx	lr
 800cdbc:	2000110c 	.word	0x2000110c

0800cdc0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(uint8_t ch, USBD_HandleTypeDef *pdev)
{
 800cdc0:	b580      	push	{r7, lr}
 800cdc2:	b084      	sub	sp, #16
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	4603      	mov	r3, r0
 800cdc8:	6039      	str	r1, [r7, #0]
 800cdca:	71fb      	strb	r3, [r7, #7]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cdcc:	2300      	movs	r3, #0
 800cdce:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800cdd0:	2301      	movs	r3, #1
 800cdd2:	73fb      	strb	r3, [r7, #15]

  hcdc = &CDC_ACM_Class_Data[ch];
 800cdd4:	79fb      	ldrb	r3, [r7, #7]
 800cdd6:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cdda:	fb02 f303 	mul.w	r3, r2, r3
 800cdde:	4a17      	ldr	r2, [pc, #92]	@ (800ce3c <USBD_CDC_TransmitPacket+0x7c>)
 800cde0:	4413      	add	r3, r2
 800cde2:	60bb      	str	r3, [r7, #8]

  if (hcdc->TxState == 0U)
 800cde4:	68bb      	ldr	r3, [r7, #8]
 800cde6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d121      	bne.n	800ce32 <USBD_CDC_TransmitPacket+0x72>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800cdee:	68bb      	ldr	r3, [r7, #8]
 800cdf0:	2201      	movs	r2, #1
 800cdf2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP[ch] & 0xFU].total_length = hcdc->TxLength;
 800cdf6:	79fb      	ldrb	r3, [r7, #7]
 800cdf8:	4a11      	ldr	r2, [pc, #68]	@ (800ce40 <USBD_CDC_TransmitPacket+0x80>)
 800cdfa:	5cd3      	ldrb	r3, [r2, r3]
 800cdfc:	f003 020f 	and.w	r2, r3, #15
 800ce00:	68bb      	ldr	r3, [r7, #8]
 800ce02:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800ce06:	6838      	ldr	r0, [r7, #0]
 800ce08:	4613      	mov	r3, r2
 800ce0a:	009b      	lsls	r3, r3, #2
 800ce0c:	4413      	add	r3, r2
 800ce0e:	009b      	lsls	r3, r3, #2
 800ce10:	4403      	add	r3, r0
 800ce12:	3318      	adds	r3, #24
 800ce14:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP[ch], hcdc->TxBuffer, hcdc->TxLength);
 800ce16:	79fb      	ldrb	r3, [r7, #7]
 800ce18:	4a09      	ldr	r2, [pc, #36]	@ (800ce40 <USBD_CDC_TransmitPacket+0x80>)
 800ce1a:	5cd1      	ldrb	r1, [r2, r3]
 800ce1c:	68bb      	ldr	r3, [r7, #8]
 800ce1e:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800ce22:	68bb      	ldr	r3, [r7, #8]
 800ce24:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800ce28:	6838      	ldr	r0, [r7, #0]
 800ce2a:	f000 fffa 	bl	800de22 <USBD_LL_Transmit>

    ret = USBD_OK;
 800ce2e:	2300      	movs	r3, #0
 800ce30:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800ce32:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce34:	4618      	mov	r0, r3
 800ce36:	3710      	adds	r7, #16
 800ce38:	46bd      	mov	sp, r7
 800ce3a:	bd80      	pop	{r7, pc}
 800ce3c:	2000110c 	.word	0x2000110c
 800ce40:	200010f4 	.word	0x200010f4

0800ce44 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(uint8_t ch, USBD_HandleTypeDef *pdev)
{
 800ce44:	b580      	push	{r7, lr}
 800ce46:	b084      	sub	sp, #16
 800ce48:	af00      	add	r7, sp, #0
 800ce4a:	4603      	mov	r3, r0
 800ce4c:	6039      	str	r1, [r7, #0]
 800ce4e:	71fb      	strb	r3, [r7, #7]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800ce50:	2300      	movs	r3, #0
 800ce52:	60fb      	str	r3, [r7, #12]

  hcdc = &CDC_ACM_Class_Data[ch];
 800ce54:	79fb      	ldrb	r3, [r7, #7]
 800ce56:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800ce5a:	fb02 f303 	mul.w	r3, r2, r3
 800ce5e:	4a11      	ldr	r2, [pc, #68]	@ (800cea4 <USBD_CDC_ReceivePacket+0x60>)
 800ce60:	4413      	add	r3, r2
 800ce62:	60fb      	str	r3, [r7, #12]

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ce64:	683b      	ldr	r3, [r7, #0]
 800ce66:	7c1b      	ldrb	r3, [r3, #16]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d10b      	bne.n	800ce84 <USBD_CDC_ReceivePacket+0x40>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP[ch], hcdc->RxBuffer,
 800ce6c:	79fb      	ldrb	r3, [r7, #7]
 800ce6e:	4a0e      	ldr	r2, [pc, #56]	@ (800cea8 <USBD_CDC_ReceivePacket+0x64>)
 800ce70:	5cd1      	ldrb	r1, [r2, r3]
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ce78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ce7c:	6838      	ldr	r0, [r7, #0]
 800ce7e:	f000 fff1 	bl	800de64 <USBD_LL_PrepareReceive>
 800ce82:	e009      	b.n	800ce98 <USBD_CDC_ReceivePacket+0x54>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP[ch], hcdc->RxBuffer,
 800ce84:	79fb      	ldrb	r3, [r7, #7]
 800ce86:	4a08      	ldr	r2, [pc, #32]	@ (800cea8 <USBD_CDC_ReceivePacket+0x64>)
 800ce88:	5cd1      	ldrb	r1, [r2, r3]
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ce90:	2340      	movs	r3, #64	@ 0x40
 800ce92:	6838      	ldr	r0, [r7, #0]
 800ce94:	f000 ffe6 	bl	800de64 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ce98:	2300      	movs	r3, #0
}
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	3710      	adds	r7, #16
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	bd80      	pop	{r7, pc}
 800cea2:	bf00      	nop
 800cea4:	2000110c 	.word	0x2000110c
 800cea8:	200010f8 	.word	0x200010f8

0800ceac <USBD_Update_CDC_ACM_DESC>:
                              uint8_t com_itf,
                              uint8_t in_ep,
                              uint8_t cmd_ep,
                              uint8_t out_ep,
                              uint8_t str_idx)
{
 800ceac:	b480      	push	{r7}
 800ceae:	b085      	sub	sp, #20
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
 800ceb4:	4608      	mov	r0, r1
 800ceb6:	4611      	mov	r1, r2
 800ceb8:	461a      	mov	r2, r3
 800ceba:	4603      	mov	r3, r0
 800cebc:	70fb      	strb	r3, [r7, #3]
 800cebe:	460b      	mov	r3, r1
 800cec0:	70bb      	strb	r3, [r7, #2]
 800cec2:	4613      	mov	r3, r2
 800cec4:	707b      	strb	r3, [r7, #1]
  desc += 9;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	3309      	adds	r3, #9
 800ceca:	607b      	str	r3, [r7, #4]
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cecc:	2300      	movs	r3, #0
 800cece:	73fb      	strb	r3, [r7, #15]
 800ced0:	e05b      	b.n	800cf8a <USBD_Update_CDC_ACM_DESC+0xde>
  {
    desc[2] = cmd_itf;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	3302      	adds	r3, #2
 800ced6:	78fa      	ldrb	r2, [r7, #3]
 800ced8:	701a      	strb	r2, [r3, #0]
    desc[16] = str_idx;
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	3310      	adds	r3, #16
 800cede:	f897 2020 	ldrb.w	r2, [r7, #32]
 800cee2:	701a      	strb	r2, [r3, #0]
    desc[10] = cmd_itf;
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	330a      	adds	r3, #10
 800cee8:	78fa      	ldrb	r2, [r7, #3]
 800ceea:	701a      	strb	r2, [r3, #0]
    desc[26] = com_itf;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	331a      	adds	r3, #26
 800cef0:	78ba      	ldrb	r2, [r7, #2]
 800cef2:	701a      	strb	r2, [r3, #0]
    desc[34] = cmd_itf;
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	3322      	adds	r3, #34	@ 0x22
 800cef8:	78fa      	ldrb	r2, [r7, #3]
 800cefa:	701a      	strb	r2, [r3, #0]
    desc[35] = com_itf;
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	3323      	adds	r3, #35	@ 0x23
 800cf00:	78ba      	ldrb	r2, [r7, #2]
 800cf02:	701a      	strb	r2, [r3, #0]
    desc[38] = cmd_ep;
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	3326      	adds	r3, #38	@ 0x26
 800cf08:	7e3a      	ldrb	r2, [r7, #24]
 800cf0a:	701a      	strb	r2, [r3, #0]
    desc[45] = com_itf;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	332d      	adds	r3, #45	@ 0x2d
 800cf10:	78ba      	ldrb	r2, [r7, #2]
 800cf12:	701a      	strb	r2, [r3, #0]
    desc[54] = out_ep;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	3336      	adds	r3, #54	@ 0x36
 800cf18:	7f3a      	ldrb	r2, [r7, #28]
 800cf1a:	701a      	strb	r2, [r3, #0]
    desc[61] = in_ep;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	333d      	adds	r3, #61	@ 0x3d
 800cf20:	787a      	ldrb	r2, [r7, #1]
 800cf22:	701a      	strb	r2, [r3, #0]

    desc += 66;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	3342      	adds	r3, #66	@ 0x42
 800cf28:	607b      	str	r3, [r7, #4]
    CDC_IN_EP[i] = in_ep;
 800cf2a:	7bfb      	ldrb	r3, [r7, #15]
 800cf2c:	491c      	ldr	r1, [pc, #112]	@ (800cfa0 <USBD_Update_CDC_ACM_DESC+0xf4>)
 800cf2e:	787a      	ldrb	r2, [r7, #1]
 800cf30:	54ca      	strb	r2, [r1, r3]
    CDC_OUT_EP[i] = out_ep;
 800cf32:	7bfb      	ldrb	r3, [r7, #15]
 800cf34:	491b      	ldr	r1, [pc, #108]	@ (800cfa4 <USBD_Update_CDC_ACM_DESC+0xf8>)
 800cf36:	7f3a      	ldrb	r2, [r7, #28]
 800cf38:	54ca      	strb	r2, [r1, r3]
    CDC_CMD_EP[i] = cmd_ep;
 800cf3a:	7bfb      	ldrb	r3, [r7, #15]
 800cf3c:	491a      	ldr	r1, [pc, #104]	@ (800cfa8 <USBD_Update_CDC_ACM_DESC+0xfc>)
 800cf3e:	7e3a      	ldrb	r2, [r7, #24]
 800cf40:	54ca      	strb	r2, [r1, r3]
    CDC_CMD_ITF_NBR[i] = cmd_itf;
 800cf42:	7bfb      	ldrb	r3, [r7, #15]
 800cf44:	4919      	ldr	r1, [pc, #100]	@ (800cfac <USBD_Update_CDC_ACM_DESC+0x100>)
 800cf46:	78fa      	ldrb	r2, [r7, #3]
 800cf48:	54ca      	strb	r2, [r1, r3]
    CDC_COM_ITF_NBR[i] = com_itf;
 800cf4a:	7bfb      	ldrb	r3, [r7, #15]
 800cf4c:	4918      	ldr	r1, [pc, #96]	@ (800cfb0 <USBD_Update_CDC_ACM_DESC+0x104>)
 800cf4e:	78ba      	ldrb	r2, [r7, #2]
 800cf50:	54ca      	strb	r2, [r1, r3]
    CDC_STR_DESC_IDX[i] = str_idx;
 800cf52:	7bfb      	ldrb	r3, [r7, #15]
 800cf54:	4917      	ldr	r1, [pc, #92]	@ (800cfb4 <USBD_Update_CDC_ACM_DESC+0x108>)
 800cf56:	f897 2020 	ldrb.w	r2, [r7, #32]
 800cf5a:	54ca      	strb	r2, [r1, r3]

    in_ep += 2;
 800cf5c:	787b      	ldrb	r3, [r7, #1]
 800cf5e:	3302      	adds	r3, #2
 800cf60:	707b      	strb	r3, [r7, #1]
    cmd_ep = in_ep + 1;
 800cf62:	787b      	ldrb	r3, [r7, #1]
 800cf64:	3301      	adds	r3, #1
 800cf66:	763b      	strb	r3, [r7, #24]
    out_ep++;
 800cf68:	7f3b      	ldrb	r3, [r7, #28]
 800cf6a:	3301      	adds	r3, #1
 800cf6c:	773b      	strb	r3, [r7, #28]
    str_idx++;
 800cf6e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cf72:	3301      	adds	r3, #1
 800cf74:	f887 3020 	strb.w	r3, [r7, #32]

    cmd_itf += 2;
 800cf78:	78fb      	ldrb	r3, [r7, #3]
 800cf7a:	3302      	adds	r3, #2
 800cf7c:	70fb      	strb	r3, [r7, #3]
    com_itf = cmd_itf + 1;
 800cf7e:	78fb      	ldrb	r3, [r7, #3]
 800cf80:	3301      	adds	r3, #1
 800cf82:	70bb      	strb	r3, [r7, #2]
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cf84:	7bfb      	ldrb	r3, [r7, #15]
 800cf86:	3301      	adds	r3, #1
 800cf88:	73fb      	strb	r3, [r7, #15]
 800cf8a:	7bfb      	ldrb	r3, [r7, #15]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d0a0      	beq.n	800ced2 <USBD_Update_CDC_ACM_DESC+0x26>
  }
}
 800cf90:	bf00      	nop
 800cf92:	bf00      	nop
 800cf94:	3714      	adds	r7, #20
 800cf96:	46bd      	mov	sp, r7
 800cf98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf9c:	4770      	bx	lr
 800cf9e:	bf00      	nop
 800cfa0:	200010f4 	.word	0x200010f4
 800cfa4:	200010f8 	.word	0x200010f8
 800cfa8:	200010fc 	.word	0x200010fc
 800cfac:	20001100 	.word	0x20001100
 800cfb0:	20001104 	.word	0x20001104
 800cfb4:	20001108 	.word	0x20001108

0800cfb8 <CDC_Init>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init(uint8_t cdc_ch)
{
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b082      	sub	sp, #8
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	4603      	mov	r3, r0
 800cfc0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 3 */

  /* ##-1- Set Application Buffers */
  USBD_CDC_SetRxBuffer(cdc_ch, &hUsbDevice, RX_Buffer[cdc_ch]);
 800cfc2:	79fb      	ldrb	r3, [r7, #7]
 800cfc4:	01db      	lsls	r3, r3, #7
 800cfc6:	4a06      	ldr	r2, [pc, #24]	@ (800cfe0 <CDC_Init+0x28>)
 800cfc8:	441a      	add	r2, r3
 800cfca:	79fb      	ldrb	r3, [r7, #7]
 800cfcc:	4905      	ldr	r1, [pc, #20]	@ (800cfe4 <CDC_Init+0x2c>)
 800cfce:	4618      	mov	r0, r3
 800cfd0:	f7ff fed8 	bl	800cd84 <USBD_CDC_SetRxBuffer>
  //  {
  //    /* Starting Error */
  //    Error_Handler();
  //  }

  return (USBD_OK);
 800cfd4:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	3708      	adds	r7, #8
 800cfda:	46bd      	mov	sp, r7
 800cfdc:	bd80      	pop	{r7, pc}
 800cfde:	bf00      	nop
 800cfe0:	20001328 	.word	0x20001328
 800cfe4:	200014c8 	.word	0x200014c8

0800cfe8 <CDC_DeInit>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit(uint8_t cdc_ch)
{
 800cfe8:	b480      	push	{r7}
 800cfea:	b083      	sub	sp, #12
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	4603      	mov	r3, r0
 800cff0:	71fb      	strb	r3, [r7, #7]
  //  if (HAL_UART_DeInit(CDC_CH_To_UART_Handle(cdc_ch)) != HAL_OK)
  //  {
  //    /* Initialization Error */
  //    Error_Handler();
  //  }
  return (USBD_OK);
 800cff2:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800cff4:	4618      	mov	r0, r3
 800cff6:	370c      	adds	r7, #12
 800cff8:	46bd      	mov	sp, r7
 800cffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cffe:	4770      	bx	lr

0800d000 <CDC_Control>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control(uint8_t cdc_ch, uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 800d000:	b580      	push	{r7, lr}
 800d002:	b082      	sub	sp, #8
 800d004:	af00      	add	r7, sp, #0
 800d006:	603a      	str	r2, [r7, #0]
 800d008:	461a      	mov	r2, r3
 800d00a:	4603      	mov	r3, r0
 800d00c:	71fb      	strb	r3, [r7, #7]
 800d00e:	460b      	mov	r3, r1
 800d010:	71bb      	strb	r3, [r7, #6]
 800d012:	4613      	mov	r3, r2
 800d014:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch (cmd)
 800d016:	79bb      	ldrb	r3, [r7, #6]
 800d018:	2b23      	cmp	r3, #35	@ 0x23
 800d01a:	f200 80c3 	bhi.w	800d1a4 <CDC_Control+0x1a4>
 800d01e:	a201      	add	r2, pc, #4	@ (adr r2, 800d024 <CDC_Control+0x24>)
 800d020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d024:	0800d1a5 	.word	0x0800d1a5
 800d028:	0800d1a5 	.word	0x0800d1a5
 800d02c:	0800d1a5 	.word	0x0800d1a5
 800d030:	0800d1a5 	.word	0x0800d1a5
 800d034:	0800d1a5 	.word	0x0800d1a5
 800d038:	0800d1a5 	.word	0x0800d1a5
 800d03c:	0800d1a5 	.word	0x0800d1a5
 800d040:	0800d1a5 	.word	0x0800d1a5
 800d044:	0800d1a5 	.word	0x0800d1a5
 800d048:	0800d1a5 	.word	0x0800d1a5
 800d04c:	0800d1a5 	.word	0x0800d1a5
 800d050:	0800d1a5 	.word	0x0800d1a5
 800d054:	0800d1a5 	.word	0x0800d1a5
 800d058:	0800d1a5 	.word	0x0800d1a5
 800d05c:	0800d1a5 	.word	0x0800d1a5
 800d060:	0800d1a5 	.word	0x0800d1a5
 800d064:	0800d1a5 	.word	0x0800d1a5
 800d068:	0800d1a5 	.word	0x0800d1a5
 800d06c:	0800d1a5 	.word	0x0800d1a5
 800d070:	0800d1a5 	.word	0x0800d1a5
 800d074:	0800d1a5 	.word	0x0800d1a5
 800d078:	0800d1a5 	.word	0x0800d1a5
 800d07c:	0800d1a5 	.word	0x0800d1a5
 800d080:	0800d1a5 	.word	0x0800d1a5
 800d084:	0800d1a5 	.word	0x0800d1a5
 800d088:	0800d1a5 	.word	0x0800d1a5
 800d08c:	0800d1a5 	.word	0x0800d1a5
 800d090:	0800d1a5 	.word	0x0800d1a5
 800d094:	0800d1a5 	.word	0x0800d1a5
 800d098:	0800d1a5 	.word	0x0800d1a5
 800d09c:	0800d1a5 	.word	0x0800d1a5
 800d0a0:	0800d1a5 	.word	0x0800d1a5
 800d0a4:	0800d0b5 	.word	0x0800d0b5
 800d0a8:	0800d12f 	.word	0x0800d12f
 800d0ac:	0800d1a5 	.word	0x0800d1a5
 800d0b0:	0800d1a5 	.word	0x0800d1a5
    /*                                        3 - Mark                             */
    /*                                        4 - Space                            */
    /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
    /*******************************************************************************/
  case CDC_SET_LINE_CODING:
    Line_Coding[cdc_ch].bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	781b      	ldrb	r3, [r3, #0]
 800d0b8:	461a      	mov	r2, r3
 800d0ba:	683b      	ldr	r3, [r7, #0]
 800d0bc:	3301      	adds	r3, #1
 800d0be:	781b      	ldrb	r3, [r3, #0]
 800d0c0:	021b      	lsls	r3, r3, #8
 800d0c2:	431a      	orrs	r2, r3
                                             (pbuf[2] << 16) | (pbuf[3] << 24));
 800d0c4:	683b      	ldr	r3, [r7, #0]
 800d0c6:	3302      	adds	r3, #2
 800d0c8:	781b      	ldrb	r3, [r3, #0]
 800d0ca:	041b      	lsls	r3, r3, #16
    Line_Coding[cdc_ch].bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |
 800d0cc:	431a      	orrs	r2, r3
                                             (pbuf[2] << 16) | (pbuf[3] << 24));
 800d0ce:	683b      	ldr	r3, [r7, #0]
 800d0d0:	3303      	adds	r3, #3
 800d0d2:	781b      	ldrb	r3, [r3, #0]
 800d0d4:	061b      	lsls	r3, r3, #24
 800d0d6:	431a      	orrs	r2, r3
    Line_Coding[cdc_ch].bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |
 800d0d8:	79fb      	ldrb	r3, [r7, #7]
 800d0da:	4611      	mov	r1, r2
 800d0dc:	4a34      	ldr	r2, [pc, #208]	@ (800d1b0 <CDC_Control+0x1b0>)
 800d0de:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    Line_Coding[cdc_ch].format = pbuf[4];
 800d0e2:	79fb      	ldrb	r3, [r7, #7]
 800d0e4:	683a      	ldr	r2, [r7, #0]
 800d0e6:	7911      	ldrb	r1, [r2, #4]
 800d0e8:	4a31      	ldr	r2, [pc, #196]	@ (800d1b0 <CDC_Control+0x1b0>)
 800d0ea:	00db      	lsls	r3, r3, #3
 800d0ec:	4413      	add	r3, r2
 800d0ee:	460a      	mov	r2, r1
 800d0f0:	711a      	strb	r2, [r3, #4]
    Line_Coding[cdc_ch].paritytype = pbuf[5];
 800d0f2:	79fb      	ldrb	r3, [r7, #7]
 800d0f4:	683a      	ldr	r2, [r7, #0]
 800d0f6:	7951      	ldrb	r1, [r2, #5]
 800d0f8:	4a2d      	ldr	r2, [pc, #180]	@ (800d1b0 <CDC_Control+0x1b0>)
 800d0fa:	00db      	lsls	r3, r3, #3
 800d0fc:	4413      	add	r3, r2
 800d0fe:	460a      	mov	r2, r1
 800d100:	715a      	strb	r2, [r3, #5]
    Line_Coding[cdc_ch].datatype = pbuf[6];
 800d102:	79fb      	ldrb	r3, [r7, #7]
 800d104:	683a      	ldr	r2, [r7, #0]
 800d106:	7991      	ldrb	r1, [r2, #6]
 800d108:	4a29      	ldr	r2, [pc, #164]	@ (800d1b0 <CDC_Control+0x1b0>)
 800d10a:	00db      	lsls	r3, r3, #3
 800d10c:	4413      	add	r3, r2
 800d10e:	460a      	mov	r2, r1
 800d110:	719a      	strb	r2, [r3, #6]

    switch (cdc_ch)
 800d112:	79fb      	ldrb	r3, [r7, #7]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d108      	bne.n	800d12a <CDC_Control+0x12a>
    {
    case 0:
      UpDateUart(&huart6, Line_Coding[cdc_ch].bitrate);
 800d118:	79fb      	ldrb	r3, [r7, #7]
 800d11a:	4a25      	ldr	r2, [pc, #148]	@ (800d1b0 <CDC_Control+0x1b0>)
 800d11c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d120:	4619      	mov	r1, r3
 800d122:	4824      	ldr	r0, [pc, #144]	@ (800d1b4 <CDC_Control+0x1b4>)
 800d124:	f7f4 fbec 	bl	8001900 <UpDateUart>
      break;
 800d128:	e000      	b.n	800d12c <CDC_Control+0x12c>
    
    default:
      break;
 800d12a:	bf00      	nop
    }
    // Change_UART_Setting(cdc_ch);
    break;
 800d12c:	e03b      	b.n	800d1a6 <CDC_Control+0x1a6>

  case CDC_GET_LINE_CODING:
    pbuf[0] = (uint8_t)(Line_Coding[cdc_ch].bitrate);
 800d12e:	79fb      	ldrb	r3, [r7, #7]
 800d130:	4a1f      	ldr	r2, [pc, #124]	@ (800d1b0 <CDC_Control+0x1b0>)
 800d132:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d136:	b2da      	uxtb	r2, r3
 800d138:	683b      	ldr	r3, [r7, #0]
 800d13a:	701a      	strb	r2, [r3, #0]
    pbuf[1] = (uint8_t)(Line_Coding[cdc_ch].bitrate >> 8);
 800d13c:	79fb      	ldrb	r3, [r7, #7]
 800d13e:	4a1c      	ldr	r2, [pc, #112]	@ (800d1b0 <CDC_Control+0x1b0>)
 800d140:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d144:	0a1a      	lsrs	r2, r3, #8
 800d146:	683b      	ldr	r3, [r7, #0]
 800d148:	3301      	adds	r3, #1
 800d14a:	b2d2      	uxtb	r2, r2
 800d14c:	701a      	strb	r2, [r3, #0]
    pbuf[2] = (uint8_t)(Line_Coding[cdc_ch].bitrate >> 16);
 800d14e:	79fb      	ldrb	r3, [r7, #7]
 800d150:	4a17      	ldr	r2, [pc, #92]	@ (800d1b0 <CDC_Control+0x1b0>)
 800d152:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d156:	0c1a      	lsrs	r2, r3, #16
 800d158:	683b      	ldr	r3, [r7, #0]
 800d15a:	3302      	adds	r3, #2
 800d15c:	b2d2      	uxtb	r2, r2
 800d15e:	701a      	strb	r2, [r3, #0]
    pbuf[3] = (uint8_t)(Line_Coding[cdc_ch].bitrate >> 24);
 800d160:	79fb      	ldrb	r3, [r7, #7]
 800d162:	4a13      	ldr	r2, [pc, #76]	@ (800d1b0 <CDC_Control+0x1b0>)
 800d164:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d168:	0e1a      	lsrs	r2, r3, #24
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	3303      	adds	r3, #3
 800d16e:	b2d2      	uxtb	r2, r2
 800d170:	701a      	strb	r2, [r3, #0]
    pbuf[4] = Line_Coding[cdc_ch].format;
 800d172:	79fb      	ldrb	r3, [r7, #7]
 800d174:	683a      	ldr	r2, [r7, #0]
 800d176:	3204      	adds	r2, #4
 800d178:	490d      	ldr	r1, [pc, #52]	@ (800d1b0 <CDC_Control+0x1b0>)
 800d17a:	00db      	lsls	r3, r3, #3
 800d17c:	440b      	add	r3, r1
 800d17e:	791b      	ldrb	r3, [r3, #4]
 800d180:	7013      	strb	r3, [r2, #0]
    pbuf[5] = Line_Coding[cdc_ch].paritytype;
 800d182:	79fb      	ldrb	r3, [r7, #7]
 800d184:	683a      	ldr	r2, [r7, #0]
 800d186:	3205      	adds	r2, #5
 800d188:	4909      	ldr	r1, [pc, #36]	@ (800d1b0 <CDC_Control+0x1b0>)
 800d18a:	00db      	lsls	r3, r3, #3
 800d18c:	440b      	add	r3, r1
 800d18e:	795b      	ldrb	r3, [r3, #5]
 800d190:	7013      	strb	r3, [r2, #0]
    pbuf[6] = Line_Coding[cdc_ch].datatype;
 800d192:	79fb      	ldrb	r3, [r7, #7]
 800d194:	683a      	ldr	r2, [r7, #0]
 800d196:	3206      	adds	r2, #6
 800d198:	4905      	ldr	r1, [pc, #20]	@ (800d1b0 <CDC_Control+0x1b0>)
 800d19a:	00db      	lsls	r3, r3, #3
 800d19c:	440b      	add	r3, r1
 800d19e:	799b      	ldrb	r3, [r3, #6]
 800d1a0:	7013      	strb	r3, [r2, #0]
    break;
 800d1a2:	e000      	b.n	800d1a6 <CDC_Control+0x1a6>
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d1a4:	bf00      	nop
  }

  return (USBD_OK);
 800d1a6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d1a8:	4618      	mov	r0, r3
 800d1aa:	3708      	adds	r7, #8
 800d1ac:	46bd      	mov	sp, r7
 800d1ae:	bd80      	pop	{r7, pc}
 800d1b0:	200013a8 	.word	0x200013a8
 800d1b4:	200009e8 	.word	0x200009e8

0800d1b8 <CDC_Receive>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive(uint8_t cdc_ch, uint8_t *Buf, uint32_t *Len)
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b084      	sub	sp, #16
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	4603      	mov	r3, r0
 800d1c0:	60b9      	str	r1, [r7, #8]
 800d1c2:	607a      	str	r2, [r7, #4]
 800d1c4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 6 */
  HAL_UART_Transmit_DMA(&huart6, Buf, *Len); 
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	b29b      	uxth	r3, r3
 800d1cc:	461a      	mov	r2, r3
 800d1ce:	68b9      	ldr	r1, [r7, #8]
 800d1d0:	482e      	ldr	r0, [pc, #184]	@ (800d28c <CDC_Receive+0xd4>)
 800d1d2:	f7fb facf 	bl	8008774 <HAL_UART_Transmit_DMA>
  memset(CMD_BUFFER[CMD_POINTER], ' ' , MAX_DISP_LEN);    // 清屏，所以需要用空格填充
 800d1d6:	4b2e      	ldr	r3, [pc, #184]	@ (800d290 <CDC_Receive+0xd8>)
 800d1d8:	781b      	ldrb	r3, [r3, #0]
 800d1da:	461a      	mov	r2, r3
 800d1dc:	4613      	mov	r3, r2
 800d1de:	009b      	lsls	r3, r3, #2
 800d1e0:	4413      	add	r3, r2
 800d1e2:	009a      	lsls	r2, r3, #2
 800d1e4:	4413      	add	r3, r2
 800d1e6:	4a2b      	ldr	r2, [pc, #172]	@ (800d294 <CDC_Receive+0xdc>)
 800d1e8:	4413      	add	r3, r2
 800d1ea:	2218      	movs	r2, #24
 800d1ec:	2120      	movs	r1, #32
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	f005 fb6e 	bl	80128d0 <memset>
  memcpy(CMD_BUFFER[CMD_POINTER], Buf, ((int)*Len>MAX_DISP_LEN) ? MAX_DISP_LEN:(int)*Len);
 800d1f4:	4b26      	ldr	r3, [pc, #152]	@ (800d290 <CDC_Receive+0xd8>)
 800d1f6:	781b      	ldrb	r3, [r3, #0]
 800d1f8:	461a      	mov	r2, r3
 800d1fa:	4613      	mov	r3, r2
 800d1fc:	009b      	lsls	r3, r3, #2
 800d1fe:	4413      	add	r3, r2
 800d200:	009a      	lsls	r2, r3, #2
 800d202:	4413      	add	r3, r2
 800d204:	4a23      	ldr	r2, [pc, #140]	@ (800d294 <CDC_Receive+0xdc>)
 800d206:	1898      	adds	r0, r3, r2
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	2b18      	cmp	r3, #24
 800d20e:	bfa8      	it	ge
 800d210:	2318      	movge	r3, #24
 800d212:	461a      	mov	r2, r3
 800d214:	68b9      	ldr	r1, [r7, #8]
 800d216:	f005 fb8f 	bl	8012938 <memcpy>
  CMD_DIR[CMD_POINTER] = 1;
 800d21a:	4b1d      	ldr	r3, [pc, #116]	@ (800d290 <CDC_Receive+0xd8>)
 800d21c:	781b      	ldrb	r3, [r3, #0]
 800d21e:	461a      	mov	r2, r3
 800d220:	4b1d      	ldr	r3, [pc, #116]	@ (800d298 <CDC_Receive+0xe0>)
 800d222:	2101      	movs	r1, #1
 800d224:	5499      	strb	r1, [r3, r2]
  CMD_LEN[CMD_POINTER] = *Len;
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	6819      	ldr	r1, [r3, #0]
 800d22a:	4b19      	ldr	r3, [pc, #100]	@ (800d290 <CDC_Receive+0xd8>)
 800d22c:	781b      	ldrb	r3, [r3, #0]
 800d22e:	461a      	mov	r2, r3
 800d230:	b2c9      	uxtb	r1, r1
 800d232:	4b1a      	ldr	r3, [pc, #104]	@ (800d29c <CDC_Receive+0xe4>)
 800d234:	5499      	strb	r1, [r3, r2]
  TX_CNT+=*Len;
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	b29a      	uxth	r2, r3
 800d23c:	4b18      	ldr	r3, [pc, #96]	@ (800d2a0 <CDC_Receive+0xe8>)
 800d23e:	881b      	ldrh	r3, [r3, #0]
 800d240:	4413      	add	r3, r2
 800d242:	b29a      	uxth	r2, r3
 800d244:	4b16      	ldr	r3, [pc, #88]	@ (800d2a0 <CDC_Receive+0xe8>)
 800d246:	801a      	strh	r2, [r3, #0]
  CMD_POINTER = (CMD_POINTER + 1) % MAX_DISP_ROW;
 800d248:	4b11      	ldr	r3, [pc, #68]	@ (800d290 <CDC_Receive+0xd8>)
 800d24a:	781b      	ldrb	r3, [r3, #0]
 800d24c:	1c5a      	adds	r2, r3, #1
 800d24e:	4b15      	ldr	r3, [pc, #84]	@ (800d2a4 <CDC_Receive+0xec>)
 800d250:	fb83 1302 	smull	r1, r3, r3, r2
 800d254:	4413      	add	r3, r2
 800d256:	1099      	asrs	r1, r3, #2
 800d258:	17d3      	asrs	r3, r2, #31
 800d25a:	1ac9      	subs	r1, r1, r3
 800d25c:	460b      	mov	r3, r1
 800d25e:	00db      	lsls	r3, r3, #3
 800d260:	1a5b      	subs	r3, r3, r1
 800d262:	1ad1      	subs	r1, r2, r3
 800d264:	b2ca      	uxtb	r2, r1
 800d266:	4b0a      	ldr	r3, [pc, #40]	@ (800d290 <CDC_Receive+0xd8>)
 800d268:	701a      	strb	r2, [r3, #0]

  USBD_CDC_SetRxBuffer(cdc_ch, &hUsbDevice, &Buf[0]);
 800d26a:	7bfb      	ldrb	r3, [r7, #15]
 800d26c:	68ba      	ldr	r2, [r7, #8]
 800d26e:	490e      	ldr	r1, [pc, #56]	@ (800d2a8 <CDC_Receive+0xf0>)
 800d270:	4618      	mov	r0, r3
 800d272:	f7ff fd87 	bl	800cd84 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(cdc_ch, &hUsbDevice);
 800d276:	7bfb      	ldrb	r3, [r7, #15]
 800d278:	490b      	ldr	r1, [pc, #44]	@ (800d2a8 <CDC_Receive+0xf0>)
 800d27a:	4618      	mov	r0, r3
 800d27c:	f7ff fde2 	bl	800ce44 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d280:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d282:	4618      	mov	r0, r3
 800d284:	3710      	adds	r7, #16
 800d286:	46bd      	mov	sp, r7
 800d288:	bd80      	pop	{r7, pc}
 800d28a:	bf00      	nop
 800d28c:	200009e8 	.word	0x200009e8
 800d290:	2000076b 	.word	0x2000076b
 800d294:	200006ac 	.word	0x200006ac
 800d298:	20000764 	.word	0x20000764
 800d29c:	2000075c 	.word	0x2000075c
 800d2a0:	2000076c 	.word	0x2000076c
 800d2a4:	92492493 	.word	0x92492493
 800d2a8:	200014c8 	.word	0x200014c8

0800d2ac <CDC_TransmitCplt>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt(uint8_t cdc_ch, uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d2ac:	b480      	push	{r7}
 800d2ae:	b085      	sub	sp, #20
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	60b9      	str	r1, [r7, #8]
 800d2b4:	607a      	str	r2, [r7, #4]
 800d2b6:	461a      	mov	r2, r3
 800d2b8:	4603      	mov	r3, r0
 800d2ba:	73fb      	strb	r3, [r7, #15]
 800d2bc:	4613      	mov	r3, r2
 800d2be:	73bb      	strb	r3, [r7, #14]
  return (USBD_OK);
 800d2c0:	2300      	movs	r3, #0
}
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	3714      	adds	r7, #20
 800d2c6:	46bd      	mov	sp, r7
 800d2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2cc:	4770      	bx	lr
	...

0800d2d0 <CDC_Transmit>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit(uint8_t ch, uint8_t *Buf, uint16_t Len)
{
 800d2d0:	b580      	push	{r7, lr}
 800d2d2:	b084      	sub	sp, #16
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	4603      	mov	r3, r0
 800d2d8:	6039      	str	r1, [r7, #0]
 800d2da:	71fb      	strb	r3, [r7, #7]
 800d2dc:	4613      	mov	r3, r2
 800d2de:	80bb      	strh	r3, [r7, #4]
  uint8_t result = USBD_OK;
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  extern USBD_CDC_ACM_HandleTypeDef CDC_ACM_Class_Data[];
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	60bb      	str	r3, [r7, #8]
  hcdc = &CDC_ACM_Class_Data[ch];
 800d2e8:	79fb      	ldrb	r3, [r7, #7]
 800d2ea:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800d2ee:	fb02 f303 	mul.w	r3, r2, r3
 800d2f2:	4a0e      	ldr	r2, [pc, #56]	@ (800d32c <CDC_Transmit+0x5c>)
 800d2f4:	4413      	add	r3, r2
 800d2f6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0)
 800d2f8:	68bb      	ldr	r3, [r7, #8]
 800d2fa:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d001      	beq.n	800d306 <CDC_Transmit+0x36>
  {
    return USBD_BUSY;
 800d302:	2301      	movs	r3, #1
 800d304:	e00d      	b.n	800d322 <CDC_Transmit+0x52>
  }
  USBD_CDC_SetTxBuffer(ch, &hUsbDevice, Buf, Len);
 800d306:	88bb      	ldrh	r3, [r7, #4]
 800d308:	79f8      	ldrb	r0, [r7, #7]
 800d30a:	683a      	ldr	r2, [r7, #0]
 800d30c:	4908      	ldr	r1, [pc, #32]	@ (800d330 <CDC_Transmit+0x60>)
 800d30e:	f7ff fd15 	bl	800cd3c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(ch, &hUsbDevice);
 800d312:	79fb      	ldrb	r3, [r7, #7]
 800d314:	4906      	ldr	r1, [pc, #24]	@ (800d330 <CDC_Transmit+0x60>)
 800d316:	4618      	mov	r0, r3
 800d318:	f7ff fd52 	bl	800cdc0 <USBD_CDC_TransmitPacket>
 800d31c:	4603      	mov	r3, r0
 800d31e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d320:	7bfb      	ldrb	r3, [r7, #15]
}
 800d322:	4618      	mov	r0, r3
 800d324:	3710      	adds	r7, #16
 800d326:	46bd      	mov	sp, r7
 800d328:	bd80      	pop	{r7, pc}
 800d32a:	bf00      	nop
 800d32c:	2000110c 	.word	0x2000110c
 800d330:	200014c8 	.word	0x200014c8

0800d334 <USBD_COMPOSITE_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d334:	b580      	push	{r7, lr}
 800d336:	b082      	sub	sp, #8
 800d338:	af00      	add	r7, sp, #0
 800d33a:	6078      	str	r0, [r7, #4]
 800d33c:	460b      	mov	r3, r1
 800d33e:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_CDC_ACM == 1)
  USBD_CDC_ACM.Init(pdev, cfgidx);
 800d340:	4b08      	ldr	r3, [pc, #32]	@ (800d364 <USBD_COMPOSITE_Init+0x30>)
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	78fa      	ldrb	r2, [r7, #3]
 800d346:	4611      	mov	r1, r2
 800d348:	6878      	ldr	r0, [r7, #4]
 800d34a:	4798      	blx	r3
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
  USBD_HID_KEYBOARD.Init(pdev, cfgidx);
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  USBD_HID_CUSTOM.Init(pdev, cfgidx);
 800d34c:	4b06      	ldr	r3, [pc, #24]	@ (800d368 <USBD_COMPOSITE_Init+0x34>)
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	78fa      	ldrb	r2, [r7, #3]
 800d352:	4611      	mov	r1, r2
 800d354:	6878      	ldr	r0, [r7, #4]
 800d356:	4798      	blx	r3
#endif
#if (USBD_USE_PRNTR == 1)
  USBD_PRNT.Init(pdev, cfgidx);
#endif

  return (uint8_t)USBD_OK;
 800d358:	2300      	movs	r3, #0
}
 800d35a:	4618      	mov	r0, r3
 800d35c:	3708      	adds	r7, #8
 800d35e:	46bd      	mov	sp, r7
 800d360:	bd80      	pop	{r7, pc}
 800d362:	bf00      	nop
 800d364:	20000248 	.word	0x20000248
 800d368:	200003cc 	.word	0x200003cc

0800d36c <USBD_COMPOSITE_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b082      	sub	sp, #8
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
 800d374:	460b      	mov	r3, r1
 800d376:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_CDC_ACM == 1)
  USBD_CDC_ACM.DeInit(pdev, cfgidx);
 800d378:	4b08      	ldr	r3, [pc, #32]	@ (800d39c <USBD_COMPOSITE_DeInit+0x30>)
 800d37a:	685b      	ldr	r3, [r3, #4]
 800d37c:	78fa      	ldrb	r2, [r7, #3]
 800d37e:	4611      	mov	r1, r2
 800d380:	6878      	ldr	r0, [r7, #4]
 800d382:	4798      	blx	r3
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
  USBD_HID_KEYBOARD.DeInit(pdev, cfgidx);
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  USBD_HID_CUSTOM.DeInit(pdev, cfgidx);
 800d384:	4b06      	ldr	r3, [pc, #24]	@ (800d3a0 <USBD_COMPOSITE_DeInit+0x34>)
 800d386:	685b      	ldr	r3, [r3, #4]
 800d388:	78fa      	ldrb	r2, [r7, #3]
 800d38a:	4611      	mov	r1, r2
 800d38c:	6878      	ldr	r0, [r7, #4]
 800d38e:	4798      	blx	r3
#endif
#if (USBD_USE_PRNTR == 1)
  USBD_PRNT.DeInit(pdev, cfgidx);
#endif

  return (uint8_t)USBD_OK;
 800d390:	2300      	movs	r3, #0
}
 800d392:	4618      	mov	r0, r3
 800d394:	3708      	adds	r7, #8
 800d396:	46bd      	mov	sp, r7
 800d398:	bd80      	pop	{r7, pc}
 800d39a:	bf00      	nop
 800d39c:	20000248 	.word	0x20000248
 800d3a0:	200003cc 	.word	0x200003cc

0800d3a4 <USBD_COMPOSITE_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_COMPOSITE_Setup(USBD_HandleTypeDef *pdev,
                                    USBD_SetupReqTypedef *req)
{
 800d3a4:	b580      	push	{r7, lr}
 800d3a6:	b084      	sub	sp, #16
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	6078      	str	r0, [r7, #4]
 800d3ac:	6039      	str	r1, [r7, #0]
#if (USBD_USE_CDC_ACM == 1)
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	73fb      	strb	r3, [r7, #15]
 800d3b2:	e019      	b.n	800d3e8 <USBD_COMPOSITE_Setup+0x44>
  {
    if (LOBYTE(req->wIndex) == CDC_CMD_ITF_NBR[i] || LOBYTE(req->wIndex) == CDC_COM_ITF_NBR[i])
 800d3b4:	683b      	ldr	r3, [r7, #0]
 800d3b6:	889b      	ldrh	r3, [r3, #4]
 800d3b8:	b2da      	uxtb	r2, r3
 800d3ba:	7bfb      	ldrb	r3, [r7, #15]
 800d3bc:	4915      	ldr	r1, [pc, #84]	@ (800d414 <USBD_COMPOSITE_Setup+0x70>)
 800d3be:	5ccb      	ldrb	r3, [r1, r3]
 800d3c0:	429a      	cmp	r2, r3
 800d3c2:	d007      	beq.n	800d3d4 <USBD_COMPOSITE_Setup+0x30>
 800d3c4:	683b      	ldr	r3, [r7, #0]
 800d3c6:	889b      	ldrh	r3, [r3, #4]
 800d3c8:	b2da      	uxtb	r2, r3
 800d3ca:	7bfb      	ldrb	r3, [r7, #15]
 800d3cc:	4912      	ldr	r1, [pc, #72]	@ (800d418 <USBD_COMPOSITE_Setup+0x74>)
 800d3ce:	5ccb      	ldrb	r3, [r1, r3]
 800d3d0:	429a      	cmp	r2, r3
 800d3d2:	d106      	bne.n	800d3e2 <USBD_COMPOSITE_Setup+0x3e>
    {
      return USBD_CDC_ACM.Setup(pdev, req);
 800d3d4:	4b11      	ldr	r3, [pc, #68]	@ (800d41c <USBD_COMPOSITE_Setup+0x78>)
 800d3d6:	689b      	ldr	r3, [r3, #8]
 800d3d8:	6839      	ldr	r1, [r7, #0]
 800d3da:	6878      	ldr	r0, [r7, #4]
 800d3dc:	4798      	blx	r3
 800d3de:	4603      	mov	r3, r0
 800d3e0:	e014      	b.n	800d40c <USBD_COMPOSITE_Setup+0x68>
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d3e2:	7bfb      	ldrb	r3, [r7, #15]
 800d3e4:	3301      	adds	r3, #1
 800d3e6:	73fb      	strb	r3, [r7, #15]
 800d3e8:	7bfb      	ldrb	r3, [r7, #15]
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d0e2      	beq.n	800d3b4 <USBD_COMPOSITE_Setup+0x10>
  {
    return USBD_HID_KEYBOARD.Setup(pdev, req);
  }
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (LOBYTE(req->wIndex) == CUSTOM_HID_ITF_NBR)
 800d3ee:	683b      	ldr	r3, [r7, #0]
 800d3f0:	889b      	ldrh	r3, [r3, #4]
 800d3f2:	b2da      	uxtb	r2, r3
 800d3f4:	4b0a      	ldr	r3, [pc, #40]	@ (800d420 <USBD_COMPOSITE_Setup+0x7c>)
 800d3f6:	781b      	ldrb	r3, [r3, #0]
 800d3f8:	429a      	cmp	r2, r3
 800d3fa:	d106      	bne.n	800d40a <USBD_COMPOSITE_Setup+0x66>
  {
    return USBD_HID_CUSTOM.Setup(pdev, req);
 800d3fc:	4b09      	ldr	r3, [pc, #36]	@ (800d424 <USBD_COMPOSITE_Setup+0x80>)
 800d3fe:	689b      	ldr	r3, [r3, #8]
 800d400:	6839      	ldr	r1, [r7, #0]
 800d402:	6878      	ldr	r0, [r7, #4]
 800d404:	4798      	blx	r3
 800d406:	4603      	mov	r3, r0
 800d408:	e000      	b.n	800d40c <USBD_COMPOSITE_Setup+0x68>
  {
    USBD_PRNT.Setup(pdev, req);
  }
#endif

  return USBD_FAIL;
 800d40a:	2303      	movs	r3, #3
}
 800d40c:	4618      	mov	r0, r3
 800d40e:	3710      	adds	r7, #16
 800d410:	46bd      	mov	sp, r7
 800d412:	bd80      	pop	{r7, pc}
 800d414:	20001100 	.word	0x20001100
 800d418:	20001104 	.word	0x20001104
 800d41c:	20000248 	.word	0x20000248
 800d420:	200019ec 	.word	0x200019ec
 800d424:	200003cc 	.word	0x200003cc

0800d428 <USBD_COMPOSITE_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d428:	b580      	push	{r7, lr}
 800d42a:	b084      	sub	sp, #16
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	6078      	str	r0, [r7, #4]
 800d430:	460b      	mov	r3, r1
 800d432:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_CDC_ACM == 1)
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d434:	2300      	movs	r3, #0
 800d436:	73fb      	strb	r3, [r7, #15]
 800d438:	e01a      	b.n	800d470 <USBD_COMPOSITE_DataIn+0x48>
  {
    if (epnum == (CDC_IN_EP[i] & 0x7F) || epnum == (CDC_CMD_EP[i] & 0x7F))
 800d43a:	78fa      	ldrb	r2, [r7, #3]
 800d43c:	7bfb      	ldrb	r3, [r7, #15]
 800d43e:	4918      	ldr	r1, [pc, #96]	@ (800d4a0 <USBD_COMPOSITE_DataIn+0x78>)
 800d440:	5ccb      	ldrb	r3, [r1, r3]
 800d442:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d446:	429a      	cmp	r2, r3
 800d448:	d007      	beq.n	800d45a <USBD_COMPOSITE_DataIn+0x32>
 800d44a:	78fa      	ldrb	r2, [r7, #3]
 800d44c:	7bfb      	ldrb	r3, [r7, #15]
 800d44e:	4915      	ldr	r1, [pc, #84]	@ (800d4a4 <USBD_COMPOSITE_DataIn+0x7c>)
 800d450:	5ccb      	ldrb	r3, [r1, r3]
 800d452:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d456:	429a      	cmp	r2, r3
 800d458:	d107      	bne.n	800d46a <USBD_COMPOSITE_DataIn+0x42>
    {
      return USBD_CDC_ACM.DataIn(pdev, epnum);
 800d45a:	4b13      	ldr	r3, [pc, #76]	@ (800d4a8 <USBD_COMPOSITE_DataIn+0x80>)
 800d45c:	695b      	ldr	r3, [r3, #20]
 800d45e:	78fa      	ldrb	r2, [r7, #3]
 800d460:	4611      	mov	r1, r2
 800d462:	6878      	ldr	r0, [r7, #4]
 800d464:	4798      	blx	r3
 800d466:	4603      	mov	r3, r0
 800d468:	e015      	b.n	800d496 <USBD_COMPOSITE_DataIn+0x6e>
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d46a:	7bfb      	ldrb	r3, [r7, #15]
 800d46c:	3301      	adds	r3, #1
 800d46e:	73fb      	strb	r3, [r7, #15]
 800d470:	7bfb      	ldrb	r3, [r7, #15]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d0e1      	beq.n	800d43a <USBD_COMPOSITE_DataIn+0x12>
  {
    return USBD_HID_KEYBOARD.DataIn(pdev, epnum);
  }
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (epnum == (CUSTOM_HID_IN_EP & 0x7F))
 800d476:	78fa      	ldrb	r2, [r7, #3]
 800d478:	4b0c      	ldr	r3, [pc, #48]	@ (800d4ac <USBD_COMPOSITE_DataIn+0x84>)
 800d47a:	781b      	ldrb	r3, [r3, #0]
 800d47c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d480:	429a      	cmp	r2, r3
 800d482:	d107      	bne.n	800d494 <USBD_COMPOSITE_DataIn+0x6c>
  {
    return USBD_HID_CUSTOM.DataIn(pdev, epnum);
 800d484:	4b0a      	ldr	r3, [pc, #40]	@ (800d4b0 <USBD_COMPOSITE_DataIn+0x88>)
 800d486:	695b      	ldr	r3, [r3, #20]
 800d488:	78fa      	ldrb	r2, [r7, #3]
 800d48a:	4611      	mov	r1, r2
 800d48c:	6878      	ldr	r0, [r7, #4]
 800d48e:	4798      	blx	r3
 800d490:	4603      	mov	r3, r0
 800d492:	e000      	b.n	800d496 <USBD_COMPOSITE_DataIn+0x6e>
  {
    USBD_PRNT.DataIn(pdev, epnum);
  }
#endif

  return USBD_FAIL;
 800d494:	2303      	movs	r3, #3
}
 800d496:	4618      	mov	r0, r3
 800d498:	3710      	adds	r7, #16
 800d49a:	46bd      	mov	sp, r7
 800d49c:	bd80      	pop	{r7, pc}
 800d49e:	bf00      	nop
 800d4a0:	200010f4 	.word	0x200010f4
 800d4a4:	200010fc 	.word	0x200010fc
 800d4a8:	20000248 	.word	0x20000248
 800d4ac:	200003ca 	.word	0x200003ca
 800d4b0:	200003cc 	.word	0x200003cc

0800d4b4 <USBD_COMPOSITE_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_COMPOSITE_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	b082      	sub	sp, #8
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	6078      	str	r0, [r7, #4]
#if (USBD_USE_CDC_ACM == 1)
  USBD_CDC_ACM.EP0_RxReady(pdev);
 800d4bc:	4b06      	ldr	r3, [pc, #24]	@ (800d4d8 <USBD_COMPOSITE_EP0_RxReady+0x24>)
 800d4be:	691b      	ldr	r3, [r3, #16]
 800d4c0:	6878      	ldr	r0, [r7, #4]
 800d4c2:	4798      	blx	r3
#if (USBD_USE_HID_MOUSE == 1)
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  USBD_HID_CUSTOM.EP0_RxReady(pdev);
 800d4c4:	4b05      	ldr	r3, [pc, #20]	@ (800d4dc <USBD_COMPOSITE_EP0_RxReady+0x28>)
 800d4c6:	691b      	ldr	r3, [r3, #16]
 800d4c8:	6878      	ldr	r0, [r7, #4]
 800d4ca:	4798      	blx	r3
  USBD_DFU.EP0_RxReady(pdev);
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d4cc:	2300      	movs	r3, #0
}
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	3708      	adds	r7, #8
 800d4d2:	46bd      	mov	sp, r7
 800d4d4:	bd80      	pop	{r7, pc}
 800d4d6:	bf00      	nop
 800d4d8:	20000248 	.word	0x20000248
 800d4dc:	200003cc 	.word	0x200003cc

0800d4e0 <USBD_COMPOSITE_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_COMPOSITE_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 800d4e0:	b480      	push	{r7}
 800d4e2:	b083      	sub	sp, #12
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
  USBD_DFU.EP0_TxSent(pdev);
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d4e8:	2300      	movs	r3, #0
}
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	370c      	adds	r7, #12
 800d4ee:	46bd      	mov	sp, r7
 800d4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f4:	4770      	bx	lr

0800d4f6 <USBD_COMPOSITE_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_COMPOSITE_SOF(USBD_HandleTypeDef *pdev)
{
 800d4f6:	b480      	push	{r7}
 800d4f8:	b083      	sub	sp, #12
 800d4fa:	af00      	add	r7, sp, #0
 800d4fc:	6078      	str	r0, [r7, #4]
  USBD_DFU.SOF(pdev);
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d4fe:	2300      	movs	r3, #0
}
 800d500:	4618      	mov	r0, r3
 800d502:	370c      	adds	r7, #12
 800d504:	46bd      	mov	sp, r7
 800d506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50a:	4770      	bx	lr

0800d50c <USBD_COMPOSITE_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d50c:	b480      	push	{r7}
 800d50e:	b083      	sub	sp, #12
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
 800d514:	460b      	mov	r3, r1
 800d516:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_DFU == 1)
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d518:	2300      	movs	r3, #0
}
 800d51a:	4618      	mov	r0, r3
 800d51c:	370c      	adds	r7, #12
 800d51e:	46bd      	mov	sp, r7
 800d520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d524:	4770      	bx	lr

0800d526 <USBD_COMPOSITE_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d526:	b480      	push	{r7}
 800d528:	b083      	sub	sp, #12
 800d52a:	af00      	add	r7, sp, #0
 800d52c:	6078      	str	r0, [r7, #4]
 800d52e:	460b      	mov	r3, r1
 800d530:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_DFU == 1)
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d532:	2300      	movs	r3, #0
}
 800d534:	4618      	mov	r0, r3
 800d536:	370c      	adds	r7, #12
 800d538:	46bd      	mov	sp, r7
 800d53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53e:	4770      	bx	lr

0800d540 <USBD_COMPOSITE_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d540:	b580      	push	{r7, lr}
 800d542:	b084      	sub	sp, #16
 800d544:	af00      	add	r7, sp, #0
 800d546:	6078      	str	r0, [r7, #4]
 800d548:	460b      	mov	r3, r1
 800d54a:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_CDC_ACM == 1)
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d54c:	2300      	movs	r3, #0
 800d54e:	73fb      	strb	r3, [r7, #15]
 800d550:	e010      	b.n	800d574 <USBD_COMPOSITE_DataOut+0x34>
  {
    if (epnum == CDC_OUT_EP[i])
 800d552:	7bfb      	ldrb	r3, [r7, #15]
 800d554:	4a12      	ldr	r2, [pc, #72]	@ (800d5a0 <USBD_COMPOSITE_DataOut+0x60>)
 800d556:	5cd3      	ldrb	r3, [r2, r3]
 800d558:	78fa      	ldrb	r2, [r7, #3]
 800d55a:	429a      	cmp	r2, r3
 800d55c:	d107      	bne.n	800d56e <USBD_COMPOSITE_DataOut+0x2e>
    {
      return USBD_CDC_ACM.DataOut(pdev, epnum);
 800d55e:	4b11      	ldr	r3, [pc, #68]	@ (800d5a4 <USBD_COMPOSITE_DataOut+0x64>)
 800d560:	699b      	ldr	r3, [r3, #24]
 800d562:	78fa      	ldrb	r2, [r7, #3]
 800d564:	4611      	mov	r1, r2
 800d566:	6878      	ldr	r0, [r7, #4]
 800d568:	4798      	blx	r3
 800d56a:	4603      	mov	r3, r0
 800d56c:	e013      	b.n	800d596 <USBD_COMPOSITE_DataOut+0x56>
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d56e:	7bfb      	ldrb	r3, [r7, #15]
 800d570:	3301      	adds	r3, #1
 800d572:	73fb      	strb	r3, [r7, #15]
 800d574:	7bfb      	ldrb	r3, [r7, #15]
 800d576:	2b00      	cmp	r3, #0
 800d578:	d0eb      	beq.n	800d552 <USBD_COMPOSITE_DataOut+0x12>
#if (USBD_USE_HID_MOUSE == 1)
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (epnum == CUSTOM_HID_OUT_EP)
 800d57a:	4b0b      	ldr	r3, [pc, #44]	@ (800d5a8 <USBD_COMPOSITE_DataOut+0x68>)
 800d57c:	781b      	ldrb	r3, [r3, #0]
 800d57e:	78fa      	ldrb	r2, [r7, #3]
 800d580:	429a      	cmp	r2, r3
 800d582:	d107      	bne.n	800d594 <USBD_COMPOSITE_DataOut+0x54>
  {
    return USBD_HID_CUSTOM.DataOut(pdev, epnum);
 800d584:	4b09      	ldr	r3, [pc, #36]	@ (800d5ac <USBD_COMPOSITE_DataOut+0x6c>)
 800d586:	699b      	ldr	r3, [r3, #24]
 800d588:	78fa      	ldrb	r2, [r7, #3]
 800d58a:	4611      	mov	r1, r2
 800d58c:	6878      	ldr	r0, [r7, #4]
 800d58e:	4798      	blx	r3
 800d590:	4603      	mov	r3, r0
 800d592:	e000      	b.n	800d596 <USBD_COMPOSITE_DataOut+0x56>
  {
    USBD_PRNT.DataOut(pdev, epnum);
  }
#endif

  return USBD_FAIL;
 800d594:	2303      	movs	r3, #3
}
 800d596:	4618      	mov	r0, r3
 800d598:	3710      	adds	r7, #16
 800d59a:	46bd      	mov	sp, r7
 800d59c:	bd80      	pop	{r7, pc}
 800d59e:	bf00      	nop
 800d5a0:	200010f8 	.word	0x200010f8
 800d5a4:	20000248 	.word	0x20000248
 800d5a8:	200003cb 	.word	0x200003cb
 800d5ac:	200003cc 	.word	0x200003cc

0800d5b0 <USBD_COMPOSITE_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_COMPOSITE_GetHSCfgDesc(uint16_t *length)
{
 800d5b0:	b480      	push	{r7}
 800d5b2:	b083      	sub	sp, #12
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_COMPOSITE_HSCfgDesc);
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	226b      	movs	r2, #107	@ 0x6b
 800d5bc:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)&USBD_COMPOSITE_HSCfgDesc;
 800d5be:	4b03      	ldr	r3, [pc, #12]	@ (800d5cc <USBD_COMPOSITE_GetHSCfgDesc+0x1c>)
}
 800d5c0:	4618      	mov	r0, r3
 800d5c2:	370c      	adds	r7, #12
 800d5c4:	46bd      	mov	sp, r7
 800d5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ca:	4770      	bx	lr
 800d5cc:	2000141c 	.word	0x2000141c

0800d5d0 <USBD_COMPOSITE_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_COMPOSITE_GetFSCfgDesc(uint16_t *length)
{
 800d5d0:	b480      	push	{r7}
 800d5d2:	b083      	sub	sp, #12
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_COMPOSITE_FSCfgDesc);
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	226b      	movs	r2, #107	@ 0x6b
 800d5dc:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)&USBD_COMPOSITE_FSCfgDesc;
 800d5de:	4b03      	ldr	r3, [pc, #12]	@ (800d5ec <USBD_COMPOSITE_GetFSCfgDesc+0x1c>)
}
 800d5e0:	4618      	mov	r0, r3
 800d5e2:	370c      	adds	r7, #12
 800d5e4:	46bd      	mov	sp, r7
 800d5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ea:	4770      	bx	lr
 800d5ec:	200013b0 	.word	0x200013b0

0800d5f0 <USBD_COMPOSITE_GetOtherSpeedCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_COMPOSITE_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d5f0:	b480      	push	{r7}
 800d5f2:	b083      	sub	sp, #12
 800d5f4:	af00      	add	r7, sp, #0
 800d5f6:	6078      	str	r0, [r7, #4]
#if (USBD_USE_HS == 1)
  *length = (uint16_t)sizeof(USBD_COMPOSITE_FSCfgDesc);
  return (uint8_t *)&USBD_COMPOSITE_FSCfgDesc;
#else
  *length = (uint16_t)sizeof(USBD_COMPOSITE_HSCfgDesc);
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	226b      	movs	r2, #107	@ 0x6b
 800d5fc:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)&USBD_COMPOSITE_HSCfgDesc;
 800d5fe:	4b03      	ldr	r3, [pc, #12]	@ (800d60c <USBD_COMPOSITE_GetOtherSpeedCfgDesc+0x1c>)
#endif
}
 800d600:	4618      	mov	r0, r3
 800d602:	370c      	adds	r7, #12
 800d604:	46bd      	mov	sp, r7
 800d606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60a:	4770      	bx	lr
 800d60c:	2000141c 	.word	0x2000141c

0800d610 <USBD_COMPOSITE_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_COMPOSITE_GetDeviceQualifierDesc(uint16_t *length)
{
 800d610:	b480      	push	{r7}
 800d612:	b083      	sub	sp, #12
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_COMPOSITE_DeviceQualifierDesc);
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	220a      	movs	r2, #10
 800d61c:	801a      	strh	r2, [r3, #0]
  return USBD_COMPOSITE_DeviceQualifierDesc;
 800d61e:	4b03      	ldr	r3, [pc, #12]	@ (800d62c <USBD_COMPOSITE_GetDeviceQualifierDesc+0x1c>)
}
 800d620:	4618      	mov	r0, r3
 800d622:	370c      	adds	r7, #12
 800d624:	46bd      	mov	sp, r7
 800d626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d62a:	4770      	bx	lr
 800d62c:	20000370 	.word	0x20000370

0800d630 <USBD_COMPOSITE_GetUsrStringDesc>:
  * @param  length : pointer data length
  * @retval pointer to the descriptor table or NULL if the descriptor is not supported.
  */
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
static uint8_t *USBD_COMPOSITE_GetUsrStringDesc(USBD_HandleTypeDef *pdev, uint8_t index, uint16_t *length)
{
 800d630:	b580      	push	{r7, lr}
 800d632:	b08a      	sub	sp, #40	@ 0x28
 800d634:	af00      	add	r7, sp, #0
 800d636:	60f8      	str	r0, [r7, #12]
 800d638:	460b      	mov	r3, r1
 800d63a:	607a      	str	r2, [r7, #4]
 800d63c:	72fb      	strb	r3, [r7, #11]
  static uint8_t USBD_StrDesc[64];

  /* Check if the requested string interface is supported */
  if (index <= USBD_Track_String_Index)
 800d63e:	4b20      	ldr	r3, [pc, #128]	@ (800d6c0 <USBD_COMPOSITE_GetUsrStringDesc+0x90>)
 800d640:	781b      	ldrb	r3, [r3, #0]
 800d642:	7afa      	ldrb	r2, [r7, #11]
 800d644:	429a      	cmp	r2, r3
 800d646:	d835      	bhi.n	800d6b4 <USBD_COMPOSITE_GetUsrStringDesc+0x84>
  {
#if (USBD_USE_CDC_ACM == 1)
    char str_buffer[16] = "";
 800d648:	f107 0314 	add.w	r3, r7, #20
 800d64c:	2200      	movs	r2, #0
 800d64e:	601a      	str	r2, [r3, #0]
 800d650:	605a      	str	r2, [r3, #4]
 800d652:	609a      	str	r2, [r3, #8]
 800d654:	60da      	str	r2, [r3, #12]
    for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d656:	2300      	movs	r3, #0
 800d658:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d65c:	e01a      	b.n	800d694 <USBD_COMPOSITE_GetUsrStringDesc+0x64>
    {
      if (index == CDC_STR_DESC_IDX[i])
 800d65e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d662:	4a18      	ldr	r2, [pc, #96]	@ (800d6c4 <USBD_COMPOSITE_GetUsrStringDesc+0x94>)
 800d664:	5cd3      	ldrb	r3, [r2, r3]
 800d666:	7afa      	ldrb	r2, [r7, #11]
 800d668:	429a      	cmp	r2, r3
 800d66a:	d10e      	bne.n	800d68a <USBD_COMPOSITE_GetUsrStringDesc+0x5a>
      {
        snprintf(str_buffer, sizeof(str_buffer), CDC_ACM_STR_DESC, i);
 800d66c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d670:	f107 0014 	add.w	r0, r7, #20
 800d674:	4a14      	ldr	r2, [pc, #80]	@ (800d6c8 <USBD_COMPOSITE_GetUsrStringDesc+0x98>)
 800d676:	2110      	movs	r1, #16
 800d678:	f005 f8d2 	bl	8012820 <sniprintf>
        USBD_GetString((uint8_t *)str_buffer, USBD_StrDesc, length);
 800d67c:	f107 0314 	add.w	r3, r7, #20
 800d680:	687a      	ldr	r2, [r7, #4]
 800d682:	4912      	ldr	r1, [pc, #72]	@ (800d6cc <USBD_COMPOSITE_GetUsrStringDesc+0x9c>)
 800d684:	4618      	mov	r0, r3
 800d686:	f001 fcf6 	bl	800f076 <USBD_GetString>
    for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d68a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d68e:	3301      	adds	r3, #1
 800d690:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d694:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d0e0      	beq.n	800d65e <USBD_COMPOSITE_GetUsrStringDesc+0x2e>
    {
      USBD_GetString((uint8_t *)HID_KEYBOARD_STR_DESC, USBD_StrDesc, length);
    }
#endif
#if (USBD_USE_HID_CUSTOM == 1)
    if (index == CUSTOM_HID_STR_DESC_IDX)
 800d69c:	4b0c      	ldr	r3, [pc, #48]	@ (800d6d0 <USBD_COMPOSITE_GetUsrStringDesc+0xa0>)
 800d69e:	781b      	ldrb	r3, [r3, #0]
 800d6a0:	7afa      	ldrb	r2, [r7, #11]
 800d6a2:	429a      	cmp	r2, r3
 800d6a4:	d104      	bne.n	800d6b0 <USBD_COMPOSITE_GetUsrStringDesc+0x80>
    {
      USBD_GetString((uint8_t *)CUSTOM_HID_STR_DESC, USBD_StrDesc, length);
 800d6a6:	687a      	ldr	r2, [r7, #4]
 800d6a8:	4908      	ldr	r1, [pc, #32]	@ (800d6cc <USBD_COMPOSITE_GetUsrStringDesc+0x9c>)
 800d6aa:	480a      	ldr	r0, [pc, #40]	@ (800d6d4 <USBD_COMPOSITE_GetUsrStringDesc+0xa4>)
 800d6ac:	f001 fce3 	bl	800f076 <USBD_GetString>
    if (index == PRINTER_STR_DESC_IDX)
    {
      USBD_GetString((uint8_t *)PRNT_STR_DESC, USBD_StrDesc, length);
    }
#endif
    return USBD_StrDesc;
 800d6b0:	4b06      	ldr	r3, [pc, #24]	@ (800d6cc <USBD_COMPOSITE_GetUsrStringDesc+0x9c>)
 800d6b2:	e000      	b.n	800d6b6 <USBD_COMPOSITE_GetUsrStringDesc+0x86>
  }
  else
  {
    /* Not supported Interface Descriptor index */
    return NULL;
 800d6b4:	2300      	movs	r3, #0
  }
}
 800d6b6:	4618      	mov	r0, r3
 800d6b8:	3728      	adds	r7, #40	@ 0x28
 800d6ba:	46bd      	mov	sp, r7
 800d6bc:	bd80      	pop	{r7, pc}
 800d6be:	bf00      	nop
 800d6c0:	2000036c 	.word	0x2000036c
 800d6c4:	20001108 	.word	0x20001108
 800d6c8:	080136cc 	.word	0x080136cc
 800d6cc:	20001488 	.word	0x20001488
 800d6d0:	200019ed 	.word	0x200019ed
 800d6d4:	080136dc 	.word	0x080136dc

0800d6d8 <USBD_COMPOSITE_Mount_Class>:
#endif

void USBD_COMPOSITE_Mount_Class(void)
{
 800d6d8:	b590      	push	{r4, r7, lr}
 800d6da:	b089      	sub	sp, #36	@ 0x24
 800d6dc:	af04      	add	r7, sp, #16
  uint16_t len = 0;
 800d6de:	2300      	movs	r3, #0
 800d6e0:	80bb      	strh	r3, [r7, #4]
  uint8_t *ptr = NULL;
 800d6e2:	2300      	movs	r3, #0
 800d6e4:	60fb      	str	r3, [r7, #12]

  uint8_t in_ep_track = 0x81;
 800d6e6:	2381      	movs	r3, #129	@ 0x81
 800d6e8:	72fb      	strb	r3, [r7, #11]
  uint8_t out_ep_track = 0x01;
 800d6ea:	2301      	movs	r3, #1
 800d6ec:	72bb      	strb	r3, [r7, #10]
  uint8_t interface_no_track = 0x00;
 800d6ee:	2300      	movs	r3, #0
 800d6f0:	727b      	strb	r3, [r7, #9]
  interface_no_track += 1;
  USBD_Track_String_Index += 1;
#endif

#if (USBD_USE_HID_CUSTOM == 1)
  ptr = USBD_HID_CUSTOM.GetFSConfigDescriptor(&len);
 800d6f2:	4b74      	ldr	r3, [pc, #464]	@ (800d8c4 <USBD_COMPOSITE_Mount_Class+0x1ec>)
 800d6f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6f6:	1d3a      	adds	r2, r7, #4
 800d6f8:	4610      	mov	r0, r2
 800d6fa:	4798      	blx	r3
 800d6fc:	60f8      	str	r0, [r7, #12]
  USBD_Update_HID_Custom_DESC(ptr, interface_no_track, in_ep_track, out_ep_track, USBD_Track_String_Index);
 800d6fe:	4b72      	ldr	r3, [pc, #456]	@ (800d8c8 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d700:	781b      	ldrb	r3, [r3, #0]
 800d702:	7ab8      	ldrb	r0, [r7, #10]
 800d704:	7afa      	ldrb	r2, [r7, #11]
 800d706:	7a79      	ldrb	r1, [r7, #9]
 800d708:	9300      	str	r3, [sp, #0]
 800d70a:	4603      	mov	r3, r0
 800d70c:	68f8      	ldr	r0, [r7, #12]
 800d70e:	f002 f99b 	bl	800fa48 <USBD_Update_HID_Custom_DESC>
  memcpy(USBD_COMPOSITE_FSCfgDesc.USBD_HID_CUSTOM_DESC, ptr + 0x09, len - 0x09);
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	3309      	adds	r3, #9
 800d716:	88ba      	ldrh	r2, [r7, #4]
 800d718:	3a09      	subs	r2, #9
 800d71a:	4619      	mov	r1, r3
 800d71c:	486b      	ldr	r0, [pc, #428]	@ (800d8cc <USBD_COMPOSITE_Mount_Class+0x1f4>)
 800d71e:	f005 f90b 	bl	8012938 <memcpy>

  ptr = USBD_HID_CUSTOM.GetHSConfigDescriptor(&len);
 800d722:	4b68      	ldr	r3, [pc, #416]	@ (800d8c4 <USBD_COMPOSITE_Mount_Class+0x1ec>)
 800d724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d726:	1d3a      	adds	r2, r7, #4
 800d728:	4610      	mov	r0, r2
 800d72a:	4798      	blx	r3
 800d72c:	60f8      	str	r0, [r7, #12]
  USBD_Update_HID_Custom_DESC(ptr, interface_no_track, in_ep_track, out_ep_track, USBD_Track_String_Index);
 800d72e:	4b66      	ldr	r3, [pc, #408]	@ (800d8c8 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d730:	781b      	ldrb	r3, [r3, #0]
 800d732:	7ab8      	ldrb	r0, [r7, #10]
 800d734:	7afa      	ldrb	r2, [r7, #11]
 800d736:	7a79      	ldrb	r1, [r7, #9]
 800d738:	9300      	str	r3, [sp, #0]
 800d73a:	4603      	mov	r3, r0
 800d73c:	68f8      	ldr	r0, [r7, #12]
 800d73e:	f002 f983 	bl	800fa48 <USBD_Update_HID_Custom_DESC>
  memcpy(USBD_COMPOSITE_HSCfgDesc.USBD_HID_CUSTOM_DESC, ptr + 0x09, len - 0x09);
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	3309      	adds	r3, #9
 800d746:	88ba      	ldrh	r2, [r7, #4]
 800d748:	3a09      	subs	r2, #9
 800d74a:	4619      	mov	r1, r3
 800d74c:	4860      	ldr	r0, [pc, #384]	@ (800d8d0 <USBD_COMPOSITE_Mount_Class+0x1f8>)
 800d74e:	f005 f8f3 	bl	8012938 <memcpy>

  in_ep_track += 1;
 800d752:	7afb      	ldrb	r3, [r7, #11]
 800d754:	3301      	adds	r3, #1
 800d756:	72fb      	strb	r3, [r7, #11]
  out_ep_track += 1;
 800d758:	7abb      	ldrb	r3, [r7, #10]
 800d75a:	3301      	adds	r3, #1
 800d75c:	72bb      	strb	r3, [r7, #10]
  interface_no_track += 1;
 800d75e:	7a7b      	ldrb	r3, [r7, #9]
 800d760:	3301      	adds	r3, #1
 800d762:	727b      	strb	r3, [r7, #9]
  USBD_Track_String_Index += 1;
 800d764:	4b58      	ldr	r3, [pc, #352]	@ (800d8c8 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d766:	781b      	ldrb	r3, [r3, #0]
 800d768:	3301      	adds	r3, #1
 800d76a:	b2da      	uxtb	r2, r3
 800d76c:	4b56      	ldr	r3, [pc, #344]	@ (800d8c8 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d76e:	701a      	strb	r2, [r3, #0]
  interface_no_track += 1;
  USBD_Track_String_Index += 1;
#endif

#if (USBD_USE_CDC_ACM == 1)
  ptr = USBD_CDC_ACM.GetFSConfigDescriptor(&len);
 800d770:	4b58      	ldr	r3, [pc, #352]	@ (800d8d4 <USBD_COMPOSITE_Mount_Class+0x1fc>)
 800d772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d774:	1d3a      	adds	r2, r7, #4
 800d776:	4610      	mov	r0, r2
 800d778:	4798      	blx	r3
 800d77a:	60f8      	str	r0, [r7, #12]
  USBD_Update_CDC_ACM_DESC(ptr,
 800d77c:	7a7b      	ldrb	r3, [r7, #9]
 800d77e:	3301      	adds	r3, #1
 800d780:	b2d8      	uxtb	r0, r3
 800d782:	7afb      	ldrb	r3, [r7, #11]
 800d784:	3301      	adds	r3, #1
 800d786:	b2db      	uxtb	r3, r3
 800d788:	4a4f      	ldr	r2, [pc, #316]	@ (800d8c8 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d78a:	7812      	ldrb	r2, [r2, #0]
 800d78c:	7afc      	ldrb	r4, [r7, #11]
 800d78e:	7a79      	ldrb	r1, [r7, #9]
 800d790:	9202      	str	r2, [sp, #8]
 800d792:	7aba      	ldrb	r2, [r7, #10]
 800d794:	9201      	str	r2, [sp, #4]
 800d796:	9300      	str	r3, [sp, #0]
 800d798:	4623      	mov	r3, r4
 800d79a:	4602      	mov	r2, r0
 800d79c:	68f8      	ldr	r0, [r7, #12]
 800d79e:	f7ff fb85 	bl	800ceac <USBD_Update_CDC_ACM_DESC>
                           interface_no_track + 1,
                           in_ep_track,
                           in_ep_track + 1,
                           out_ep_track,
                           USBD_Track_String_Index);
  memcpy(USBD_COMPOSITE_FSCfgDesc.USBD_CDC_ACM_DESC, ptr + 0x09, len - 0x09);
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	3309      	adds	r3, #9
 800d7a6:	88ba      	ldrh	r2, [r7, #4]
 800d7a8:	3a09      	subs	r2, #9
 800d7aa:	4619      	mov	r1, r3
 800d7ac:	484a      	ldr	r0, [pc, #296]	@ (800d8d8 <USBD_COMPOSITE_Mount_Class+0x200>)
 800d7ae:	f005 f8c3 	bl	8012938 <memcpy>

  ptr = USBD_CDC_ACM.GetHSConfigDescriptor(&len);
 800d7b2:	4b48      	ldr	r3, [pc, #288]	@ (800d8d4 <USBD_COMPOSITE_Mount_Class+0x1fc>)
 800d7b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7b6:	1d3a      	adds	r2, r7, #4
 800d7b8:	4610      	mov	r0, r2
 800d7ba:	4798      	blx	r3
 800d7bc:	60f8      	str	r0, [r7, #12]
  USBD_Update_CDC_ACM_DESC(ptr,
 800d7be:	7a7b      	ldrb	r3, [r7, #9]
 800d7c0:	3301      	adds	r3, #1
 800d7c2:	b2d8      	uxtb	r0, r3
 800d7c4:	7afb      	ldrb	r3, [r7, #11]
 800d7c6:	3301      	adds	r3, #1
 800d7c8:	b2db      	uxtb	r3, r3
 800d7ca:	4a3f      	ldr	r2, [pc, #252]	@ (800d8c8 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d7cc:	7812      	ldrb	r2, [r2, #0]
 800d7ce:	7afc      	ldrb	r4, [r7, #11]
 800d7d0:	7a79      	ldrb	r1, [r7, #9]
 800d7d2:	9202      	str	r2, [sp, #8]
 800d7d4:	7aba      	ldrb	r2, [r7, #10]
 800d7d6:	9201      	str	r2, [sp, #4]
 800d7d8:	9300      	str	r3, [sp, #0]
 800d7da:	4623      	mov	r3, r4
 800d7dc:	4602      	mov	r2, r0
 800d7de:	68f8      	ldr	r0, [r7, #12]
 800d7e0:	f7ff fb64 	bl	800ceac <USBD_Update_CDC_ACM_DESC>
                           interface_no_track + 1,
                           in_ep_track,
                           in_ep_track + 1,
                           out_ep_track,
                           USBD_Track_String_Index);
  memcpy(USBD_COMPOSITE_HSCfgDesc.USBD_CDC_ACM_DESC, ptr + 0x09, len - 0x09);
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	3309      	adds	r3, #9
 800d7e8:	88ba      	ldrh	r2, [r7, #4]
 800d7ea:	3a09      	subs	r2, #9
 800d7ec:	4619      	mov	r1, r3
 800d7ee:	483b      	ldr	r0, [pc, #236]	@ (800d8dc <USBD_COMPOSITE_Mount_Class+0x204>)
 800d7f0:	f005 f8a2 	bl	8012938 <memcpy>

  in_ep_track += 2 * USBD_CDC_ACM_COUNT;
 800d7f4:	7afb      	ldrb	r3, [r7, #11]
 800d7f6:	3302      	adds	r3, #2
 800d7f8:	72fb      	strb	r3, [r7, #11]
  out_ep_track += 1 * USBD_CDC_ACM_COUNT;
 800d7fa:	7abb      	ldrb	r3, [r7, #10]
 800d7fc:	3301      	adds	r3, #1
 800d7fe:	72bb      	strb	r3, [r7, #10]
  interface_no_track += 2 * USBD_CDC_ACM_COUNT;
 800d800:	7a7b      	ldrb	r3, [r7, #9]
 800d802:	3302      	adds	r3, #2
 800d804:	727b      	strb	r3, [r7, #9]
  USBD_Track_String_Index += USBD_CDC_ACM_COUNT;
 800d806:	4b30      	ldr	r3, [pc, #192]	@ (800d8c8 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d808:	781b      	ldrb	r3, [r3, #0]
 800d80a:	3301      	adds	r3, #1
 800d80c:	b2da      	uxtb	r2, r3
 800d80e:	4b2e      	ldr	r3, [pc, #184]	@ (800d8c8 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d810:	701a      	strb	r2, [r3, #0]
#endif

  uint16_t CFG_SIZE = sizeof(USBD_COMPOSITE_CFG_DESC_t);
 800d812:	236b      	movs	r3, #107	@ 0x6b
 800d814:	80fb      	strh	r3, [r7, #6]
  ptr = USBD_COMPOSITE_HSCfgDesc.CONFIG_DESC;
 800d816:	4b32      	ldr	r3, [pc, #200]	@ (800d8e0 <USBD_COMPOSITE_Mount_Class+0x208>)
 800d818:	60fb      	str	r3, [r7, #12]
  /* Configuration Descriptor */
  ptr[0] = 0x09;                        /* bLength: Configuration Descriptor size */
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	2209      	movs	r2, #9
 800d81e:	701a      	strb	r2, [r3, #0]
  ptr[1] = USB_DESC_TYPE_CONFIGURATION; /* bDescriptorType: Configuration */
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	3301      	adds	r3, #1
 800d824:	2202      	movs	r2, #2
 800d826:	701a      	strb	r2, [r3, #0]
  ptr[2] = LOBYTE(CFG_SIZE);            /* wTotalLength:no of returned bytes */
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	3302      	adds	r3, #2
 800d82c:	88fa      	ldrh	r2, [r7, #6]
 800d82e:	b2d2      	uxtb	r2, r2
 800d830:	701a      	strb	r2, [r3, #0]
  ptr[3] = HIBYTE(CFG_SIZE);
 800d832:	88fb      	ldrh	r3, [r7, #6]
 800d834:	0a1b      	lsrs	r3, r3, #8
 800d836:	b29a      	uxth	r2, r3
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	3303      	adds	r3, #3
 800d83c:	b2d2      	uxtb	r2, r2
 800d83e:	701a      	strb	r2, [r3, #0]
  ptr[4] = interface_no_track; /* bNumInterfaces: 2 interface */
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	3304      	adds	r3, #4
 800d844:	7a7a      	ldrb	r2, [r7, #9]
 800d846:	701a      	strb	r2, [r3, #0]
  ptr[5] = 0x01;               /* bConfigurationValue: Configuration value */
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	3305      	adds	r3, #5
 800d84c:	2201      	movs	r2, #1
 800d84e:	701a      	strb	r2, [r3, #0]
  ptr[6] = 0x00;               /* iConfiguration: Index of string descriptor describing the configuration */
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	3306      	adds	r3, #6
 800d854:	2200      	movs	r2, #0
 800d856:	701a      	strb	r2, [r3, #0]
#if (USBD_SELF_POWERED == 1U)
  ptr[7] = 0xC0; /* bmAttributes: Bus Powered according to user configuration */
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	3307      	adds	r3, #7
 800d85c:	22c0      	movs	r2, #192	@ 0xc0
 800d85e:	701a      	strb	r2, [r3, #0]
#else
  ptr[7] = 0x80; /* bmAttributes: Bus Powered according to user configuration */
#endif
  ptr[8] = USBD_MAX_POWER; /* MaxPower 100 mA */
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	3308      	adds	r3, #8
 800d864:	2232      	movs	r2, #50	@ 0x32
 800d866:	701a      	strb	r2, [r3, #0]

  ptr = USBD_COMPOSITE_FSCfgDesc.CONFIG_DESC;
 800d868:	4b1e      	ldr	r3, [pc, #120]	@ (800d8e4 <USBD_COMPOSITE_Mount_Class+0x20c>)
 800d86a:	60fb      	str	r3, [r7, #12]
  /* Configuration Descriptor */
  ptr[0] = 0x09;                        /* bLength: Configuration Descriptor size */
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	2209      	movs	r2, #9
 800d870:	701a      	strb	r2, [r3, #0]
  ptr[1] = USB_DESC_TYPE_CONFIGURATION; /* bDescriptorType: Configuration */
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	3301      	adds	r3, #1
 800d876:	2202      	movs	r2, #2
 800d878:	701a      	strb	r2, [r3, #0]
  ptr[2] = LOBYTE(CFG_SIZE);            /* wTotalLength:no of returned bytes */
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	3302      	adds	r3, #2
 800d87e:	88fa      	ldrh	r2, [r7, #6]
 800d880:	b2d2      	uxtb	r2, r2
 800d882:	701a      	strb	r2, [r3, #0]
  ptr[3] = HIBYTE(CFG_SIZE);
 800d884:	88fb      	ldrh	r3, [r7, #6]
 800d886:	0a1b      	lsrs	r3, r3, #8
 800d888:	b29a      	uxth	r2, r3
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	3303      	adds	r3, #3
 800d88e:	b2d2      	uxtb	r2, r2
 800d890:	701a      	strb	r2, [r3, #0]
  ptr[4] = interface_no_track; /* bNumInterfaces: 2 interface */
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	3304      	adds	r3, #4
 800d896:	7a7a      	ldrb	r2, [r7, #9]
 800d898:	701a      	strb	r2, [r3, #0]
  ptr[5] = 0x01;               /* bConfigurationValue: Configuration value */
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	3305      	adds	r3, #5
 800d89e:	2201      	movs	r2, #1
 800d8a0:	701a      	strb	r2, [r3, #0]
  ptr[6] = 0x00;               /* iConfiguration: Index of string descriptor describing the configuration */
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	3306      	adds	r3, #6
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	701a      	strb	r2, [r3, #0]
#if (USBD_SELF_POWERED == 1U)
  ptr[7] = 0xC0; /* bmAttributes: Bus Powered according to user configuration */
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	3307      	adds	r3, #7
 800d8ae:	22c0      	movs	r2, #192	@ 0xc0
 800d8b0:	701a      	strb	r2, [r3, #0]
#else
  ptr[7] = 0x80; /* bmAttributes: Bus Powered according to user configuration */
#endif
  ptr[8] = USBD_MAX_POWER; /* MaxPower 100 mA */
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	3308      	adds	r3, #8
 800d8b6:	2232      	movs	r2, #50	@ 0x32
 800d8b8:	701a      	strb	r2, [r3, #0]

  (void)out_ep_track;
  (void)in_ep_track;
}
 800d8ba:	bf00      	nop
 800d8bc:	3714      	adds	r7, #20
 800d8be:	46bd      	mov	sp, r7
 800d8c0:	bd90      	pop	{r4, r7, pc}
 800d8c2:	bf00      	nop
 800d8c4:	200003cc 	.word	0x200003cc
 800d8c8:	2000036c 	.word	0x2000036c
 800d8cc:	200013b9 	.word	0x200013b9
 800d8d0:	20001425 	.word	0x20001425
 800d8d4:	20000248 	.word	0x20000248
 800d8d8:	200013d9 	.word	0x200013d9
 800d8dc:	20001445 	.word	0x20001445
 800d8e0:	2000141c 	.word	0x2000141c
 800d8e4:	200013b0 	.word	0x200013b0

0800d8e8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  USBD_COMPOSITE_Mount_Class();
 800d8ec:	f7ff fef4 	bl	800d6d8 <USBD_COMPOSITE_Mount_Class>
  if (USBD_Init(&hUsbDevice, &USBD_Desc, DEVICE_HS) != USBD_OK)
  {
    Error_Handler();
  }
#else
  if (USBD_Init(&hUsbDevice, &USBD_Desc, DEVICE_FS) != USBD_OK)
 800d8f0:	2200      	movs	r2, #0
 800d8f2:	4917      	ldr	r1, [pc, #92]	@ (800d950 <MX_USB_DEVICE_Init+0x68>)
 800d8f4:	4817      	ldr	r0, [pc, #92]	@ (800d954 <MX_USB_DEVICE_Init+0x6c>)
 800d8f6:	f000 fb15 	bl	800df24 <USBD_Init>
 800d8fa:	4603      	mov	r3, r0
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d001      	beq.n	800d904 <MX_USB_DEVICE_Init+0x1c>
  {
    Error_Handler();
 800d900:	f7f3 fce8 	bl	80012d4 <Error_Handler>
  }
#endif
  if (USBD_RegisterClass(&hUsbDevice, &USBD_COMPOSITE) != USBD_OK)
 800d904:	4914      	ldr	r1, [pc, #80]	@ (800d958 <MX_USB_DEVICE_Init+0x70>)
 800d906:	4813      	ldr	r0, [pc, #76]	@ (800d954 <MX_USB_DEVICE_Init+0x6c>)
 800d908:	f000 fb38 	bl	800df7c <USBD_RegisterClass>
 800d90c:	4603      	mov	r3, r0
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d001      	beq.n	800d916 <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 800d912:	f7f3 fcdf 	bl	80012d4 <Error_Handler>
  }
#if (USBD_USE_CDC_ACM == 1)
  if (USBD_CDC_ACM_RegisterInterface(&hUsbDevice, &USBD_CDC_ACM_fops) != USBD_OK)
 800d916:	4911      	ldr	r1, [pc, #68]	@ (800d95c <MX_USB_DEVICE_Init+0x74>)
 800d918:	480e      	ldr	r0, [pc, #56]	@ (800d954 <MX_USB_DEVICE_Init+0x6c>)
 800d91a:	f7ff f9f9 	bl	800cd10 <USBD_CDC_ACM_RegisterInterface>
 800d91e:	4603      	mov	r3, r0
 800d920:	2b00      	cmp	r3, #0
 800d922:	d001      	beq.n	800d928 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 800d924:	f7f3 fcd6 	bl	80012d4 <Error_Handler>
#if (USBD_USE_HID_MOUSE == 1)
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDevice, &USBD_CustomHID_fops) != USBD_OK)
 800d928:	490d      	ldr	r1, [pc, #52]	@ (800d960 <MX_USB_DEVICE_Init+0x78>)
 800d92a:	480a      	ldr	r0, [pc, #40]	@ (800d954 <MX_USB_DEVICE_Init+0x6c>)
 800d92c:	f002 f876 	bl	800fa1c <USBD_CUSTOM_HID_RegisterInterface>
 800d930:	4603      	mov	r3, r0
 800d932:	2b00      	cmp	r3, #0
 800d934:	d001      	beq.n	800d93a <MX_USB_DEVICE_Init+0x52>
  {
    Error_Handler();
 800d936:	f7f3 fccd 	bl	80012d4 <Error_Handler>
  if (USBD_PRNT_RegisterInterface(&hUsbDevice, &USBD_PRNT_fops) != USBD_OK)
  {
    Error_Handler();
  }
#endif
  if (USBD_Start(&hUsbDevice) != USBD_OK)
 800d93a:	4806      	ldr	r0, [pc, #24]	@ (800d954 <MX_USB_DEVICE_Init+0x6c>)
 800d93c:	f000 fb5c 	bl	800dff8 <USBD_Start>
 800d940:	4603      	mov	r3, r0
 800d942:	2b00      	cmp	r3, #0
 800d944:	d001      	beq.n	800d94a <MX_USB_DEVICE_Init+0x62>
  {
    Error_Handler();
 800d946:	f7f3 fcc5 	bl	80012d4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d94a:	bf00      	nop
 800d94c:	bd80      	pop	{r7, pc}
 800d94e:	bf00      	nop
 800d950:	2000037c 	.word	0x2000037c
 800d954:	200014c8 	.word	0x200014c8
 800d958:	20000330 	.word	0x20000330
 800d95c:	2000031c 	.word	0x2000031c
 800d960:	20000508 	.word	0x20000508

0800d964 <HAL_PCDEx_SetTxFiFoInBytes>:
/* Private functions ---------------------------------------------------------*/

/* USER CODE BEGIN 1 */
#if(!STM32F1_DEVICE)
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFoInBytes(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800d964:	b580      	push	{r7, lr}
 800d966:	b082      	sub	sp, #8
 800d968:	af00      	add	r7, sp, #0
 800d96a:	6078      	str	r0, [r7, #4]
 800d96c:	460b      	mov	r3, r1
 800d96e:	70fb      	strb	r3, [r7, #3]
 800d970:	4613      	mov	r3, r2
 800d972:	803b      	strh	r3, [r7, #0]
	return HAL_PCDEx_SetTxFiFo(hpcd, fifo, (size/4));
 800d974:	883b      	ldrh	r3, [r7, #0]
 800d976:	089b      	lsrs	r3, r3, #2
 800d978:	b29a      	uxth	r2, r3
 800d97a:	78fb      	ldrb	r3, [r7, #3]
 800d97c:	4619      	mov	r1, r3
 800d97e:	6878      	ldr	r0, [r7, #4]
 800d980:	f7f9 f8d2 	bl	8006b28 <HAL_PCDEx_SetTxFiFo>
 800d984:	4603      	mov	r3, r0
}
 800d986:	4618      	mov	r0, r3
 800d988:	3708      	adds	r7, #8
 800d98a:	46bd      	mov	sp, r7
 800d98c:	bd80      	pop	{r7, pc}

0800d98e <HAL_PCDEx_SetRxFiFoInBytes>:

HAL_StatusTypeDef HAL_PCDEx_SetRxFiFoInBytes(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800d98e:	b580      	push	{r7, lr}
 800d990:	b082      	sub	sp, #8
 800d992:	af00      	add	r7, sp, #0
 800d994:	6078      	str	r0, [r7, #4]
 800d996:	460b      	mov	r3, r1
 800d998:	807b      	strh	r3, [r7, #2]
	return HAL_PCDEx_SetRxFiFo(hpcd, (size/4));
 800d99a:	887b      	ldrh	r3, [r7, #2]
 800d99c:	089b      	lsrs	r3, r3, #2
 800d99e:	b29b      	uxth	r3, r3
 800d9a0:	4619      	mov	r1, r3
 800d9a2:	6878      	ldr	r0, [r7, #4]
 800d9a4:	f7f9 f907 	bl	8006bb6 <HAL_PCDEx_SetRxFiFo>
 800d9a8:	4603      	mov	r3, r0
}
 800d9aa:	4618      	mov	r0, r3
 800d9ac:	3708      	adds	r7, #8
 800d9ae:	46bd      	mov	sp, r7
 800d9b0:	bd80      	pop	{r7, pc}

0800d9b2 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d9b2:	b580      	push	{r7, lr}
 800d9b4:	b082      	sub	sp, #8
 800d9b6:	af00      	add	r7, sp, #0
 800d9b8:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef *)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800d9c6:	4619      	mov	r1, r3
 800d9c8:	4610      	mov	r0, r2
 800d9ca:	f000 fb60 	bl	800e08e <USBD_LL_SetupStage>
}
 800d9ce:	bf00      	nop
 800d9d0:	3708      	adds	r7, #8
 800d9d2:	46bd      	mov	sp, r7
 800d9d4:	bd80      	pop	{r7, pc}

0800d9d6 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d9d6:	b580      	push	{r7, lr}
 800d9d8:	b082      	sub	sp, #8
 800d9da:	af00      	add	r7, sp, #0
 800d9dc:	6078      	str	r0, [r7, #4]
 800d9de:	460b      	mov	r3, r1
 800d9e0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef *)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800d9e8:	78fa      	ldrb	r2, [r7, #3]
 800d9ea:	6879      	ldr	r1, [r7, #4]
 800d9ec:	4613      	mov	r3, r2
 800d9ee:	00db      	lsls	r3, r3, #3
 800d9f0:	4413      	add	r3, r2
 800d9f2:	009b      	lsls	r3, r3, #2
 800d9f4:	440b      	add	r3, r1
 800d9f6:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 800d9fa:	681a      	ldr	r2, [r3, #0]
 800d9fc:	78fb      	ldrb	r3, [r7, #3]
 800d9fe:	4619      	mov	r1, r3
 800da00:	f000 fb9a 	bl	800e138 <USBD_LL_DataOutStage>
}
 800da04:	bf00      	nop
 800da06:	3708      	adds	r7, #8
 800da08:	46bd      	mov	sp, r7
 800da0a:	bd80      	pop	{r7, pc}

0800da0c <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da0c:	b580      	push	{r7, lr}
 800da0e:	b082      	sub	sp, #8
 800da10:	af00      	add	r7, sp, #0
 800da12:	6078      	str	r0, [r7, #4]
 800da14:	460b      	mov	r3, r1
 800da16:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef *)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800da1e:	78fa      	ldrb	r2, [r7, #3]
 800da20:	6879      	ldr	r1, [r7, #4]
 800da22:	4613      	mov	r3, r2
 800da24:	00db      	lsls	r3, r3, #3
 800da26:	4413      	add	r3, r2
 800da28:	009b      	lsls	r3, r3, #2
 800da2a:	440b      	add	r3, r1
 800da2c:	334c      	adds	r3, #76	@ 0x4c
 800da2e:	681a      	ldr	r2, [r3, #0]
 800da30:	78fb      	ldrb	r3, [r7, #3]
 800da32:	4619      	mov	r1, r3
 800da34:	f000 fbe3 	bl	800e1fe <USBD_LL_DataInStage>
}
 800da38:	bf00      	nop
 800da3a:	3708      	adds	r7, #8
 800da3c:	46bd      	mov	sp, r7
 800da3e:	bd80      	pop	{r7, pc}

0800da40 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da40:	b580      	push	{r7, lr}
 800da42:	b082      	sub	sp, #8
 800da44:	af00      	add	r7, sp, #0
 800da46:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef *)hpcd->pData);
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800da4e:	4618      	mov	r0, r3
 800da50:	f000 fcf2 	bl	800e438 <USBD_LL_SOF>
}
 800da54:	bf00      	nop
 800da56:	3708      	adds	r7, #8
 800da58:	46bd      	mov	sp, r7
 800da5a:	bd80      	pop	{r7, pc}

0800da5c <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800da5c:	b580      	push	{r7, lr}
 800da5e:	b084      	sub	sp, #16
 800da60:	af00      	add	r7, sp, #0
 800da62:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800da64:	2301      	movs	r3, #1
 800da66:	73fb      	strb	r3, [r7, #15]

  if (hpcd->Init.speed == PCD_SPEED_FULL)
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	68db      	ldr	r3, [r3, #12]
 800da6c:	2b02      	cmp	r3, #2
 800da6e:	d102      	bne.n	800da76 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_FULL; 
 800da70:	2301      	movs	r3, #1
 800da72:	73fb      	strb	r3, [r7, #15]
 800da74:	e008      	b.n	800da88 <HAL_PCD_ResetCallback+0x2c>
  }
  #if(!STM32F1_DEVICE)
  else if (hpcd->Init.speed == PCD_SPEED_HIGH)
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	68db      	ldr	r3, [r3, #12]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d102      	bne.n	800da84 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_HIGH;
 800da7e:	2300      	movs	r3, #0
 800da80:	73fb      	strb	r3, [r7, #15]
 800da82:	e001      	b.n	800da88 <HAL_PCD_ResetCallback+0x2c>
  }
  #endif
  else
  {
    Error_Handler();
 800da84:	f7f3 fc26 	bl	80012d4 <Error_Handler>
  }
  /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef *)hpcd->pData, speed);
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800da8e:	7bfa      	ldrb	r2, [r7, #15]
 800da90:	4611      	mov	r1, r2
 800da92:	4618      	mov	r0, r3
 800da94:	f000 fc92 	bl	800e3bc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef *)hpcd->pData);
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800da9e:	4618      	mov	r0, r3
 800daa0:	f000 fc43 	bl	800e32a <USBD_LL_Reset>
}
 800daa4:	bf00      	nop
 800daa6:	3710      	adds	r7, #16
 800daa8:	46bd      	mov	sp, r7
 800daaa:	bd80      	pop	{r7, pc}

0800daac <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800daac:	b580      	push	{r7, lr}
 800daae:	b082      	sub	sp, #8
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef *)hpcd->pData);
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800daba:	4618      	mov	r0, r3
 800dabc:	f000 fc8e 	bl	800e3dc <USBD_LL_Suspend>
#if (!STM32F1_DEVICE)
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	687a      	ldr	r2, [r7, #4]
 800dacc:	6812      	ldr	r2, [r2, #0]
 800dace:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800dad2:	f043 0301 	orr.w	r3, r3, #1
 800dad6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	6a1b      	ldr	r3, [r3, #32]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d005      	beq.n	800daec <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dae0:	4b04      	ldr	r3, [pc, #16]	@ (800daf4 <HAL_PCD_SuspendCallback+0x48>)
 800dae2:	691b      	ldr	r3, [r3, #16]
 800dae4:	4a03      	ldr	r2, [pc, #12]	@ (800daf4 <HAL_PCD_SuspendCallback+0x48>)
 800dae6:	f043 0306 	orr.w	r3, r3, #6
 800daea:	6113      	str	r3, [r2, #16]
  }
#endif
  /* USER CODE END 2 */
}
 800daec:	bf00      	nop
 800daee:	3708      	adds	r7, #8
 800daf0:	46bd      	mov	sp, r7
 800daf2:	bd80      	pop	{r7, pc}
 800daf4:	e000ed00 	.word	0xe000ed00

0800daf8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	b082      	sub	sp, #8
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef *)hpcd->pData);
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800db06:	4618      	mov	r0, r3
 800db08:	f000 fc7e 	bl	800e408 <USBD_LL_Resume>
}
 800db0c:	bf00      	nop
 800db0e:	3708      	adds	r7, #8
 800db10:	46bd      	mov	sp, r7
 800db12:	bd80      	pop	{r7, pc}

0800db14 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db14:	b580      	push	{r7, lr}
 800db16:	b082      	sub	sp, #8
 800db18:	af00      	add	r7, sp, #0
 800db1a:	6078      	str	r0, [r7, #4]
 800db1c:	460b      	mov	r3, r1
 800db1e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef *)hpcd->pData, epnum);
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800db26:	78fa      	ldrb	r2, [r7, #3]
 800db28:	4611      	mov	r1, r2
 800db2a:	4618      	mov	r0, r3
 800db2c:	f000 fccc 	bl	800e4c8 <USBD_LL_IsoOUTIncomplete>
}
 800db30:	bf00      	nop
 800db32:	3708      	adds	r7, #8
 800db34:	46bd      	mov	sp, r7
 800db36:	bd80      	pop	{r7, pc}

0800db38 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db38:	b580      	push	{r7, lr}
 800db3a:	b082      	sub	sp, #8
 800db3c:	af00      	add	r7, sp, #0
 800db3e:	6078      	str	r0, [r7, #4]
 800db40:	460b      	mov	r3, r1
 800db42:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef *)hpcd->pData, epnum);
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800db4a:	78fa      	ldrb	r2, [r7, #3]
 800db4c:	4611      	mov	r1, r2
 800db4e:	4618      	mov	r0, r3
 800db50:	f000 fc94 	bl	800e47c <USBD_LL_IsoINIncomplete>
}
 800db54:	bf00      	nop
 800db56:	3708      	adds	r7, #8
 800db58:	46bd      	mov	sp, r7
 800db5a:	bd80      	pop	{r7, pc}

0800db5c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b082      	sub	sp, #8
 800db60:	af00      	add	r7, sp, #0
 800db62:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef *)hpcd->pData);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800db6a:	4618      	mov	r0, r3
 800db6c:	f000 fcd2 	bl	800e514 <USBD_LL_DevConnected>
}
 800db70:	bf00      	nop
 800db72:	3708      	adds	r7, #8
 800db74:	46bd      	mov	sp, r7
 800db76:	bd80      	pop	{r7, pc}

0800db78 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db78:	b580      	push	{r7, lr}
 800db7a:	b082      	sub	sp, #8
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef *)hpcd->pData);
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800db86:	4618      	mov	r0, r3
 800db88:	f000 fccf 	bl	800e52a <USBD_LL_DevDisconnected>
}
 800db8c:	bf00      	nop
 800db8e:	3708      	adds	r7, #8
 800db90:	46bd      	mov	sp, r7
 800db92:	bd80      	pop	{r7, pc}

0800db94 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800db94:	b580      	push	{r7, lr}
 800db96:	b084      	sub	sp, #16
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
#else
  /**FULL SPEED USB */
#if (STM32F1_DEVICE) /** for STM32F1 or similar */
  hpcd_USB_OTG_PTR = &hpcd_USB_FS;  /** hpcd_USB_FS or hpcd_USB_OTG_FS*/
#else
  hpcd_USB_OTG_PTR = &hpcd_USB_OTG_FS;  /** hpcd_USB_FS or hpcd_USB_OTG_FS*/
 800db9c:	4b27      	ldr	r3, [pc, #156]	@ (800dc3c <USBD_LL_Init+0xa8>)
 800db9e:	4a28      	ldr	r2, [pc, #160]	@ (800dc40 <USBD_LL_Init+0xac>)
 800dba0:	601a      	str	r2, [r3, #0]
#endif

  if (pdev->id == DEVICE_FS)
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	781b      	ldrb	r3, [r3, #0]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d143      	bne.n	800dc32 <USBD_LL_Init+0x9e>
  {
    /* Link the driver to the stack. */
    hpcd_USB_OTG_PTR->pData = pdev;
 800dbaa:	4b24      	ldr	r3, [pc, #144]	@ (800dc3c <USBD_LL_Init+0xa8>)
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	687a      	ldr	r2, [r7, #4]
 800dbb0:	f8c3 2508 	str.w	r2, [r3, #1288]	@ 0x508
    pdev->pData = hpcd_USB_OTG_PTR;
 800dbb4:	4b21      	ldr	r3, [pc, #132]	@ (800dc3c <USBD_LL_Init+0xa8>)
 800dbb6:	681a      	ldr	r2, [r3, #0]
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	f8c3 2310 	str.w	r2, [r3, #784]	@ 0x310
      pma_track += 8;
    }
#endif
#else /** if HAL_PCDEx_SetRxFiFo() is used by HAL driver */

    HAL_PCDEx_SetRxFiFoInBytes(hpcd_USB_OTG_PTR, 512); // ALL OUT EP Buffer
 800dbbe:	4b1f      	ldr	r3, [pc, #124]	@ (800dc3c <USBD_LL_Init+0xa8>)
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	f7ff fee1 	bl	800d98e <HAL_PCDEx_SetRxFiFoInBytes>

    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, 0, 64); // EP0 IN
 800dbcc:	4b1b      	ldr	r3, [pc, #108]	@ (800dc3c <USBD_LL_Init+0xa8>)
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	2240      	movs	r2, #64	@ 0x40
 800dbd2:	2100      	movs	r1, #0
 800dbd4:	4618      	mov	r0, r3
 800dbd6:	f7ff fec5 	bl	800d964 <HAL_PCDEx_SetTxFiFoInBytes>
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (HID_KEYBOARD_IN_EP & 0x7F), 64);
#endif
#if (USBD_USE_HID_CUSTOM == 1)
    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (CUSTOM_HID_IN_EP & 0x7F), 64);
 800dbda:	4b18      	ldr	r3, [pc, #96]	@ (800dc3c <USBD_LL_Init+0xa8>)
 800dbdc:	6818      	ldr	r0, [r3, #0]
 800dbde:	4b19      	ldr	r3, [pc, #100]	@ (800dc44 <USBD_LL_Init+0xb0>)
 800dbe0:	781b      	ldrb	r3, [r3, #0]
 800dbe2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dbe6:	b2db      	uxtb	r3, r3
 800dbe8:	2240      	movs	r2, #64	@ 0x40
 800dbea:	4619      	mov	r1, r3
 800dbec:	f7ff feba 	bl	800d964 <HAL_PCDEx_SetTxFiFoInBytes>
#endif
#if (USBD_USE_PRNTR == 1)
    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (PRNT_IN_EP & 0x7F), 128);
#endif
#if (USBD_USE_CDC_ACM == 1)
    for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	73fb      	strb	r3, [r7, #15]
 800dbf4:	e01a      	b.n	800dc2c <USBD_LL_Init+0x98>
    {
      HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (CDC_IN_EP[i] & 0x7F), 128);
 800dbf6:	4b11      	ldr	r3, [pc, #68]	@ (800dc3c <USBD_LL_Init+0xa8>)
 800dbf8:	6818      	ldr	r0, [r3, #0]
 800dbfa:	7bfb      	ldrb	r3, [r7, #15]
 800dbfc:	4a12      	ldr	r2, [pc, #72]	@ (800dc48 <USBD_LL_Init+0xb4>)
 800dbfe:	5cd3      	ldrb	r3, [r2, r3]
 800dc00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dc04:	b2db      	uxtb	r3, r3
 800dc06:	2280      	movs	r2, #128	@ 0x80
 800dc08:	4619      	mov	r1, r3
 800dc0a:	f7ff feab 	bl	800d964 <HAL_PCDEx_SetTxFiFoInBytes>
      HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (CDC_CMD_EP[i] & 0x7F), 64);
 800dc0e:	4b0b      	ldr	r3, [pc, #44]	@ (800dc3c <USBD_LL_Init+0xa8>)
 800dc10:	6818      	ldr	r0, [r3, #0]
 800dc12:	7bfb      	ldrb	r3, [r7, #15]
 800dc14:	4a0d      	ldr	r2, [pc, #52]	@ (800dc4c <USBD_LL_Init+0xb8>)
 800dc16:	5cd3      	ldrb	r3, [r2, r3]
 800dc18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dc1c:	b2db      	uxtb	r3, r3
 800dc1e:	2240      	movs	r2, #64	@ 0x40
 800dc20:	4619      	mov	r1, r3
 800dc22:	f7ff fe9f 	bl	800d964 <HAL_PCDEx_SetTxFiFoInBytes>
    for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800dc26:	7bfb      	ldrb	r3, [r7, #15]
 800dc28:	3301      	adds	r3, #1
 800dc2a:	73fb      	strb	r3, [r7, #15]
 800dc2c:	7bfb      	ldrb	r3, [r7, #15]
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d0e1      	beq.n	800dbf6 <USBD_LL_Init+0x62>
  HAL_PCD_RegisterDataOutStageCallback(hpcd_USB_OTG_PTR, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(hpcd_USB_OTG_PTR, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(hpcd_USB_OTG_PTR, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(hpcd_USB_OTG_PTR, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  return USBD_OK;
 800dc32:	2300      	movs	r3, #0
}
 800dc34:	4618      	mov	r0, r3
 800dc36:	3710      	adds	r7, #16
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bd80      	pop	{r7, pc}
 800dc3c:	200017e4 	.word	0x200017e4
 800dc40:	20000aec 	.word	0x20000aec
 800dc44:	200003ca 	.word	0x200003ca
 800dc48:	200010f4 	.word	0x200010f4
 800dc4c:	200010fc 	.word	0x200010fc

0800dc50 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800dc50:	b580      	push	{r7, lr}
 800dc52:	b084      	sub	sp, #16
 800dc54:	af00      	add	r7, sp, #0
 800dc56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc58:	2300      	movs	r3, #0
 800dc5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800dc66:	4618      	mov	r0, r3
 800dc68:	f7f7 fe62 	bl	8005930 <HAL_PCD_Start>
 800dc6c:	4603      	mov	r3, r0
 800dc6e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800dc70:	7bfb      	ldrb	r3, [r7, #15]
 800dc72:	4618      	mov	r0, r3
 800dc74:	f000 f92a 	bl	800decc <USBD_Get_USB_Status>
 800dc78:	4603      	mov	r3, r0
 800dc7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dc7c:	7bbb      	ldrb	r3, [r7, #14]
}
 800dc7e:	4618      	mov	r0, r3
 800dc80:	3710      	adds	r7, #16
 800dc82:	46bd      	mov	sp, r7
 800dc84:	bd80      	pop	{r7, pc}

0800dc86 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800dc86:	b580      	push	{r7, lr}
 800dc88:	b084      	sub	sp, #16
 800dc8a:	af00      	add	r7, sp, #0
 800dc8c:	6078      	str	r0, [r7, #4]
 800dc8e:	4608      	mov	r0, r1
 800dc90:	4611      	mov	r1, r2
 800dc92:	461a      	mov	r2, r3
 800dc94:	4603      	mov	r3, r0
 800dc96:	70fb      	strb	r3, [r7, #3]
 800dc98:	460b      	mov	r3, r1
 800dc9a:	70bb      	strb	r3, [r7, #2]
 800dc9c:	4613      	mov	r3, r2
 800dc9e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dca0:	2300      	movs	r3, #0
 800dca2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dca4:	2300      	movs	r3, #0
 800dca6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	f8d3 0310 	ldr.w	r0, [r3, #784]	@ 0x310
 800dcae:	78bb      	ldrb	r3, [r7, #2]
 800dcb0:	883a      	ldrh	r2, [r7, #0]
 800dcb2:	78f9      	ldrb	r1, [r7, #3]
 800dcb4:	f7f8 fb33 	bl	800631e <HAL_PCD_EP_Open>
 800dcb8:	4603      	mov	r3, r0
 800dcba:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800dcbc:	7bfb      	ldrb	r3, [r7, #15]
 800dcbe:	4618      	mov	r0, r3
 800dcc0:	f000 f904 	bl	800decc <USBD_Get_USB_Status>
 800dcc4:	4603      	mov	r3, r0
 800dcc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dcc8:	7bbb      	ldrb	r3, [r7, #14]
}
 800dcca:	4618      	mov	r0, r3
 800dccc:	3710      	adds	r7, #16
 800dcce:	46bd      	mov	sp, r7
 800dcd0:	bd80      	pop	{r7, pc}

0800dcd2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dcd2:	b580      	push	{r7, lr}
 800dcd4:	b084      	sub	sp, #16
 800dcd6:	af00      	add	r7, sp, #0
 800dcd8:	6078      	str	r0, [r7, #4]
 800dcda:	460b      	mov	r3, r1
 800dcdc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dcde:	2300      	movs	r3, #0
 800dce0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dce2:	2300      	movs	r3, #0
 800dce4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800dcec:	78fa      	ldrb	r2, [r7, #3]
 800dcee:	4611      	mov	r1, r2
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	f7f8 fb7c 	bl	80063ee <HAL_PCD_EP_Close>
 800dcf6:	4603      	mov	r3, r0
 800dcf8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800dcfa:	7bfb      	ldrb	r3, [r7, #15]
 800dcfc:	4618      	mov	r0, r3
 800dcfe:	f000 f8e5 	bl	800decc <USBD_Get_USB_Status>
 800dd02:	4603      	mov	r3, r0
 800dd04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dd06:	7bbb      	ldrb	r3, [r7, #14]
}
 800dd08:	4618      	mov	r0, r3
 800dd0a:	3710      	adds	r7, #16
 800dd0c:	46bd      	mov	sp, r7
 800dd0e:	bd80      	pop	{r7, pc}

0800dd10 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b084      	sub	sp, #16
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	6078      	str	r0, [r7, #4]
 800dd18:	460b      	mov	r3, r1
 800dd1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dd1c:	2300      	movs	r3, #0
 800dd1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dd20:	2300      	movs	r3, #0
 800dd22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800dd2a:	78fa      	ldrb	r2, [r7, #3]
 800dd2c:	4611      	mov	r1, r2
 800dd2e:	4618      	mov	r0, r3
 800dd30:	f7f8 fc54 	bl	80065dc <HAL_PCD_EP_SetStall>
 800dd34:	4603      	mov	r3, r0
 800dd36:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800dd38:	7bfb      	ldrb	r3, [r7, #15]
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	f000 f8c6 	bl	800decc <USBD_Get_USB_Status>
 800dd40:	4603      	mov	r3, r0
 800dd42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dd44:	7bbb      	ldrb	r3, [r7, #14]
}
 800dd46:	4618      	mov	r0, r3
 800dd48:	3710      	adds	r7, #16
 800dd4a:	46bd      	mov	sp, r7
 800dd4c:	bd80      	pop	{r7, pc}

0800dd4e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dd4e:	b580      	push	{r7, lr}
 800dd50:	b084      	sub	sp, #16
 800dd52:	af00      	add	r7, sp, #0
 800dd54:	6078      	str	r0, [r7, #4]
 800dd56:	460b      	mov	r3, r1
 800dd58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dd5e:	2300      	movs	r3, #0
 800dd60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800dd68:	78fa      	ldrb	r2, [r7, #3]
 800dd6a:	4611      	mov	r1, r2
 800dd6c:	4618      	mov	r0, r3
 800dd6e:	f7f8 fc99 	bl	80066a4 <HAL_PCD_EP_ClrStall>
 800dd72:	4603      	mov	r3, r0
 800dd74:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800dd76:	7bfb      	ldrb	r3, [r7, #15]
 800dd78:	4618      	mov	r0, r3
 800dd7a:	f000 f8a7 	bl	800decc <USBD_Get_USB_Status>
 800dd7e:	4603      	mov	r3, r0
 800dd80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dd82:	7bbb      	ldrb	r3, [r7, #14]
}
 800dd84:	4618      	mov	r0, r3
 800dd86:	3710      	adds	r7, #16
 800dd88:	46bd      	mov	sp, r7
 800dd8a:	bd80      	pop	{r7, pc}

0800dd8c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dd8c:	b480      	push	{r7}
 800dd8e:	b085      	sub	sp, #20
 800dd90:	af00      	add	r7, sp, #0
 800dd92:	6078      	str	r0, [r7, #4]
 800dd94:	460b      	mov	r3, r1
 800dd96:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800dd9e:	60fb      	str	r3, [r7, #12]

  if ((ep_addr & 0x80) == 0x80)
 800dda0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	da0b      	bge.n	800ddc0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800dda8:	78fb      	ldrb	r3, [r7, #3]
 800ddaa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ddae:	68f9      	ldr	r1, [r7, #12]
 800ddb0:	4613      	mov	r3, r2
 800ddb2:	00db      	lsls	r3, r3, #3
 800ddb4:	4413      	add	r3, r2
 800ddb6:	009b      	lsls	r3, r3, #2
 800ddb8:	440b      	add	r3, r1
 800ddba:	333e      	adds	r3, #62	@ 0x3e
 800ddbc:	781b      	ldrb	r3, [r3, #0]
 800ddbe:	e00b      	b.n	800ddd8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ddc0:	78fb      	ldrb	r3, [r7, #3]
 800ddc2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ddc6:	68f9      	ldr	r1, [r7, #12]
 800ddc8:	4613      	mov	r3, r2
 800ddca:	00db      	lsls	r3, r3, #3
 800ddcc:	4413      	add	r3, r2
 800ddce:	009b      	lsls	r3, r3, #2
 800ddd0:	440b      	add	r3, r1
 800ddd2:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 800ddd6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ddd8:	4618      	mov	r0, r3
 800ddda:	3714      	adds	r7, #20
 800dddc:	46bd      	mov	sp, r7
 800ddde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde2:	4770      	bx	lr

0800dde4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800dde4:	b580      	push	{r7, lr}
 800dde6:	b084      	sub	sp, #16
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	6078      	str	r0, [r7, #4]
 800ddec:	460b      	mov	r3, r1
 800ddee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ddf0:	2300      	movs	r3, #0
 800ddf2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800ddfe:	78fa      	ldrb	r2, [r7, #3]
 800de00:	4611      	mov	r1, r2
 800de02:	4618      	mov	r0, r3
 800de04:	f7f8 fa66 	bl	80062d4 <HAL_PCD_SetAddress>
 800de08:	4603      	mov	r3, r0
 800de0a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800de0c:	7bfb      	ldrb	r3, [r7, #15]
 800de0e:	4618      	mov	r0, r3
 800de10:	f000 f85c 	bl	800decc <USBD_Get_USB_Status>
 800de14:	4603      	mov	r3, r0
 800de16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800de18:	7bbb      	ldrb	r3, [r7, #14]
}
 800de1a:	4618      	mov	r0, r3
 800de1c:	3710      	adds	r7, #16
 800de1e:	46bd      	mov	sp, r7
 800de20:	bd80      	pop	{r7, pc}

0800de22 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800de22:	b580      	push	{r7, lr}
 800de24:	b086      	sub	sp, #24
 800de26:	af00      	add	r7, sp, #0
 800de28:	60f8      	str	r0, [r7, #12]
 800de2a:	607a      	str	r2, [r7, #4]
 800de2c:	603b      	str	r3, [r7, #0]
 800de2e:	460b      	mov	r3, r1
 800de30:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de32:	2300      	movs	r3, #0
 800de34:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de36:	2300      	movs	r3, #0
 800de38:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800de3a:	68fb      	ldr	r3, [r7, #12]
 800de3c:	f8d3 0310 	ldr.w	r0, [r3, #784]	@ 0x310
 800de40:	7af9      	ldrb	r1, [r7, #11]
 800de42:	683b      	ldr	r3, [r7, #0]
 800de44:	687a      	ldr	r2, [r7, #4]
 800de46:	f7f8 fb7f 	bl	8006548 <HAL_PCD_EP_Transmit>
 800de4a:	4603      	mov	r3, r0
 800de4c:	75fb      	strb	r3, [r7, #23]

  usb_status = USBD_Get_USB_Status(hal_status);
 800de4e:	7dfb      	ldrb	r3, [r7, #23]
 800de50:	4618      	mov	r0, r3
 800de52:	f000 f83b 	bl	800decc <USBD_Get_USB_Status>
 800de56:	4603      	mov	r3, r0
 800de58:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800de5a:	7dbb      	ldrb	r3, [r7, #22]
}
 800de5c:	4618      	mov	r0, r3
 800de5e:	3718      	adds	r7, #24
 800de60:	46bd      	mov	sp, r7
 800de62:	bd80      	pop	{r7, pc}

0800de64 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800de64:	b580      	push	{r7, lr}
 800de66:	b086      	sub	sp, #24
 800de68:	af00      	add	r7, sp, #0
 800de6a:	60f8      	str	r0, [r7, #12]
 800de6c:	607a      	str	r2, [r7, #4]
 800de6e:	603b      	str	r3, [r7, #0]
 800de70:	460b      	mov	r3, r1
 800de72:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de74:	2300      	movs	r3, #0
 800de76:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de78:	2300      	movs	r3, #0
 800de7a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	f8d3 0310 	ldr.w	r0, [r3, #784]	@ 0x310
 800de82:	7af9      	ldrb	r1, [r7, #11]
 800de84:	683b      	ldr	r3, [r7, #0]
 800de86:	687a      	ldr	r2, [r7, #4]
 800de88:	f7f8 fafb 	bl	8006482 <HAL_PCD_EP_Receive>
 800de8c:	4603      	mov	r3, r0
 800de8e:	75fb      	strb	r3, [r7, #23]

  usb_status = USBD_Get_USB_Status(hal_status);
 800de90:	7dfb      	ldrb	r3, [r7, #23]
 800de92:	4618      	mov	r0, r3
 800de94:	f000 f81a 	bl	800decc <USBD_Get_USB_Status>
 800de98:	4603      	mov	r3, r0
 800de9a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800de9c:	7dbb      	ldrb	r3, [r7, #22]
}
 800de9e:	4618      	mov	r0, r3
 800dea0:	3718      	adds	r7, #24
 800dea2:	46bd      	mov	sp, r7
 800dea4:	bd80      	pop	{r7, pc}

0800dea6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dea6:	b580      	push	{r7, lr}
 800dea8:	b082      	sub	sp, #8
 800deaa:	af00      	add	r7, sp, #0
 800deac:	6078      	str	r0, [r7, #4]
 800deae:	460b      	mov	r3, r1
 800deb0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef *)pdev->pData, ep_addr);
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800deb8:	78fa      	ldrb	r2, [r7, #3]
 800deba:	4611      	mov	r1, r2
 800debc:	4618      	mov	r0, r3
 800debe:	f7f8 fb2b 	bl	8006518 <HAL_PCD_EP_GetRxCount>
 800dec2:	4603      	mov	r3, r0
}
 800dec4:	4618      	mov	r0, r3
 800dec6:	3708      	adds	r7, #8
 800dec8:	46bd      	mov	sp, r7
 800deca:	bd80      	pop	{r7, pc}

0800decc <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800decc:	b480      	push	{r7}
 800dece:	b085      	sub	sp, #20
 800ded0:	af00      	add	r7, sp, #0
 800ded2:	4603      	mov	r3, r0
 800ded4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ded6:	2300      	movs	r3, #0
 800ded8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800deda:	79fb      	ldrb	r3, [r7, #7]
 800dedc:	2b03      	cmp	r3, #3
 800dede:	d817      	bhi.n	800df10 <USBD_Get_USB_Status+0x44>
 800dee0:	a201      	add	r2, pc, #4	@ (adr r2, 800dee8 <USBD_Get_USB_Status+0x1c>)
 800dee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dee6:	bf00      	nop
 800dee8:	0800def9 	.word	0x0800def9
 800deec:	0800deff 	.word	0x0800deff
 800def0:	0800df05 	.word	0x0800df05
 800def4:	0800df0b 	.word	0x0800df0b
  {
  case HAL_OK:
    usb_status = USBD_OK;
 800def8:	2300      	movs	r3, #0
 800defa:	73fb      	strb	r3, [r7, #15]
    break;
 800defc:	e00b      	b.n	800df16 <USBD_Get_USB_Status+0x4a>
  case HAL_ERROR:
    usb_status = USBD_FAIL;
 800defe:	2303      	movs	r3, #3
 800df00:	73fb      	strb	r3, [r7, #15]
    break;
 800df02:	e008      	b.n	800df16 <USBD_Get_USB_Status+0x4a>
  case HAL_BUSY:
    usb_status = USBD_BUSY;
 800df04:	2301      	movs	r3, #1
 800df06:	73fb      	strb	r3, [r7, #15]
    break;
 800df08:	e005      	b.n	800df16 <USBD_Get_USB_Status+0x4a>
  case HAL_TIMEOUT:
    usb_status = USBD_FAIL;
 800df0a:	2303      	movs	r3, #3
 800df0c:	73fb      	strb	r3, [r7, #15]
    break;
 800df0e:	e002      	b.n	800df16 <USBD_Get_USB_Status+0x4a>
  default:
    usb_status = USBD_FAIL;
 800df10:	2303      	movs	r3, #3
 800df12:	73fb      	strb	r3, [r7, #15]
    break;
 800df14:	bf00      	nop
  }
  return usb_status;
 800df16:	7bfb      	ldrb	r3, [r7, #15]
}
 800df18:	4618      	mov	r0, r3
 800df1a:	3714      	adds	r7, #20
 800df1c:	46bd      	mov	sp, r7
 800df1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df22:	4770      	bx	lr

0800df24 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800df24:	b580      	push	{r7, lr}
 800df26:	b086      	sub	sp, #24
 800df28:	af00      	add	r7, sp, #0
 800df2a:	60f8      	str	r0, [r7, #12]
 800df2c:	60b9      	str	r1, [r7, #8]
 800df2e:	4613      	mov	r3, r2
 800df30:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	2b00      	cmp	r3, #0
 800df36:	d101      	bne.n	800df3c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800df38:	2303      	movs	r3, #3
 800df3a:	e01b      	b.n	800df74 <USBD_Init+0x50>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	2200      	movs	r2, #0
 800df40:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pConfDesc = NULL;
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	2200      	movs	r2, #0
 800df48:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800df4c:	68bb      	ldr	r3, [r7, #8]
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d003      	beq.n	800df5a <USBD_Init+0x36>
  {
    pdev->pDesc = pdesc;
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	68ba      	ldr	r2, [r7, #8]
 800df56:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	2201      	movs	r2, #1
 800df5e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	79fa      	ldrb	r2, [r7, #7]
 800df66:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800df68:	68f8      	ldr	r0, [r7, #12]
 800df6a:	f7ff fe13 	bl	800db94 <USBD_LL_Init>
 800df6e:	4603      	mov	r3, r0
 800df70:	75fb      	strb	r3, [r7, #23]

  return ret;
 800df72:	7dfb      	ldrb	r3, [r7, #23]
}
 800df74:	4618      	mov	r0, r3
 800df76:	3718      	adds	r7, #24
 800df78:	46bd      	mov	sp, r7
 800df7a:	bd80      	pop	{r7, pc}

0800df7c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800df7c:	b580      	push	{r7, lr}
 800df7e:	b084      	sub	sp, #16
 800df80:	af00      	add	r7, sp, #0
 800df82:	6078      	str	r0, [r7, #4]
 800df84:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800df86:	2300      	movs	r3, #0
 800df88:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800df8a:	683b      	ldr	r3, [r7, #0]
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d101      	bne.n	800df94 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800df90:	2303      	movs	r3, #3
 800df92:	e02d      	b.n	800dff0 <USBD_RegisterClass+0x74>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	683a      	ldr	r2, [r7, #0]
 800df98:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  /* Get Device Configuration Descriptor */
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	7c1b      	ldrb	r3, [r3, #16]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d112      	bne.n	800dfca <USBD_RegisterClass+0x4e>
  {
	  if (pdev->pClass->GetHSConfigDescriptor != NULL)
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dfaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d01e      	beq.n	800dfee <USBD_RegisterClass+0x72>
	  {
		  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dfb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfb8:	f107 020e 	add.w	r2, r7, #14
 800dfbc:	4610      	mov	r0, r2
 800dfbe:	4798      	blx	r3
 800dfc0:	4602      	mov	r2, r0
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318
 800dfc8:	e011      	b.n	800dfee <USBD_RegisterClass+0x72>
	  }
  }
  else if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dfd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d00b      	beq.n	800dfee <USBD_RegisterClass+0x72>
  {
	  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dfdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfde:	f107 020e 	add.w	r2, r7, #14
 800dfe2:	4610      	mov	r0, r2
 800dfe4:	4798      	blx	r3
 800dfe6:	4602      	mov	r2, r0
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318
  }

  return USBD_OK;
 800dfee:	2300      	movs	r3, #0
}
 800dff0:	4618      	mov	r0, r3
 800dff2:	3710      	adds	r7, #16
 800dff4:	46bd      	mov	sp, r7
 800dff6:	bd80      	pop	{r7, pc}

0800dff8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800dff8:	b580      	push	{r7, lr}
 800dffa:	b082      	sub	sp, #8
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e000:	6878      	ldr	r0, [r7, #4]
 800e002:	f7ff fe25 	bl	800dc50 <USBD_LL_Start>
 800e006:	4603      	mov	r3, r0
}
 800e008:	4618      	mov	r0, r3
 800e00a:	3708      	adds	r7, #8
 800e00c:	46bd      	mov	sp, r7
 800e00e:	bd80      	pop	{r7, pc}

0800e010 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800e010:	b480      	push	{r7}
 800e012:	b083      	sub	sp, #12
 800e014:	af00      	add	r7, sp, #0
 800e016:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e018:	2300      	movs	r3, #0
}
 800e01a:	4618      	mov	r0, r3
 800e01c:	370c      	adds	r7, #12
 800e01e:	46bd      	mov	sp, r7
 800e020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e024:	4770      	bx	lr

0800e026 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e026:	b580      	push	{r7, lr}
 800e028:	b084      	sub	sp, #16
 800e02a:	af00      	add	r7, sp, #0
 800e02c:	6078      	str	r0, [r7, #4]
 800e02e:	460b      	mov	r3, r1
 800e030:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800e032:	2303      	movs	r3, #3
 800e034:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d009      	beq.n	800e054 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	78fa      	ldrb	r2, [r7, #3]
 800e04a:	4611      	mov	r1, r2
 800e04c:	6878      	ldr	r0, [r7, #4]
 800e04e:	4798      	blx	r3
 800e050:	4603      	mov	r3, r0
 800e052:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e054:	7bfb      	ldrb	r3, [r7, #15]
}
 800e056:	4618      	mov	r0, r3
 800e058:	3710      	adds	r7, #16
 800e05a:	46bd      	mov	sp, r7
 800e05c:	bd80      	pop	{r7, pc}

0800e05e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e05e:	b580      	push	{r7, lr}
 800e060:	b082      	sub	sp, #8
 800e062:	af00      	add	r7, sp, #0
 800e064:	6078      	str	r0, [r7, #4]
 800e066:	460b      	mov	r3, r1
 800e068:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e070:	2b00      	cmp	r3, #0
 800e072:	d007      	beq.n	800e084 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e07a:	685b      	ldr	r3, [r3, #4]
 800e07c:	78fa      	ldrb	r2, [r7, #3]
 800e07e:	4611      	mov	r1, r2
 800e080:	6878      	ldr	r0, [r7, #4]
 800e082:	4798      	blx	r3
  }

  return USBD_OK;
 800e084:	2300      	movs	r3, #0
}
 800e086:	4618      	mov	r0, r3
 800e088:	3708      	adds	r7, #8
 800e08a:	46bd      	mov	sp, r7
 800e08c:	bd80      	pop	{r7, pc}

0800e08e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e08e:	b580      	push	{r7, lr}
 800e090:	b084      	sub	sp, #16
 800e092:	af00      	add	r7, sp, #0
 800e094:	6078      	str	r0, [r7, #4]
 800e096:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e09e:	6839      	ldr	r1, [r7, #0]
 800e0a0:	4618      	mov	r0, r3
 800e0a2:	f000 ff9d 	bl	800efe0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	2201      	movs	r2, #1
 800e0aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800e0b4:	461a      	mov	r2, r3
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e0c2:	f003 031f 	and.w	r3, r3, #31
 800e0c6:	2b02      	cmp	r3, #2
 800e0c8:	d01a      	beq.n	800e100 <USBD_LL_SetupStage+0x72>
 800e0ca:	2b02      	cmp	r3, #2
 800e0cc:	d822      	bhi.n	800e114 <USBD_LL_SetupStage+0x86>
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d002      	beq.n	800e0d8 <USBD_LL_SetupStage+0x4a>
 800e0d2:	2b01      	cmp	r3, #1
 800e0d4:	d00a      	beq.n	800e0ec <USBD_LL_SetupStage+0x5e>
 800e0d6:	e01d      	b.n	800e114 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e0de:	4619      	mov	r1, r3
 800e0e0:	6878      	ldr	r0, [r7, #4]
 800e0e2:	f000 fa5d 	bl	800e5a0 <USBD_StdDevReq>
 800e0e6:	4603      	mov	r3, r0
 800e0e8:	73fb      	strb	r3, [r7, #15]
      break;
 800e0ea:	e020      	b.n	800e12e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e0f2:	4619      	mov	r1, r3
 800e0f4:	6878      	ldr	r0, [r7, #4]
 800e0f6:	f000 fac1 	bl	800e67c <USBD_StdItfReq>
 800e0fa:	4603      	mov	r3, r0
 800e0fc:	73fb      	strb	r3, [r7, #15]
      break;
 800e0fe:	e016      	b.n	800e12e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e106:	4619      	mov	r1, r3
 800e108:	6878      	ldr	r0, [r7, #4]
 800e10a:	f000 fb00 	bl	800e70e <USBD_StdEPReq>
 800e10e:	4603      	mov	r3, r0
 800e110:	73fb      	strb	r3, [r7, #15]
      break;
 800e112:	e00c      	b.n	800e12e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e11a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e11e:	b2db      	uxtb	r3, r3
 800e120:	4619      	mov	r1, r3
 800e122:	6878      	ldr	r0, [r7, #4]
 800e124:	f7ff fdf4 	bl	800dd10 <USBD_LL_StallEP>
 800e128:	4603      	mov	r3, r0
 800e12a:	73fb      	strb	r3, [r7, #15]
      break;
 800e12c:	bf00      	nop
  }

  return ret;
 800e12e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e130:	4618      	mov	r0, r3
 800e132:	3710      	adds	r7, #16
 800e134:	46bd      	mov	sp, r7
 800e136:	bd80      	pop	{r7, pc}

0800e138 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e138:	b580      	push	{r7, lr}
 800e13a:	b086      	sub	sp, #24
 800e13c:	af00      	add	r7, sp, #0
 800e13e:	60f8      	str	r0, [r7, #12]
 800e140:	460b      	mov	r3, r1
 800e142:	607a      	str	r2, [r7, #4]
 800e144:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e146:	7afb      	ldrb	r3, [r7, #11]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d138      	bne.n	800e1be <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800e152:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e15a:	2b03      	cmp	r3, #3
 800e15c:	d14a      	bne.n	800e1f4 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800e15e:	693b      	ldr	r3, [r7, #16]
 800e160:	689a      	ldr	r2, [r3, #8]
 800e162:	693b      	ldr	r3, [r7, #16]
 800e164:	68db      	ldr	r3, [r3, #12]
 800e166:	429a      	cmp	r2, r3
 800e168:	d913      	bls.n	800e192 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e16a:	693b      	ldr	r3, [r7, #16]
 800e16c:	689a      	ldr	r2, [r3, #8]
 800e16e:	693b      	ldr	r3, [r7, #16]
 800e170:	68db      	ldr	r3, [r3, #12]
 800e172:	1ad2      	subs	r2, r2, r3
 800e174:	693b      	ldr	r3, [r7, #16]
 800e176:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800e178:	693b      	ldr	r3, [r7, #16]
 800e17a:	68da      	ldr	r2, [r3, #12]
 800e17c:	693b      	ldr	r3, [r7, #16]
 800e17e:	689b      	ldr	r3, [r3, #8]
 800e180:	4293      	cmp	r3, r2
 800e182:	bf28      	it	cs
 800e184:	4613      	movcs	r3, r2
 800e186:	461a      	mov	r2, r3
 800e188:	6879      	ldr	r1, [r7, #4]
 800e18a:	68f8      	ldr	r0, [r7, #12]
 800e18c:	f001 f92c 	bl	800f3e8 <USBD_CtlContinueRx>
 800e190:	e030      	b.n	800e1f4 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e198:	b2db      	uxtb	r3, r3
 800e19a:	2b03      	cmp	r3, #3
 800e19c:	d10b      	bne.n	800e1b6 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e1a4:	691b      	ldr	r3, [r3, #16]
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d005      	beq.n	800e1b6 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e1b0:	691b      	ldr	r3, [r3, #16]
 800e1b2:	68f8      	ldr	r0, [r7, #12]
 800e1b4:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800e1b6:	68f8      	ldr	r0, [r7, #12]
 800e1b8:	f001 f927 	bl	800f40a <USBD_CtlSendStatus>
 800e1bc:	e01a      	b.n	800e1f4 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e1c4:	b2db      	uxtb	r3, r3
 800e1c6:	2b03      	cmp	r3, #3
 800e1c8:	d114      	bne.n	800e1f4 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e1d0:	699b      	ldr	r3, [r3, #24]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d00e      	beq.n	800e1f4 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e1dc:	699b      	ldr	r3, [r3, #24]
 800e1de:	7afa      	ldrb	r2, [r7, #11]
 800e1e0:	4611      	mov	r1, r2
 800e1e2:	68f8      	ldr	r0, [r7, #12]
 800e1e4:	4798      	blx	r3
 800e1e6:	4603      	mov	r3, r0
 800e1e8:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e1ea:	7dfb      	ldrb	r3, [r7, #23]
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d001      	beq.n	800e1f4 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800e1f0:	7dfb      	ldrb	r3, [r7, #23]
 800e1f2:	e000      	b.n	800e1f6 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800e1f4:	2300      	movs	r3, #0
}
 800e1f6:	4618      	mov	r0, r3
 800e1f8:	3718      	adds	r7, #24
 800e1fa:	46bd      	mov	sp, r7
 800e1fc:	bd80      	pop	{r7, pc}

0800e1fe <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e1fe:	b580      	push	{r7, lr}
 800e200:	b086      	sub	sp, #24
 800e202:	af00      	add	r7, sp, #0
 800e204:	60f8      	str	r0, [r7, #12]
 800e206:	460b      	mov	r3, r1
 800e208:	607a      	str	r2, [r7, #4]
 800e20a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e20c:	7afb      	ldrb	r3, [r7, #11]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d16b      	bne.n	800e2ea <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	3314      	adds	r3, #20
 800e216:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e21e:	2b02      	cmp	r3, #2
 800e220:	d156      	bne.n	800e2d0 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800e222:	693b      	ldr	r3, [r7, #16]
 800e224:	689a      	ldr	r2, [r3, #8]
 800e226:	693b      	ldr	r3, [r7, #16]
 800e228:	68db      	ldr	r3, [r3, #12]
 800e22a:	429a      	cmp	r2, r3
 800e22c:	d914      	bls.n	800e258 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e22e:	693b      	ldr	r3, [r7, #16]
 800e230:	689a      	ldr	r2, [r3, #8]
 800e232:	693b      	ldr	r3, [r7, #16]
 800e234:	68db      	ldr	r3, [r3, #12]
 800e236:	1ad2      	subs	r2, r2, r3
 800e238:	693b      	ldr	r3, [r7, #16]
 800e23a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800e23c:	693b      	ldr	r3, [r7, #16]
 800e23e:	689b      	ldr	r3, [r3, #8]
 800e240:	461a      	mov	r2, r3
 800e242:	6879      	ldr	r1, [r7, #4]
 800e244:	68f8      	ldr	r0, [r7, #12]
 800e246:	f001 f8a1 	bl	800f38c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e24a:	2300      	movs	r3, #0
 800e24c:	2200      	movs	r2, #0
 800e24e:	2100      	movs	r1, #0
 800e250:	68f8      	ldr	r0, [r7, #12]
 800e252:	f7ff fe07 	bl	800de64 <USBD_LL_PrepareReceive>
 800e256:	e03b      	b.n	800e2d0 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e258:	693b      	ldr	r3, [r7, #16]
 800e25a:	68da      	ldr	r2, [r3, #12]
 800e25c:	693b      	ldr	r3, [r7, #16]
 800e25e:	689b      	ldr	r3, [r3, #8]
 800e260:	429a      	cmp	r2, r3
 800e262:	d11c      	bne.n	800e29e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800e264:	693b      	ldr	r3, [r7, #16]
 800e266:	685a      	ldr	r2, [r3, #4]
 800e268:	693b      	ldr	r3, [r7, #16]
 800e26a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e26c:	429a      	cmp	r2, r3
 800e26e:	d316      	bcc.n	800e29e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800e270:	693b      	ldr	r3, [r7, #16]
 800e272:	685a      	ldr	r2, [r3, #4]
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e27a:	429a      	cmp	r2, r3
 800e27c:	d20f      	bcs.n	800e29e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e27e:	2200      	movs	r2, #0
 800e280:	2100      	movs	r1, #0
 800e282:	68f8      	ldr	r0, [r7, #12]
 800e284:	f001 f882 	bl	800f38c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	2200      	movs	r2, #0
 800e28c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e290:	2300      	movs	r3, #0
 800e292:	2200      	movs	r2, #0
 800e294:	2100      	movs	r1, #0
 800e296:	68f8      	ldr	r0, [r7, #12]
 800e298:	f7ff fde4 	bl	800de64 <USBD_LL_PrepareReceive>
 800e29c:	e018      	b.n	800e2d0 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e29e:	68fb      	ldr	r3, [r7, #12]
 800e2a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e2a4:	b2db      	uxtb	r3, r3
 800e2a6:	2b03      	cmp	r3, #3
 800e2a8:	d10b      	bne.n	800e2c2 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800e2aa:	68fb      	ldr	r3, [r7, #12]
 800e2ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e2b0:	68db      	ldr	r3, [r3, #12]
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d005      	beq.n	800e2c2 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e2bc:	68db      	ldr	r3, [r3, #12]
 800e2be:	68f8      	ldr	r0, [r7, #12]
 800e2c0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e2c2:	2180      	movs	r1, #128	@ 0x80
 800e2c4:	68f8      	ldr	r0, [r7, #12]
 800e2c6:	f7ff fd23 	bl	800dd10 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e2ca:	68f8      	ldr	r0, [r7, #12]
 800e2cc:	f001 f8b0 	bl	800f430 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800e2d6:	2b01      	cmp	r3, #1
 800e2d8:	d122      	bne.n	800e320 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800e2da:	68f8      	ldr	r0, [r7, #12]
 800e2dc:	f7ff fe98 	bl	800e010 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800e2e8:	e01a      	b.n	800e320 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e2f0:	b2db      	uxtb	r3, r3
 800e2f2:	2b03      	cmp	r3, #3
 800e2f4:	d114      	bne.n	800e320 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e2fc:	695b      	ldr	r3, [r3, #20]
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d00e      	beq.n	800e320 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e308:	695b      	ldr	r3, [r3, #20]
 800e30a:	7afa      	ldrb	r2, [r7, #11]
 800e30c:	4611      	mov	r1, r2
 800e30e:	68f8      	ldr	r0, [r7, #12]
 800e310:	4798      	blx	r3
 800e312:	4603      	mov	r3, r0
 800e314:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e316:	7dfb      	ldrb	r3, [r7, #23]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d001      	beq.n	800e320 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800e31c:	7dfb      	ldrb	r3, [r7, #23]
 800e31e:	e000      	b.n	800e322 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800e320:	2300      	movs	r3, #0
}
 800e322:	4618      	mov	r0, r3
 800e324:	3718      	adds	r7, #24
 800e326:	46bd      	mov	sp, r7
 800e328:	bd80      	pop	{r7, pc}

0800e32a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e32a:	b580      	push	{r7, lr}
 800e32c:	b082      	sub	sp, #8
 800e32e:	af00      	add	r7, sp, #0
 800e330:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	2201      	movs	r2, #1
 800e336:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	2200      	movs	r2, #0
 800e33e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	2200      	movs	r2, #0
 800e346:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	2200      	movs	r2, #0
 800e34c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e356:	2b00      	cmp	r3, #0
 800e358:	d101      	bne.n	800e35e <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800e35a:	2303      	movs	r3, #3
 800e35c:	e02a      	b.n	800e3b4 <USBD_LL_Reset+0x8a>
  }

	if (pdev->pClass->DeInit != NULL)
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e364:	685b      	ldr	r3, [r3, #4]
 800e366:	2b00      	cmp	r3, #0
 800e368:	d009      	beq.n	800e37e <USBD_LL_Reset+0x54>
	{
	  (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e370:	685b      	ldr	r3, [r3, #4]
 800e372:	687a      	ldr	r2, [r7, #4]
 800e374:	6852      	ldr	r2, [r2, #4]
 800e376:	b2d2      	uxtb	r2, r2
 800e378:	4611      	mov	r1, r2
 800e37a:	6878      	ldr	r0, [r7, #4]
 800e37c:	4798      	blx	r3
	}

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e37e:	2340      	movs	r3, #64	@ 0x40
 800e380:	2200      	movs	r2, #0
 800e382:	2100      	movs	r1, #0
 800e384:	6878      	ldr	r0, [r7, #4]
 800e386:	f7ff fc7e 	bl	800dc86 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	2201      	movs	r2, #1
 800e38e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	2240      	movs	r2, #64	@ 0x40
 800e396:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e39a:	2340      	movs	r3, #64	@ 0x40
 800e39c:	2200      	movs	r2, #0
 800e39e:	2180      	movs	r1, #128	@ 0x80
 800e3a0:	6878      	ldr	r0, [r7, #4]
 800e3a2:	f7ff fc70 	bl	800dc86 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	2201      	movs	r2, #1
 800e3aa:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	2240      	movs	r2, #64	@ 0x40
 800e3b0:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800e3b2:	2300      	movs	r3, #0
}
 800e3b4:	4618      	mov	r0, r3
 800e3b6:	3708      	adds	r7, #8
 800e3b8:	46bd      	mov	sp, r7
 800e3ba:	bd80      	pop	{r7, pc}

0800e3bc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e3bc:	b480      	push	{r7}
 800e3be:	b083      	sub	sp, #12
 800e3c0:	af00      	add	r7, sp, #0
 800e3c2:	6078      	str	r0, [r7, #4]
 800e3c4:	460b      	mov	r3, r1
 800e3c6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	78fa      	ldrb	r2, [r7, #3]
 800e3cc:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800e3ce:	2300      	movs	r3, #0
}
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	370c      	adds	r7, #12
 800e3d4:	46bd      	mov	sp, r7
 800e3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3da:	4770      	bx	lr

0800e3dc <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e3dc:	b480      	push	{r7}
 800e3de:	b083      	sub	sp, #12
 800e3e0:	af00      	add	r7, sp, #0
 800e3e2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e3ea:	b2da      	uxtb	r2, r3
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	2204      	movs	r2, #4
 800e3f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800e3fa:	2300      	movs	r3, #0
}
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	370c      	adds	r7, #12
 800e400:	46bd      	mov	sp, r7
 800e402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e406:	4770      	bx	lr

0800e408 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e408:	b480      	push	{r7}
 800e40a:	b083      	sub	sp, #12
 800e40c:	af00      	add	r7, sp, #0
 800e40e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e416:	b2db      	uxtb	r3, r3
 800e418:	2b04      	cmp	r3, #4
 800e41a:	d106      	bne.n	800e42a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800e422:	b2da      	uxtb	r2, r3
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800e42a:	2300      	movs	r3, #0
}
 800e42c:	4618      	mov	r0, r3
 800e42e:	370c      	adds	r7, #12
 800e430:	46bd      	mov	sp, r7
 800e432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e436:	4770      	bx	lr

0800e438 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e438:	b580      	push	{r7, lr}
 800e43a:	b082      	sub	sp, #8
 800e43c:	af00      	add	r7, sp, #0
 800e43e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e446:	2b00      	cmp	r3, #0
 800e448:	d101      	bne.n	800e44e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800e44a:	2303      	movs	r3, #3
 800e44c:	e012      	b.n	800e474 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e454:	b2db      	uxtb	r3, r3
 800e456:	2b03      	cmp	r3, #3
 800e458:	d10b      	bne.n	800e472 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e460:	69db      	ldr	r3, [r3, #28]
 800e462:	2b00      	cmp	r3, #0
 800e464:	d005      	beq.n	800e472 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e46c:	69db      	ldr	r3, [r3, #28]
 800e46e:	6878      	ldr	r0, [r7, #4]
 800e470:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e472:	2300      	movs	r3, #0
}
 800e474:	4618      	mov	r0, r3
 800e476:	3708      	adds	r7, #8
 800e478:	46bd      	mov	sp, r7
 800e47a:	bd80      	pop	{r7, pc}

0800e47c <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800e47c:	b580      	push	{r7, lr}
 800e47e:	b082      	sub	sp, #8
 800e480:	af00      	add	r7, sp, #0
 800e482:	6078      	str	r0, [r7, #4]
 800e484:	460b      	mov	r3, r1
 800e486:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d101      	bne.n	800e496 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800e492:	2303      	movs	r3, #3
 800e494:	e014      	b.n	800e4c0 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e49c:	b2db      	uxtb	r3, r3
 800e49e:	2b03      	cmp	r3, #3
 800e4a0:	d10d      	bne.n	800e4be <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e4a8:	6a1b      	ldr	r3, [r3, #32]
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d007      	beq.n	800e4be <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e4b4:	6a1b      	ldr	r3, [r3, #32]
 800e4b6:	78fa      	ldrb	r2, [r7, #3]
 800e4b8:	4611      	mov	r1, r2
 800e4ba:	6878      	ldr	r0, [r7, #4]
 800e4bc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e4be:	2300      	movs	r3, #0
}
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	3708      	adds	r7, #8
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	bd80      	pop	{r7, pc}

0800e4c8 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b082      	sub	sp, #8
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
 800e4d0:	460b      	mov	r3, r1
 800e4d2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d101      	bne.n	800e4e2 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800e4de:	2303      	movs	r3, #3
 800e4e0:	e014      	b.n	800e50c <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e4e8:	b2db      	uxtb	r3, r3
 800e4ea:	2b03      	cmp	r3, #3
 800e4ec:	d10d      	bne.n	800e50a <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e4f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d007      	beq.n	800e50a <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800e4fa:	687b      	ldr	r3, [r7, #4]
 800e4fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e502:	78fa      	ldrb	r2, [r7, #3]
 800e504:	4611      	mov	r1, r2
 800e506:	6878      	ldr	r0, [r7, #4]
 800e508:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e50a:	2300      	movs	r3, #0
}
 800e50c:	4618      	mov	r0, r3
 800e50e:	3708      	adds	r7, #8
 800e510:	46bd      	mov	sp, r7
 800e512:	bd80      	pop	{r7, pc}

0800e514 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e514:	b480      	push	{r7}
 800e516:	b083      	sub	sp, #12
 800e518:	af00      	add	r7, sp, #0
 800e51a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e51c:	2300      	movs	r3, #0
}
 800e51e:	4618      	mov	r0, r3
 800e520:	370c      	adds	r7, #12
 800e522:	46bd      	mov	sp, r7
 800e524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e528:	4770      	bx	lr

0800e52a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e52a:	b580      	push	{r7, lr}
 800e52c:	b082      	sub	sp, #8
 800e52e:	af00      	add	r7, sp, #0
 800e530:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	2201      	movs	r2, #1
 800e536:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  if (pdev->pClass != NULL)
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e540:	2b00      	cmp	r3, #0
 800e542:	d009      	beq.n	800e558 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e54a:	685b      	ldr	r3, [r3, #4]
 800e54c:	687a      	ldr	r2, [r7, #4]
 800e54e:	6852      	ldr	r2, [r2, #4]
 800e550:	b2d2      	uxtb	r2, r2
 800e552:	4611      	mov	r1, r2
 800e554:	6878      	ldr	r0, [r7, #4]
 800e556:	4798      	blx	r3
  }

  return USBD_OK;
 800e558:	2300      	movs	r3, #0
}
 800e55a:	4618      	mov	r0, r3
 800e55c:	3708      	adds	r7, #8
 800e55e:	46bd      	mov	sp, r7
 800e560:	bd80      	pop	{r7, pc}

0800e562 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e562:	b480      	push	{r7}
 800e564:	b087      	sub	sp, #28
 800e566:	af00      	add	r7, sp, #0
 800e568:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e56e:	697b      	ldr	r3, [r7, #20]
 800e570:	781b      	ldrb	r3, [r3, #0]
 800e572:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e574:	697b      	ldr	r3, [r7, #20]
 800e576:	3301      	adds	r3, #1
 800e578:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e57a:	697b      	ldr	r3, [r7, #20]
 800e57c:	781b      	ldrb	r3, [r3, #0]
 800e57e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e580:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800e584:	021b      	lsls	r3, r3, #8
 800e586:	b21a      	sxth	r2, r3
 800e588:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e58c:	4313      	orrs	r3, r2
 800e58e:	b21b      	sxth	r3, r3
 800e590:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e592:	89fb      	ldrh	r3, [r7, #14]
}
 800e594:	4618      	mov	r0, r3
 800e596:	371c      	adds	r7, #28
 800e598:	46bd      	mov	sp, r7
 800e59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e59e:	4770      	bx	lr

0800e5a0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e5a0:	b580      	push	{r7, lr}
 800e5a2:	b084      	sub	sp, #16
 800e5a4:	af00      	add	r7, sp, #0
 800e5a6:	6078      	str	r0, [r7, #4]
 800e5a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e5aa:	2300      	movs	r3, #0
 800e5ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e5ae:	683b      	ldr	r3, [r7, #0]
 800e5b0:	781b      	ldrb	r3, [r3, #0]
 800e5b2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e5b6:	2b40      	cmp	r3, #64	@ 0x40
 800e5b8:	d005      	beq.n	800e5c6 <USBD_StdDevReq+0x26>
 800e5ba:	2b40      	cmp	r3, #64	@ 0x40
 800e5bc:	d853      	bhi.n	800e666 <USBD_StdDevReq+0xc6>
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d00b      	beq.n	800e5da <USBD_StdDevReq+0x3a>
 800e5c2:	2b20      	cmp	r3, #32
 800e5c4:	d14f      	bne.n	800e666 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5cc:	689b      	ldr	r3, [r3, #8]
 800e5ce:	6839      	ldr	r1, [r7, #0]
 800e5d0:	6878      	ldr	r0, [r7, #4]
 800e5d2:	4798      	blx	r3
 800e5d4:	4603      	mov	r3, r0
 800e5d6:	73fb      	strb	r3, [r7, #15]
      break;
 800e5d8:	e04a      	b.n	800e670 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e5da:	683b      	ldr	r3, [r7, #0]
 800e5dc:	785b      	ldrb	r3, [r3, #1]
 800e5de:	2b09      	cmp	r3, #9
 800e5e0:	d83b      	bhi.n	800e65a <USBD_StdDevReq+0xba>
 800e5e2:	a201      	add	r2, pc, #4	@ (adr r2, 800e5e8 <USBD_StdDevReq+0x48>)
 800e5e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5e8:	0800e63d 	.word	0x0800e63d
 800e5ec:	0800e651 	.word	0x0800e651
 800e5f0:	0800e65b 	.word	0x0800e65b
 800e5f4:	0800e647 	.word	0x0800e647
 800e5f8:	0800e65b 	.word	0x0800e65b
 800e5fc:	0800e61b 	.word	0x0800e61b
 800e600:	0800e611 	.word	0x0800e611
 800e604:	0800e65b 	.word	0x0800e65b
 800e608:	0800e633 	.word	0x0800e633
 800e60c:	0800e625 	.word	0x0800e625
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e610:	6839      	ldr	r1, [r7, #0]
 800e612:	6878      	ldr	r0, [r7, #4]
 800e614:	f000 f9de 	bl	800e9d4 <USBD_GetDescriptor>
          break;
 800e618:	e024      	b.n	800e664 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e61a:	6839      	ldr	r1, [r7, #0]
 800e61c:	6878      	ldr	r0, [r7, #4]
 800e61e:	f000 fb55 	bl	800eccc <USBD_SetAddress>
          break;
 800e622:	e01f      	b.n	800e664 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e624:	6839      	ldr	r1, [r7, #0]
 800e626:	6878      	ldr	r0, [r7, #4]
 800e628:	f000 fb94 	bl	800ed54 <USBD_SetConfig>
 800e62c:	4603      	mov	r3, r0
 800e62e:	73fb      	strb	r3, [r7, #15]
          break;
 800e630:	e018      	b.n	800e664 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e632:	6839      	ldr	r1, [r7, #0]
 800e634:	6878      	ldr	r0, [r7, #4]
 800e636:	f000 fc33 	bl	800eea0 <USBD_GetConfig>
          break;
 800e63a:	e013      	b.n	800e664 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e63c:	6839      	ldr	r1, [r7, #0]
 800e63e:	6878      	ldr	r0, [r7, #4]
 800e640:	f000 fc64 	bl	800ef0c <USBD_GetStatus>
          break;
 800e644:	e00e      	b.n	800e664 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e646:	6839      	ldr	r1, [r7, #0]
 800e648:	6878      	ldr	r0, [r7, #4]
 800e64a:	f000 fc93 	bl	800ef74 <USBD_SetFeature>
          break;
 800e64e:	e009      	b.n	800e664 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e650:	6839      	ldr	r1, [r7, #0]
 800e652:	6878      	ldr	r0, [r7, #4]
 800e654:	f000 fca2 	bl	800ef9c <USBD_ClrFeature>
          break;
 800e658:	e004      	b.n	800e664 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800e65a:	6839      	ldr	r1, [r7, #0]
 800e65c:	6878      	ldr	r0, [r7, #4]
 800e65e:	f000 fcf9 	bl	800f054 <USBD_CtlError>
          break;
 800e662:	bf00      	nop
      }
      break;
 800e664:	e004      	b.n	800e670 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800e666:	6839      	ldr	r1, [r7, #0]
 800e668:	6878      	ldr	r0, [r7, #4]
 800e66a:	f000 fcf3 	bl	800f054 <USBD_CtlError>
      break;
 800e66e:	bf00      	nop
  }

  return ret;
 800e670:	7bfb      	ldrb	r3, [r7, #15]
}
 800e672:	4618      	mov	r0, r3
 800e674:	3710      	adds	r7, #16
 800e676:	46bd      	mov	sp, r7
 800e678:	bd80      	pop	{r7, pc}
 800e67a:	bf00      	nop

0800e67c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e67c:	b580      	push	{r7, lr}
 800e67e:	b084      	sub	sp, #16
 800e680:	af00      	add	r7, sp, #0
 800e682:	6078      	str	r0, [r7, #4]
 800e684:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e686:	2300      	movs	r3, #0
 800e688:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e68a:	683b      	ldr	r3, [r7, #0]
 800e68c:	781b      	ldrb	r3, [r3, #0]
 800e68e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e692:	2b40      	cmp	r3, #64	@ 0x40
 800e694:	d005      	beq.n	800e6a2 <USBD_StdItfReq+0x26>
 800e696:	2b40      	cmp	r3, #64	@ 0x40
 800e698:	d82f      	bhi.n	800e6fa <USBD_StdItfReq+0x7e>
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d001      	beq.n	800e6a2 <USBD_StdItfReq+0x26>
 800e69e:	2b20      	cmp	r3, #32
 800e6a0:	d12b      	bne.n	800e6fa <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e6a8:	b2db      	uxtb	r3, r3
 800e6aa:	3b01      	subs	r3, #1
 800e6ac:	2b02      	cmp	r3, #2
 800e6ae:	d81d      	bhi.n	800e6ec <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e6b0:	683b      	ldr	r3, [r7, #0]
 800e6b2:	889b      	ldrh	r3, [r3, #4]
 800e6b4:	b2db      	uxtb	r3, r3
 800e6b6:	2b0f      	cmp	r3, #15
 800e6b8:	d813      	bhi.n	800e6e2 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6c0:	689b      	ldr	r3, [r3, #8]
 800e6c2:	6839      	ldr	r1, [r7, #0]
 800e6c4:	6878      	ldr	r0, [r7, #4]
 800e6c6:	4798      	blx	r3
 800e6c8:	4603      	mov	r3, r0
 800e6ca:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e6cc:	683b      	ldr	r3, [r7, #0]
 800e6ce:	88db      	ldrh	r3, [r3, #6]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d110      	bne.n	800e6f6 <USBD_StdItfReq+0x7a>
 800e6d4:	7bfb      	ldrb	r3, [r7, #15]
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d10d      	bne.n	800e6f6 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e6da:	6878      	ldr	r0, [r7, #4]
 800e6dc:	f000 fe95 	bl	800f40a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e6e0:	e009      	b.n	800e6f6 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800e6e2:	6839      	ldr	r1, [r7, #0]
 800e6e4:	6878      	ldr	r0, [r7, #4]
 800e6e6:	f000 fcb5 	bl	800f054 <USBD_CtlError>
          break;
 800e6ea:	e004      	b.n	800e6f6 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800e6ec:	6839      	ldr	r1, [r7, #0]
 800e6ee:	6878      	ldr	r0, [r7, #4]
 800e6f0:	f000 fcb0 	bl	800f054 <USBD_CtlError>
          break;
 800e6f4:	e000      	b.n	800e6f8 <USBD_StdItfReq+0x7c>
          break;
 800e6f6:	bf00      	nop
      }
      break;
 800e6f8:	e004      	b.n	800e704 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800e6fa:	6839      	ldr	r1, [r7, #0]
 800e6fc:	6878      	ldr	r0, [r7, #4]
 800e6fe:	f000 fca9 	bl	800f054 <USBD_CtlError>
      break;
 800e702:	bf00      	nop
  }

  return ret;
 800e704:	7bfb      	ldrb	r3, [r7, #15]
}
 800e706:	4618      	mov	r0, r3
 800e708:	3710      	adds	r7, #16
 800e70a:	46bd      	mov	sp, r7
 800e70c:	bd80      	pop	{r7, pc}

0800e70e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e70e:	b580      	push	{r7, lr}
 800e710:	b084      	sub	sp, #16
 800e712:	af00      	add	r7, sp, #0
 800e714:	6078      	str	r0, [r7, #4]
 800e716:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800e718:	2300      	movs	r3, #0
 800e71a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800e71c:	683b      	ldr	r3, [r7, #0]
 800e71e:	889b      	ldrh	r3, [r3, #4]
 800e720:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e722:	683b      	ldr	r3, [r7, #0]
 800e724:	781b      	ldrb	r3, [r3, #0]
 800e726:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e72a:	2b40      	cmp	r3, #64	@ 0x40
 800e72c:	d007      	beq.n	800e73e <USBD_StdEPReq+0x30>
 800e72e:	2b40      	cmp	r3, #64	@ 0x40
 800e730:	f200 8145 	bhi.w	800e9be <USBD_StdEPReq+0x2b0>
 800e734:	2b00      	cmp	r3, #0
 800e736:	d00c      	beq.n	800e752 <USBD_StdEPReq+0x44>
 800e738:	2b20      	cmp	r3, #32
 800e73a:	f040 8140 	bne.w	800e9be <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e744:	689b      	ldr	r3, [r3, #8]
 800e746:	6839      	ldr	r1, [r7, #0]
 800e748:	6878      	ldr	r0, [r7, #4]
 800e74a:	4798      	blx	r3
 800e74c:	4603      	mov	r3, r0
 800e74e:	73fb      	strb	r3, [r7, #15]
      break;
 800e750:	e13a      	b.n	800e9c8 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e752:	683b      	ldr	r3, [r7, #0]
 800e754:	785b      	ldrb	r3, [r3, #1]
 800e756:	2b03      	cmp	r3, #3
 800e758:	d007      	beq.n	800e76a <USBD_StdEPReq+0x5c>
 800e75a:	2b03      	cmp	r3, #3
 800e75c:	f300 8129 	bgt.w	800e9b2 <USBD_StdEPReq+0x2a4>
 800e760:	2b00      	cmp	r3, #0
 800e762:	d07f      	beq.n	800e864 <USBD_StdEPReq+0x156>
 800e764:	2b01      	cmp	r3, #1
 800e766:	d03c      	beq.n	800e7e2 <USBD_StdEPReq+0xd4>
 800e768:	e123      	b.n	800e9b2 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e770:	b2db      	uxtb	r3, r3
 800e772:	2b02      	cmp	r3, #2
 800e774:	d002      	beq.n	800e77c <USBD_StdEPReq+0x6e>
 800e776:	2b03      	cmp	r3, #3
 800e778:	d016      	beq.n	800e7a8 <USBD_StdEPReq+0x9a>
 800e77a:	e02c      	b.n	800e7d6 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e77c:	7bbb      	ldrb	r3, [r7, #14]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d00d      	beq.n	800e79e <USBD_StdEPReq+0x90>
 800e782:	7bbb      	ldrb	r3, [r7, #14]
 800e784:	2b80      	cmp	r3, #128	@ 0x80
 800e786:	d00a      	beq.n	800e79e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e788:	7bbb      	ldrb	r3, [r7, #14]
 800e78a:	4619      	mov	r1, r3
 800e78c:	6878      	ldr	r0, [r7, #4]
 800e78e:	f7ff fabf 	bl	800dd10 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e792:	2180      	movs	r1, #128	@ 0x80
 800e794:	6878      	ldr	r0, [r7, #4]
 800e796:	f7ff fabb 	bl	800dd10 <USBD_LL_StallEP>
 800e79a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e79c:	e020      	b.n	800e7e0 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800e79e:	6839      	ldr	r1, [r7, #0]
 800e7a0:	6878      	ldr	r0, [r7, #4]
 800e7a2:	f000 fc57 	bl	800f054 <USBD_CtlError>
              break;
 800e7a6:	e01b      	b.n	800e7e0 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e7a8:	683b      	ldr	r3, [r7, #0]
 800e7aa:	885b      	ldrh	r3, [r3, #2]
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d10e      	bne.n	800e7ce <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e7b0:	7bbb      	ldrb	r3, [r7, #14]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d00b      	beq.n	800e7ce <USBD_StdEPReq+0xc0>
 800e7b6:	7bbb      	ldrb	r3, [r7, #14]
 800e7b8:	2b80      	cmp	r3, #128	@ 0x80
 800e7ba:	d008      	beq.n	800e7ce <USBD_StdEPReq+0xc0>
 800e7bc:	683b      	ldr	r3, [r7, #0]
 800e7be:	88db      	ldrh	r3, [r3, #6]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d104      	bne.n	800e7ce <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e7c4:	7bbb      	ldrb	r3, [r7, #14]
 800e7c6:	4619      	mov	r1, r3
 800e7c8:	6878      	ldr	r0, [r7, #4]
 800e7ca:	f7ff faa1 	bl	800dd10 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e7ce:	6878      	ldr	r0, [r7, #4]
 800e7d0:	f000 fe1b 	bl	800f40a <USBD_CtlSendStatus>

              break;
 800e7d4:	e004      	b.n	800e7e0 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800e7d6:	6839      	ldr	r1, [r7, #0]
 800e7d8:	6878      	ldr	r0, [r7, #4]
 800e7da:	f000 fc3b 	bl	800f054 <USBD_CtlError>
              break;
 800e7de:	bf00      	nop
          }
          break;
 800e7e0:	e0ec      	b.n	800e9bc <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e7e8:	b2db      	uxtb	r3, r3
 800e7ea:	2b02      	cmp	r3, #2
 800e7ec:	d002      	beq.n	800e7f4 <USBD_StdEPReq+0xe6>
 800e7ee:	2b03      	cmp	r3, #3
 800e7f0:	d016      	beq.n	800e820 <USBD_StdEPReq+0x112>
 800e7f2:	e030      	b.n	800e856 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e7f4:	7bbb      	ldrb	r3, [r7, #14]
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d00d      	beq.n	800e816 <USBD_StdEPReq+0x108>
 800e7fa:	7bbb      	ldrb	r3, [r7, #14]
 800e7fc:	2b80      	cmp	r3, #128	@ 0x80
 800e7fe:	d00a      	beq.n	800e816 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e800:	7bbb      	ldrb	r3, [r7, #14]
 800e802:	4619      	mov	r1, r3
 800e804:	6878      	ldr	r0, [r7, #4]
 800e806:	f7ff fa83 	bl	800dd10 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e80a:	2180      	movs	r1, #128	@ 0x80
 800e80c:	6878      	ldr	r0, [r7, #4]
 800e80e:	f7ff fa7f 	bl	800dd10 <USBD_LL_StallEP>
 800e812:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e814:	e025      	b.n	800e862 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800e816:	6839      	ldr	r1, [r7, #0]
 800e818:	6878      	ldr	r0, [r7, #4]
 800e81a:	f000 fc1b 	bl	800f054 <USBD_CtlError>
              break;
 800e81e:	e020      	b.n	800e862 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e820:	683b      	ldr	r3, [r7, #0]
 800e822:	885b      	ldrh	r3, [r3, #2]
 800e824:	2b00      	cmp	r3, #0
 800e826:	d11b      	bne.n	800e860 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e828:	7bbb      	ldrb	r3, [r7, #14]
 800e82a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d004      	beq.n	800e83c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e832:	7bbb      	ldrb	r3, [r7, #14]
 800e834:	4619      	mov	r1, r3
 800e836:	6878      	ldr	r0, [r7, #4]
 800e838:	f7ff fa89 	bl	800dd4e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e83c:	6878      	ldr	r0, [r7, #4]
 800e83e:	f000 fde4 	bl	800f40a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e848:	689b      	ldr	r3, [r3, #8]
 800e84a:	6839      	ldr	r1, [r7, #0]
 800e84c:	6878      	ldr	r0, [r7, #4]
 800e84e:	4798      	blx	r3
 800e850:	4603      	mov	r3, r0
 800e852:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800e854:	e004      	b.n	800e860 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800e856:	6839      	ldr	r1, [r7, #0]
 800e858:	6878      	ldr	r0, [r7, #4]
 800e85a:	f000 fbfb 	bl	800f054 <USBD_CtlError>
              break;
 800e85e:	e000      	b.n	800e862 <USBD_StdEPReq+0x154>
              break;
 800e860:	bf00      	nop
          }
          break;
 800e862:	e0ab      	b.n	800e9bc <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e86a:	b2db      	uxtb	r3, r3
 800e86c:	2b02      	cmp	r3, #2
 800e86e:	d002      	beq.n	800e876 <USBD_StdEPReq+0x168>
 800e870:	2b03      	cmp	r3, #3
 800e872:	d032      	beq.n	800e8da <USBD_StdEPReq+0x1cc>
 800e874:	e097      	b.n	800e9a6 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e876:	7bbb      	ldrb	r3, [r7, #14]
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d007      	beq.n	800e88c <USBD_StdEPReq+0x17e>
 800e87c:	7bbb      	ldrb	r3, [r7, #14]
 800e87e:	2b80      	cmp	r3, #128	@ 0x80
 800e880:	d004      	beq.n	800e88c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800e882:	6839      	ldr	r1, [r7, #0]
 800e884:	6878      	ldr	r0, [r7, #4]
 800e886:	f000 fbe5 	bl	800f054 <USBD_CtlError>
                break;
 800e88a:	e091      	b.n	800e9b0 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e88c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e890:	2b00      	cmp	r3, #0
 800e892:	da0b      	bge.n	800e8ac <USBD_StdEPReq+0x19e>
 800e894:	7bbb      	ldrb	r3, [r7, #14]
 800e896:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e89a:	4613      	mov	r3, r2
 800e89c:	009b      	lsls	r3, r3, #2
 800e89e:	4413      	add	r3, r2
 800e8a0:	009b      	lsls	r3, r3, #2
 800e8a2:	3310      	adds	r3, #16
 800e8a4:	687a      	ldr	r2, [r7, #4]
 800e8a6:	4413      	add	r3, r2
 800e8a8:	3304      	adds	r3, #4
 800e8aa:	e00b      	b.n	800e8c4 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e8ac:	7bbb      	ldrb	r3, [r7, #14]
 800e8ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e8b2:	4613      	mov	r3, r2
 800e8b4:	009b      	lsls	r3, r3, #2
 800e8b6:	4413      	add	r3, r2
 800e8b8:	009b      	lsls	r3, r3, #2
 800e8ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e8be:	687a      	ldr	r2, [r7, #4]
 800e8c0:	4413      	add	r3, r2
 800e8c2:	3304      	adds	r3, #4
 800e8c4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e8c6:	68bb      	ldr	r3, [r7, #8]
 800e8c8:	2200      	movs	r2, #0
 800e8ca:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e8cc:	68bb      	ldr	r3, [r7, #8]
 800e8ce:	2202      	movs	r2, #2
 800e8d0:	4619      	mov	r1, r3
 800e8d2:	6878      	ldr	r0, [r7, #4]
 800e8d4:	f000 fd3f 	bl	800f356 <USBD_CtlSendData>
              break;
 800e8d8:	e06a      	b.n	800e9b0 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e8da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	da11      	bge.n	800e906 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e8e2:	7bbb      	ldrb	r3, [r7, #14]
 800e8e4:	f003 020f 	and.w	r2, r3, #15
 800e8e8:	6879      	ldr	r1, [r7, #4]
 800e8ea:	4613      	mov	r3, r2
 800e8ec:	009b      	lsls	r3, r3, #2
 800e8ee:	4413      	add	r3, r2
 800e8f0:	009b      	lsls	r3, r3, #2
 800e8f2:	440b      	add	r3, r1
 800e8f4:	3324      	adds	r3, #36	@ 0x24
 800e8f6:	881b      	ldrh	r3, [r3, #0]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d117      	bne.n	800e92c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800e8fc:	6839      	ldr	r1, [r7, #0]
 800e8fe:	6878      	ldr	r0, [r7, #4]
 800e900:	f000 fba8 	bl	800f054 <USBD_CtlError>
                  break;
 800e904:	e054      	b.n	800e9b0 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e906:	7bbb      	ldrb	r3, [r7, #14]
 800e908:	f003 020f 	and.w	r2, r3, #15
 800e90c:	6879      	ldr	r1, [r7, #4]
 800e90e:	4613      	mov	r3, r2
 800e910:	009b      	lsls	r3, r3, #2
 800e912:	4413      	add	r3, r2
 800e914:	009b      	lsls	r3, r3, #2
 800e916:	440b      	add	r3, r1
 800e918:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e91c:	881b      	ldrh	r3, [r3, #0]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d104      	bne.n	800e92c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800e922:	6839      	ldr	r1, [r7, #0]
 800e924:	6878      	ldr	r0, [r7, #4]
 800e926:	f000 fb95 	bl	800f054 <USBD_CtlError>
                  break;
 800e92a:	e041      	b.n	800e9b0 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e92c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e930:	2b00      	cmp	r3, #0
 800e932:	da0b      	bge.n	800e94c <USBD_StdEPReq+0x23e>
 800e934:	7bbb      	ldrb	r3, [r7, #14]
 800e936:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e93a:	4613      	mov	r3, r2
 800e93c:	009b      	lsls	r3, r3, #2
 800e93e:	4413      	add	r3, r2
 800e940:	009b      	lsls	r3, r3, #2
 800e942:	3310      	adds	r3, #16
 800e944:	687a      	ldr	r2, [r7, #4]
 800e946:	4413      	add	r3, r2
 800e948:	3304      	adds	r3, #4
 800e94a:	e00b      	b.n	800e964 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e94c:	7bbb      	ldrb	r3, [r7, #14]
 800e94e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e952:	4613      	mov	r3, r2
 800e954:	009b      	lsls	r3, r3, #2
 800e956:	4413      	add	r3, r2
 800e958:	009b      	lsls	r3, r3, #2
 800e95a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e95e:	687a      	ldr	r2, [r7, #4]
 800e960:	4413      	add	r3, r2
 800e962:	3304      	adds	r3, #4
 800e964:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e966:	7bbb      	ldrb	r3, [r7, #14]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d002      	beq.n	800e972 <USBD_StdEPReq+0x264>
 800e96c:	7bbb      	ldrb	r3, [r7, #14]
 800e96e:	2b80      	cmp	r3, #128	@ 0x80
 800e970:	d103      	bne.n	800e97a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800e972:	68bb      	ldr	r3, [r7, #8]
 800e974:	2200      	movs	r2, #0
 800e976:	601a      	str	r2, [r3, #0]
 800e978:	e00e      	b.n	800e998 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e97a:	7bbb      	ldrb	r3, [r7, #14]
 800e97c:	4619      	mov	r1, r3
 800e97e:	6878      	ldr	r0, [r7, #4]
 800e980:	f7ff fa04 	bl	800dd8c <USBD_LL_IsStallEP>
 800e984:	4603      	mov	r3, r0
 800e986:	2b00      	cmp	r3, #0
 800e988:	d003      	beq.n	800e992 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800e98a:	68bb      	ldr	r3, [r7, #8]
 800e98c:	2201      	movs	r2, #1
 800e98e:	601a      	str	r2, [r3, #0]
 800e990:	e002      	b.n	800e998 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800e992:	68bb      	ldr	r3, [r7, #8]
 800e994:	2200      	movs	r2, #0
 800e996:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e998:	68bb      	ldr	r3, [r7, #8]
 800e99a:	2202      	movs	r2, #2
 800e99c:	4619      	mov	r1, r3
 800e99e:	6878      	ldr	r0, [r7, #4]
 800e9a0:	f000 fcd9 	bl	800f356 <USBD_CtlSendData>
              break;
 800e9a4:	e004      	b.n	800e9b0 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800e9a6:	6839      	ldr	r1, [r7, #0]
 800e9a8:	6878      	ldr	r0, [r7, #4]
 800e9aa:	f000 fb53 	bl	800f054 <USBD_CtlError>
              break;
 800e9ae:	bf00      	nop
          }
          break;
 800e9b0:	e004      	b.n	800e9bc <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800e9b2:	6839      	ldr	r1, [r7, #0]
 800e9b4:	6878      	ldr	r0, [r7, #4]
 800e9b6:	f000 fb4d 	bl	800f054 <USBD_CtlError>
          break;
 800e9ba:	bf00      	nop
      }
      break;
 800e9bc:	e004      	b.n	800e9c8 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800e9be:	6839      	ldr	r1, [r7, #0]
 800e9c0:	6878      	ldr	r0, [r7, #4]
 800e9c2:	f000 fb47 	bl	800f054 <USBD_CtlError>
      break;
 800e9c6:	bf00      	nop
  }

  return ret;
 800e9c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	3710      	adds	r7, #16
 800e9ce:	46bd      	mov	sp, r7
 800e9d0:	bd80      	pop	{r7, pc}
	...

0800e9d4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e9d4:	b580      	push	{r7, lr}
 800e9d6:	b084      	sub	sp, #16
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	6078      	str	r0, [r7, #4]
 800e9dc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e9de:	2300      	movs	r3, #0
 800e9e0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e9e2:	2300      	movs	r3, #0
 800e9e4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e9e6:	2300      	movs	r3, #0
 800e9e8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e9ea:	683b      	ldr	r3, [r7, #0]
 800e9ec:	885b      	ldrh	r3, [r3, #2]
 800e9ee:	0a1b      	lsrs	r3, r3, #8
 800e9f0:	b29b      	uxth	r3, r3
 800e9f2:	3b01      	subs	r3, #1
 800e9f4:	2b06      	cmp	r3, #6
 800e9f6:	f200 813b 	bhi.w	800ec70 <USBD_GetDescriptor+0x29c>
 800e9fa:	a201      	add	r2, pc, #4	@ (adr r2, 800ea00 <USBD_GetDescriptor+0x2c>)
 800e9fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea00:	0800ea1d 	.word	0x0800ea1d
 800ea04:	0800ea35 	.word	0x0800ea35
 800ea08:	0800ea75 	.word	0x0800ea75
 800ea0c:	0800ec71 	.word	0x0800ec71
 800ea10:	0800ec71 	.word	0x0800ec71
 800ea14:	0800ec11 	.word	0x0800ec11
 800ea18:	0800ec3d 	.word	0x0800ec3d
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ea22:	681b      	ldr	r3, [r3, #0]
 800ea24:	687a      	ldr	r2, [r7, #4]
 800ea26:	7c12      	ldrb	r2, [r2, #16]
 800ea28:	f107 0108 	add.w	r1, r7, #8
 800ea2c:	4610      	mov	r0, r2
 800ea2e:	4798      	blx	r3
 800ea30:	60f8      	str	r0, [r7, #12]
      break;
 800ea32:	e125      	b.n	800ec80 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	7c1b      	ldrb	r3, [r3, #16]
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d10d      	bne.n	800ea58 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ea42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea44:	f107 0208 	add.w	r2, r7, #8
 800ea48:	4610      	mov	r0, r2
 800ea4a:	4798      	blx	r3
 800ea4c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	3301      	adds	r3, #1
 800ea52:	2202      	movs	r2, #2
 800ea54:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ea56:	e113      	b.n	800ec80 <USBD_GetDescriptor+0x2ac>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ea5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ea60:	f107 0208 	add.w	r2, r7, #8
 800ea64:	4610      	mov	r0, r2
 800ea66:	4798      	blx	r3
 800ea68:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	3301      	adds	r3, #1
 800ea6e:	2202      	movs	r2, #2
 800ea70:	701a      	strb	r2, [r3, #0]
      break;
 800ea72:	e105      	b.n	800ec80 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ea74:	683b      	ldr	r3, [r7, #0]
 800ea76:	885b      	ldrh	r3, [r3, #2]
 800ea78:	b2db      	uxtb	r3, r3
 800ea7a:	2b05      	cmp	r3, #5
 800ea7c:	f200 80ac 	bhi.w	800ebd8 <USBD_GetDescriptor+0x204>
 800ea80:	a201      	add	r2, pc, #4	@ (adr r2, 800ea88 <USBD_GetDescriptor+0xb4>)
 800ea82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea86:	bf00      	nop
 800ea88:	0800eaa1 	.word	0x0800eaa1
 800ea8c:	0800ead5 	.word	0x0800ead5
 800ea90:	0800eb09 	.word	0x0800eb09
 800ea94:	0800eb3d 	.word	0x0800eb3d
 800ea98:	0800eb71 	.word	0x0800eb71
 800ea9c:	0800eba5 	.word	0x0800eba5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eaa6:	685b      	ldr	r3, [r3, #4]
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d00b      	beq.n	800eac4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eab2:	685b      	ldr	r3, [r3, #4]
 800eab4:	687a      	ldr	r2, [r7, #4]
 800eab6:	7c12      	ldrb	r2, [r2, #16]
 800eab8:	f107 0108 	add.w	r1, r7, #8
 800eabc:	4610      	mov	r0, r2
 800eabe:	4798      	blx	r3
 800eac0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800eac2:	e0a4      	b.n	800ec0e <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800eac4:	6839      	ldr	r1, [r7, #0]
 800eac6:	6878      	ldr	r0, [r7, #4]
 800eac8:	f000 fac4 	bl	800f054 <USBD_CtlError>
            err++;
 800eacc:	7afb      	ldrb	r3, [r7, #11]
 800eace:	3301      	adds	r3, #1
 800ead0:	72fb      	strb	r3, [r7, #11]
          break;
 800ead2:	e09c      	b.n	800ec0e <USBD_GetDescriptor+0x23a>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eada:	689b      	ldr	r3, [r3, #8]
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d00b      	beq.n	800eaf8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eae6:	689b      	ldr	r3, [r3, #8]
 800eae8:	687a      	ldr	r2, [r7, #4]
 800eaea:	7c12      	ldrb	r2, [r2, #16]
 800eaec:	f107 0108 	add.w	r1, r7, #8
 800eaf0:	4610      	mov	r0, r2
 800eaf2:	4798      	blx	r3
 800eaf4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800eaf6:	e08a      	b.n	800ec0e <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800eaf8:	6839      	ldr	r1, [r7, #0]
 800eafa:	6878      	ldr	r0, [r7, #4]
 800eafc:	f000 faaa 	bl	800f054 <USBD_CtlError>
            err++;
 800eb00:	7afb      	ldrb	r3, [r7, #11]
 800eb02:	3301      	adds	r3, #1
 800eb04:	72fb      	strb	r3, [r7, #11]
          break;
 800eb06:	e082      	b.n	800ec0e <USBD_GetDescriptor+0x23a>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eb0e:	68db      	ldr	r3, [r3, #12]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d00b      	beq.n	800eb2c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eb1a:	68db      	ldr	r3, [r3, #12]
 800eb1c:	687a      	ldr	r2, [r7, #4]
 800eb1e:	7c12      	ldrb	r2, [r2, #16]
 800eb20:	f107 0108 	add.w	r1, r7, #8
 800eb24:	4610      	mov	r0, r2
 800eb26:	4798      	blx	r3
 800eb28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800eb2a:	e070      	b.n	800ec0e <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800eb2c:	6839      	ldr	r1, [r7, #0]
 800eb2e:	6878      	ldr	r0, [r7, #4]
 800eb30:	f000 fa90 	bl	800f054 <USBD_CtlError>
            err++;
 800eb34:	7afb      	ldrb	r3, [r7, #11]
 800eb36:	3301      	adds	r3, #1
 800eb38:	72fb      	strb	r3, [r7, #11]
          break;
 800eb3a:	e068      	b.n	800ec0e <USBD_GetDescriptor+0x23a>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eb42:	691b      	ldr	r3, [r3, #16]
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	d00b      	beq.n	800eb60 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eb4e:	691b      	ldr	r3, [r3, #16]
 800eb50:	687a      	ldr	r2, [r7, #4]
 800eb52:	7c12      	ldrb	r2, [r2, #16]
 800eb54:	f107 0108 	add.w	r1, r7, #8
 800eb58:	4610      	mov	r0, r2
 800eb5a:	4798      	blx	r3
 800eb5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800eb5e:	e056      	b.n	800ec0e <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800eb60:	6839      	ldr	r1, [r7, #0]
 800eb62:	6878      	ldr	r0, [r7, #4]
 800eb64:	f000 fa76 	bl	800f054 <USBD_CtlError>
            err++;
 800eb68:	7afb      	ldrb	r3, [r7, #11]
 800eb6a:	3301      	adds	r3, #1
 800eb6c:	72fb      	strb	r3, [r7, #11]
          break;
 800eb6e:	e04e      	b.n	800ec0e <USBD_GetDescriptor+0x23a>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eb76:	695b      	ldr	r3, [r3, #20]
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d00b      	beq.n	800eb94 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eb82:	695b      	ldr	r3, [r3, #20]
 800eb84:	687a      	ldr	r2, [r7, #4]
 800eb86:	7c12      	ldrb	r2, [r2, #16]
 800eb88:	f107 0108 	add.w	r1, r7, #8
 800eb8c:	4610      	mov	r0, r2
 800eb8e:	4798      	blx	r3
 800eb90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800eb92:	e03c      	b.n	800ec0e <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800eb94:	6839      	ldr	r1, [r7, #0]
 800eb96:	6878      	ldr	r0, [r7, #4]
 800eb98:	f000 fa5c 	bl	800f054 <USBD_CtlError>
            err++;
 800eb9c:	7afb      	ldrb	r3, [r7, #11]
 800eb9e:	3301      	adds	r3, #1
 800eba0:	72fb      	strb	r3, [r7, #11]
          break;
 800eba2:	e034      	b.n	800ec0e <USBD_GetDescriptor+0x23a>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ebaa:	699b      	ldr	r3, [r3, #24]
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d00b      	beq.n	800ebc8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ebb6:	699b      	ldr	r3, [r3, #24]
 800ebb8:	687a      	ldr	r2, [r7, #4]
 800ebba:	7c12      	ldrb	r2, [r2, #16]
 800ebbc:	f107 0108 	add.w	r1, r7, #8
 800ebc0:	4610      	mov	r0, r2
 800ebc2:	4798      	blx	r3
 800ebc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ebc6:	e022      	b.n	800ec0e <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800ebc8:	6839      	ldr	r1, [r7, #0]
 800ebca:	6878      	ldr	r0, [r7, #4]
 800ebcc:	f000 fa42 	bl	800f054 <USBD_CtlError>
            err++;
 800ebd0:	7afb      	ldrb	r3, [r7, #11]
 800ebd2:	3301      	adds	r3, #1
 800ebd4:	72fb      	strb	r3, [r7, #11]
          break;
 800ebd6:	e01a      	b.n	800ec0e <USBD_GetDescriptor+0x23a>

        default:
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
          if (pdev->pClass->GetUsrStrDescriptor != NULL)
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ebde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d00c      	beq.n	800ebfe <USBD_GetDescriptor+0x22a>
          {
            pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue), &len);
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ebea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ebec:	683a      	ldr	r2, [r7, #0]
 800ebee:	8852      	ldrh	r2, [r2, #2]
 800ebf0:	b2d1      	uxtb	r1, r2
 800ebf2:	f107 0208 	add.w	r2, r7, #8
 800ebf6:	6878      	ldr	r0, [r7, #4]
 800ebf8:	4798      	blx	r3
 800ebfa:	60f8      	str	r0, [r7, #12]

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
          err++;
#endif
          break;
 800ebfc:	e006      	b.n	800ec0c <USBD_GetDescriptor+0x238>
            USBD_CtlError(pdev, req);
 800ebfe:	6839      	ldr	r1, [r7, #0]
 800ec00:	6878      	ldr	r0, [r7, #4]
 800ec02:	f000 fa27 	bl	800f054 <USBD_CtlError>
            err++;
 800ec06:	7afb      	ldrb	r3, [r7, #11]
 800ec08:	3301      	adds	r3, #1
 800ec0a:	72fb      	strb	r3, [r7, #11]
          break;
 800ec0c:	bf00      	nop
      }
      break;
 800ec0e:	e037      	b.n	800ec80 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	7c1b      	ldrb	r3, [r3, #16]
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d109      	bne.n	800ec2c <USBD_GetDescriptor+0x258>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ec1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ec20:	f107 0208 	add.w	r2, r7, #8
 800ec24:	4610      	mov	r0, r2
 800ec26:	4798      	blx	r3
 800ec28:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ec2a:	e029      	b.n	800ec80 <USBD_GetDescriptor+0x2ac>
        USBD_CtlError(pdev, req);
 800ec2c:	6839      	ldr	r1, [r7, #0]
 800ec2e:	6878      	ldr	r0, [r7, #4]
 800ec30:	f000 fa10 	bl	800f054 <USBD_CtlError>
        err++;
 800ec34:	7afb      	ldrb	r3, [r7, #11]
 800ec36:	3301      	adds	r3, #1
 800ec38:	72fb      	strb	r3, [r7, #11]
      break;
 800ec3a:	e021      	b.n	800ec80 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	7c1b      	ldrb	r3, [r3, #16]
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d10d      	bne.n	800ec60 <USBD_GetDescriptor+0x28c>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ec4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec4c:	f107 0208 	add.w	r2, r7, #8
 800ec50:	4610      	mov	r0, r2
 800ec52:	4798      	blx	r3
 800ec54:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	3301      	adds	r3, #1
 800ec5a:	2207      	movs	r2, #7
 800ec5c:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ec5e:	e00f      	b.n	800ec80 <USBD_GetDescriptor+0x2ac>
        USBD_CtlError(pdev, req);
 800ec60:	6839      	ldr	r1, [r7, #0]
 800ec62:	6878      	ldr	r0, [r7, #4]
 800ec64:	f000 f9f6 	bl	800f054 <USBD_CtlError>
        err++;
 800ec68:	7afb      	ldrb	r3, [r7, #11]
 800ec6a:	3301      	adds	r3, #1
 800ec6c:	72fb      	strb	r3, [r7, #11]
      break;
 800ec6e:	e007      	b.n	800ec80 <USBD_GetDescriptor+0x2ac>

    default:
      USBD_CtlError(pdev, req);
 800ec70:	6839      	ldr	r1, [r7, #0]
 800ec72:	6878      	ldr	r0, [r7, #4]
 800ec74:	f000 f9ee 	bl	800f054 <USBD_CtlError>
      err++;
 800ec78:	7afb      	ldrb	r3, [r7, #11]
 800ec7a:	3301      	adds	r3, #1
 800ec7c:	72fb      	strb	r3, [r7, #11]
      break;
 800ec7e:	bf00      	nop
  }

  if (err != 0U)
 800ec80:	7afb      	ldrb	r3, [r7, #11]
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d11e      	bne.n	800ecc4 <USBD_GetDescriptor+0x2f0>
  {
    return;
  }

  if (req->wLength != 0U)
 800ec86:	683b      	ldr	r3, [r7, #0]
 800ec88:	88db      	ldrh	r3, [r3, #6]
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d016      	beq.n	800ecbc <USBD_GetDescriptor+0x2e8>
  {
    if (len != 0U)
 800ec8e:	893b      	ldrh	r3, [r7, #8]
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d00e      	beq.n	800ecb2 <USBD_GetDescriptor+0x2de>
    {
      len = MIN(len, req->wLength);
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	88da      	ldrh	r2, [r3, #6]
 800ec98:	893b      	ldrh	r3, [r7, #8]
 800ec9a:	4293      	cmp	r3, r2
 800ec9c:	bf28      	it	cs
 800ec9e:	4613      	movcs	r3, r2
 800eca0:	b29b      	uxth	r3, r3
 800eca2:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800eca4:	893b      	ldrh	r3, [r7, #8]
 800eca6:	461a      	mov	r2, r3
 800eca8:	68f9      	ldr	r1, [r7, #12]
 800ecaa:	6878      	ldr	r0, [r7, #4]
 800ecac:	f000 fb53 	bl	800f356 <USBD_CtlSendData>
 800ecb0:	e009      	b.n	800ecc6 <USBD_GetDescriptor+0x2f2>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ecb2:	6839      	ldr	r1, [r7, #0]
 800ecb4:	6878      	ldr	r0, [r7, #4]
 800ecb6:	f000 f9cd 	bl	800f054 <USBD_CtlError>
 800ecba:	e004      	b.n	800ecc6 <USBD_GetDescriptor+0x2f2>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ecbc:	6878      	ldr	r0, [r7, #4]
 800ecbe:	f000 fba4 	bl	800f40a <USBD_CtlSendStatus>
 800ecc2:	e000      	b.n	800ecc6 <USBD_GetDescriptor+0x2f2>
    return;
 800ecc4:	bf00      	nop
  }
}
 800ecc6:	3710      	adds	r7, #16
 800ecc8:	46bd      	mov	sp, r7
 800ecca:	bd80      	pop	{r7, pc}

0800eccc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eccc:	b580      	push	{r7, lr}
 800ecce:	b084      	sub	sp, #16
 800ecd0:	af00      	add	r7, sp, #0
 800ecd2:	6078      	str	r0, [r7, #4]
 800ecd4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ecd6:	683b      	ldr	r3, [r7, #0]
 800ecd8:	889b      	ldrh	r3, [r3, #4]
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d131      	bne.n	800ed42 <USBD_SetAddress+0x76>
 800ecde:	683b      	ldr	r3, [r7, #0]
 800ece0:	88db      	ldrh	r3, [r3, #6]
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d12d      	bne.n	800ed42 <USBD_SetAddress+0x76>
 800ece6:	683b      	ldr	r3, [r7, #0]
 800ece8:	885b      	ldrh	r3, [r3, #2]
 800ecea:	2b7f      	cmp	r3, #127	@ 0x7f
 800ecec:	d829      	bhi.n	800ed42 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ecee:	683b      	ldr	r3, [r7, #0]
 800ecf0:	885b      	ldrh	r3, [r3, #2]
 800ecf2:	b2db      	uxtb	r3, r3
 800ecf4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ecf8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed00:	b2db      	uxtb	r3, r3
 800ed02:	2b03      	cmp	r3, #3
 800ed04:	d104      	bne.n	800ed10 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ed06:	6839      	ldr	r1, [r7, #0]
 800ed08:	6878      	ldr	r0, [r7, #4]
 800ed0a:	f000 f9a3 	bl	800f054 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ed0e:	e01d      	b.n	800ed4c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	7bfa      	ldrb	r2, [r7, #15]
 800ed14:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ed18:	7bfb      	ldrb	r3, [r7, #15]
 800ed1a:	4619      	mov	r1, r3
 800ed1c:	6878      	ldr	r0, [r7, #4]
 800ed1e:	f7ff f861 	bl	800dde4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ed22:	6878      	ldr	r0, [r7, #4]
 800ed24:	f000 fb71 	bl	800f40a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ed28:	7bfb      	ldrb	r3, [r7, #15]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d004      	beq.n	800ed38 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	2202      	movs	r2, #2
 800ed32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ed36:	e009      	b.n	800ed4c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	2201      	movs	r2, #1
 800ed3c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ed40:	e004      	b.n	800ed4c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ed42:	6839      	ldr	r1, [r7, #0]
 800ed44:	6878      	ldr	r0, [r7, #4]
 800ed46:	f000 f985 	bl	800f054 <USBD_CtlError>
  }
}
 800ed4a:	bf00      	nop
 800ed4c:	bf00      	nop
 800ed4e:	3710      	adds	r7, #16
 800ed50:	46bd      	mov	sp, r7
 800ed52:	bd80      	pop	{r7, pc}

0800ed54 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b084      	sub	sp, #16
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
 800ed5c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ed5e:	2300      	movs	r3, #0
 800ed60:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ed62:	683b      	ldr	r3, [r7, #0]
 800ed64:	885b      	ldrh	r3, [r3, #2]
 800ed66:	b2da      	uxtb	r2, r3
 800ed68:	4b4c      	ldr	r3, [pc, #304]	@ (800ee9c <USBD_SetConfig+0x148>)
 800ed6a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ed6c:	4b4b      	ldr	r3, [pc, #300]	@ (800ee9c <USBD_SetConfig+0x148>)
 800ed6e:	781b      	ldrb	r3, [r3, #0]
 800ed70:	2b01      	cmp	r3, #1
 800ed72:	d905      	bls.n	800ed80 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ed74:	6839      	ldr	r1, [r7, #0]
 800ed76:	6878      	ldr	r0, [r7, #4]
 800ed78:	f000 f96c 	bl	800f054 <USBD_CtlError>
    return USBD_FAIL;
 800ed7c:	2303      	movs	r3, #3
 800ed7e:	e088      	b.n	800ee92 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed86:	b2db      	uxtb	r3, r3
 800ed88:	2b02      	cmp	r3, #2
 800ed8a:	d002      	beq.n	800ed92 <USBD_SetConfig+0x3e>
 800ed8c:	2b03      	cmp	r3, #3
 800ed8e:	d025      	beq.n	800eddc <USBD_SetConfig+0x88>
 800ed90:	e071      	b.n	800ee76 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ed92:	4b42      	ldr	r3, [pc, #264]	@ (800ee9c <USBD_SetConfig+0x148>)
 800ed94:	781b      	ldrb	r3, [r3, #0]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d01c      	beq.n	800edd4 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800ed9a:	4b40      	ldr	r3, [pc, #256]	@ (800ee9c <USBD_SetConfig+0x148>)
 800ed9c:	781b      	ldrb	r3, [r3, #0]
 800ed9e:	461a      	mov	r2, r3
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800eda4:	4b3d      	ldr	r3, [pc, #244]	@ (800ee9c <USBD_SetConfig+0x148>)
 800eda6:	781b      	ldrb	r3, [r3, #0]
 800eda8:	4619      	mov	r1, r3
 800edaa:	6878      	ldr	r0, [r7, #4]
 800edac:	f7ff f93b 	bl	800e026 <USBD_SetClassConfig>
 800edb0:	4603      	mov	r3, r0
 800edb2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800edb4:	7bfb      	ldrb	r3, [r7, #15]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d004      	beq.n	800edc4 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800edba:	6839      	ldr	r1, [r7, #0]
 800edbc:	6878      	ldr	r0, [r7, #4]
 800edbe:	f000 f949 	bl	800f054 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800edc2:	e065      	b.n	800ee90 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800edc4:	6878      	ldr	r0, [r7, #4]
 800edc6:	f000 fb20 	bl	800f40a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	2203      	movs	r2, #3
 800edce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800edd2:	e05d      	b.n	800ee90 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800edd4:	6878      	ldr	r0, [r7, #4]
 800edd6:	f000 fb18 	bl	800f40a <USBD_CtlSendStatus>
      break;
 800edda:	e059      	b.n	800ee90 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800eddc:	4b2f      	ldr	r3, [pc, #188]	@ (800ee9c <USBD_SetConfig+0x148>)
 800edde:	781b      	ldrb	r3, [r3, #0]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d112      	bne.n	800ee0a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	2202      	movs	r2, #2
 800ede8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800edec:	4b2b      	ldr	r3, [pc, #172]	@ (800ee9c <USBD_SetConfig+0x148>)
 800edee:	781b      	ldrb	r3, [r3, #0]
 800edf0:	461a      	mov	r2, r3
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800edf6:	4b29      	ldr	r3, [pc, #164]	@ (800ee9c <USBD_SetConfig+0x148>)
 800edf8:	781b      	ldrb	r3, [r3, #0]
 800edfa:	4619      	mov	r1, r3
 800edfc:	6878      	ldr	r0, [r7, #4]
 800edfe:	f7ff f92e 	bl	800e05e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ee02:	6878      	ldr	r0, [r7, #4]
 800ee04:	f000 fb01 	bl	800f40a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ee08:	e042      	b.n	800ee90 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800ee0a:	4b24      	ldr	r3, [pc, #144]	@ (800ee9c <USBD_SetConfig+0x148>)
 800ee0c:	781b      	ldrb	r3, [r3, #0]
 800ee0e:	461a      	mov	r2, r3
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	685b      	ldr	r3, [r3, #4]
 800ee14:	429a      	cmp	r2, r3
 800ee16:	d02a      	beq.n	800ee6e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	685b      	ldr	r3, [r3, #4]
 800ee1c:	b2db      	uxtb	r3, r3
 800ee1e:	4619      	mov	r1, r3
 800ee20:	6878      	ldr	r0, [r7, #4]
 800ee22:	f7ff f91c 	bl	800e05e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ee26:	4b1d      	ldr	r3, [pc, #116]	@ (800ee9c <USBD_SetConfig+0x148>)
 800ee28:	781b      	ldrb	r3, [r3, #0]
 800ee2a:	461a      	mov	r2, r3
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ee30:	4b1a      	ldr	r3, [pc, #104]	@ (800ee9c <USBD_SetConfig+0x148>)
 800ee32:	781b      	ldrb	r3, [r3, #0]
 800ee34:	4619      	mov	r1, r3
 800ee36:	6878      	ldr	r0, [r7, #4]
 800ee38:	f7ff f8f5 	bl	800e026 <USBD_SetClassConfig>
 800ee3c:	4603      	mov	r3, r0
 800ee3e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800ee40:	7bfb      	ldrb	r3, [r7, #15]
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d00f      	beq.n	800ee66 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800ee46:	6839      	ldr	r1, [r7, #0]
 800ee48:	6878      	ldr	r0, [r7, #4]
 800ee4a:	f000 f903 	bl	800f054 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	685b      	ldr	r3, [r3, #4]
 800ee52:	b2db      	uxtb	r3, r3
 800ee54:	4619      	mov	r1, r3
 800ee56:	6878      	ldr	r0, [r7, #4]
 800ee58:	f7ff f901 	bl	800e05e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	2202      	movs	r2, #2
 800ee60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ee64:	e014      	b.n	800ee90 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800ee66:	6878      	ldr	r0, [r7, #4]
 800ee68:	f000 facf 	bl	800f40a <USBD_CtlSendStatus>
      break;
 800ee6c:	e010      	b.n	800ee90 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800ee6e:	6878      	ldr	r0, [r7, #4]
 800ee70:	f000 facb 	bl	800f40a <USBD_CtlSendStatus>
      break;
 800ee74:	e00c      	b.n	800ee90 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800ee76:	6839      	ldr	r1, [r7, #0]
 800ee78:	6878      	ldr	r0, [r7, #4]
 800ee7a:	f000 f8eb 	bl	800f054 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ee7e:	4b07      	ldr	r3, [pc, #28]	@ (800ee9c <USBD_SetConfig+0x148>)
 800ee80:	781b      	ldrb	r3, [r3, #0]
 800ee82:	4619      	mov	r1, r3
 800ee84:	6878      	ldr	r0, [r7, #4]
 800ee86:	f7ff f8ea 	bl	800e05e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ee8a:	2303      	movs	r3, #3
 800ee8c:	73fb      	strb	r3, [r7, #15]
      break;
 800ee8e:	bf00      	nop
  }

  return ret;
 800ee90:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee92:	4618      	mov	r0, r3
 800ee94:	3710      	adds	r7, #16
 800ee96:	46bd      	mov	sp, r7
 800ee98:	bd80      	pop	{r7, pc}
 800ee9a:	bf00      	nop
 800ee9c:	200017e8 	.word	0x200017e8

0800eea0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eea0:	b580      	push	{r7, lr}
 800eea2:	b082      	sub	sp, #8
 800eea4:	af00      	add	r7, sp, #0
 800eea6:	6078      	str	r0, [r7, #4]
 800eea8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800eeaa:	683b      	ldr	r3, [r7, #0]
 800eeac:	88db      	ldrh	r3, [r3, #6]
 800eeae:	2b01      	cmp	r3, #1
 800eeb0:	d004      	beq.n	800eebc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800eeb2:	6839      	ldr	r1, [r7, #0]
 800eeb4:	6878      	ldr	r0, [r7, #4]
 800eeb6:	f000 f8cd 	bl	800f054 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800eeba:	e023      	b.n	800ef04 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eec2:	b2db      	uxtb	r3, r3
 800eec4:	2b02      	cmp	r3, #2
 800eec6:	dc02      	bgt.n	800eece <USBD_GetConfig+0x2e>
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	dc03      	bgt.n	800eed4 <USBD_GetConfig+0x34>
 800eecc:	e015      	b.n	800eefa <USBD_GetConfig+0x5a>
 800eece:	2b03      	cmp	r3, #3
 800eed0:	d00b      	beq.n	800eeea <USBD_GetConfig+0x4a>
 800eed2:	e012      	b.n	800eefa <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	2200      	movs	r2, #0
 800eed8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	3308      	adds	r3, #8
 800eede:	2201      	movs	r2, #1
 800eee0:	4619      	mov	r1, r3
 800eee2:	6878      	ldr	r0, [r7, #4]
 800eee4:	f000 fa37 	bl	800f356 <USBD_CtlSendData>
        break;
 800eee8:	e00c      	b.n	800ef04 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	3304      	adds	r3, #4
 800eeee:	2201      	movs	r2, #1
 800eef0:	4619      	mov	r1, r3
 800eef2:	6878      	ldr	r0, [r7, #4]
 800eef4:	f000 fa2f 	bl	800f356 <USBD_CtlSendData>
        break;
 800eef8:	e004      	b.n	800ef04 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800eefa:	6839      	ldr	r1, [r7, #0]
 800eefc:	6878      	ldr	r0, [r7, #4]
 800eefe:	f000 f8a9 	bl	800f054 <USBD_CtlError>
        break;
 800ef02:	bf00      	nop
}
 800ef04:	bf00      	nop
 800ef06:	3708      	adds	r7, #8
 800ef08:	46bd      	mov	sp, r7
 800ef0a:	bd80      	pop	{r7, pc}

0800ef0c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ef0c:	b580      	push	{r7, lr}
 800ef0e:	b082      	sub	sp, #8
 800ef10:	af00      	add	r7, sp, #0
 800ef12:	6078      	str	r0, [r7, #4]
 800ef14:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef1c:	b2db      	uxtb	r3, r3
 800ef1e:	3b01      	subs	r3, #1
 800ef20:	2b02      	cmp	r3, #2
 800ef22:	d81e      	bhi.n	800ef62 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ef24:	683b      	ldr	r3, [r7, #0]
 800ef26:	88db      	ldrh	r3, [r3, #6]
 800ef28:	2b02      	cmp	r3, #2
 800ef2a:	d004      	beq.n	800ef36 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ef2c:	6839      	ldr	r1, [r7, #0]
 800ef2e:	6878      	ldr	r0, [r7, #4]
 800ef30:	f000 f890 	bl	800f054 <USBD_CtlError>
        break;
 800ef34:	e01a      	b.n	800ef6c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	2201      	movs	r2, #1
 800ef3a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d005      	beq.n	800ef52 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	68db      	ldr	r3, [r3, #12]
 800ef4a:	f043 0202 	orr.w	r2, r3, #2
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	330c      	adds	r3, #12
 800ef56:	2202      	movs	r2, #2
 800ef58:	4619      	mov	r1, r3
 800ef5a:	6878      	ldr	r0, [r7, #4]
 800ef5c:	f000 f9fb 	bl	800f356 <USBD_CtlSendData>
      break;
 800ef60:	e004      	b.n	800ef6c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ef62:	6839      	ldr	r1, [r7, #0]
 800ef64:	6878      	ldr	r0, [r7, #4]
 800ef66:	f000 f875 	bl	800f054 <USBD_CtlError>
      break;
 800ef6a:	bf00      	nop
  }
}
 800ef6c:	bf00      	nop
 800ef6e:	3708      	adds	r7, #8
 800ef70:	46bd      	mov	sp, r7
 800ef72:	bd80      	pop	{r7, pc}

0800ef74 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ef74:	b580      	push	{r7, lr}
 800ef76:	b082      	sub	sp, #8
 800ef78:	af00      	add	r7, sp, #0
 800ef7a:	6078      	str	r0, [r7, #4]
 800ef7c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ef7e:	683b      	ldr	r3, [r7, #0]
 800ef80:	885b      	ldrh	r3, [r3, #2]
 800ef82:	2b01      	cmp	r3, #1
 800ef84:	d106      	bne.n	800ef94 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	2201      	movs	r2, #1
 800ef8a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ef8e:	6878      	ldr	r0, [r7, #4]
 800ef90:	f000 fa3b 	bl	800f40a <USBD_CtlSendStatus>
  }
}
 800ef94:	bf00      	nop
 800ef96:	3708      	adds	r7, #8
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	bd80      	pop	{r7, pc}

0800ef9c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ef9c:	b580      	push	{r7, lr}
 800ef9e:	b082      	sub	sp, #8
 800efa0:	af00      	add	r7, sp, #0
 800efa2:	6078      	str	r0, [r7, #4]
 800efa4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800efac:	b2db      	uxtb	r3, r3
 800efae:	3b01      	subs	r3, #1
 800efb0:	2b02      	cmp	r3, #2
 800efb2:	d80b      	bhi.n	800efcc <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800efb4:	683b      	ldr	r3, [r7, #0]
 800efb6:	885b      	ldrh	r3, [r3, #2]
 800efb8:	2b01      	cmp	r3, #1
 800efba:	d10c      	bne.n	800efd6 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	2200      	movs	r2, #0
 800efc0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800efc4:	6878      	ldr	r0, [r7, #4]
 800efc6:	f000 fa20 	bl	800f40a <USBD_CtlSendStatus>
      }
      break;
 800efca:	e004      	b.n	800efd6 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800efcc:	6839      	ldr	r1, [r7, #0]
 800efce:	6878      	ldr	r0, [r7, #4]
 800efd0:	f000 f840 	bl	800f054 <USBD_CtlError>
      break;
 800efd4:	e000      	b.n	800efd8 <USBD_ClrFeature+0x3c>
      break;
 800efd6:	bf00      	nop
  }
}
 800efd8:	bf00      	nop
 800efda:	3708      	adds	r7, #8
 800efdc:	46bd      	mov	sp, r7
 800efde:	bd80      	pop	{r7, pc}

0800efe0 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800efe0:	b580      	push	{r7, lr}
 800efe2:	b084      	sub	sp, #16
 800efe4:	af00      	add	r7, sp, #0
 800efe6:	6078      	str	r0, [r7, #4]
 800efe8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800efea:	683b      	ldr	r3, [r7, #0]
 800efec:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	781a      	ldrb	r2, [r3, #0]
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	3301      	adds	r3, #1
 800effa:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800effc:	68fb      	ldr	r3, [r7, #12]
 800effe:	781a      	ldrb	r2, [r3, #0]
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	3301      	adds	r3, #1
 800f008:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f00a:	68f8      	ldr	r0, [r7, #12]
 800f00c:	f7ff faa9 	bl	800e562 <SWAPBYTE>
 800f010:	4603      	mov	r3, r0
 800f012:	461a      	mov	r2, r3
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	3301      	adds	r3, #1
 800f01c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	3301      	adds	r3, #1
 800f022:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f024:	68f8      	ldr	r0, [r7, #12]
 800f026:	f7ff fa9c 	bl	800e562 <SWAPBYTE>
 800f02a:	4603      	mov	r3, r0
 800f02c:	461a      	mov	r2, r3
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	3301      	adds	r3, #1
 800f036:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	3301      	adds	r3, #1
 800f03c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f03e:	68f8      	ldr	r0, [r7, #12]
 800f040:	f7ff fa8f 	bl	800e562 <SWAPBYTE>
 800f044:	4603      	mov	r3, r0
 800f046:	461a      	mov	r2, r3
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	80da      	strh	r2, [r3, #6]
}
 800f04c:	bf00      	nop
 800f04e:	3710      	adds	r7, #16
 800f050:	46bd      	mov	sp, r7
 800f052:	bd80      	pop	{r7, pc}

0800f054 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f054:	b580      	push	{r7, lr}
 800f056:	b082      	sub	sp, #8
 800f058:	af00      	add	r7, sp, #0
 800f05a:	6078      	str	r0, [r7, #4]
 800f05c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f05e:	2180      	movs	r1, #128	@ 0x80
 800f060:	6878      	ldr	r0, [r7, #4]
 800f062:	f7fe fe55 	bl	800dd10 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f066:	2100      	movs	r1, #0
 800f068:	6878      	ldr	r0, [r7, #4]
 800f06a:	f7fe fe51 	bl	800dd10 <USBD_LL_StallEP>
}
 800f06e:	bf00      	nop
 800f070:	3708      	adds	r7, #8
 800f072:	46bd      	mov	sp, r7
 800f074:	bd80      	pop	{r7, pc}

0800f076 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f076:	b580      	push	{r7, lr}
 800f078:	b086      	sub	sp, #24
 800f07a:	af00      	add	r7, sp, #0
 800f07c:	60f8      	str	r0, [r7, #12]
 800f07e:	60b9      	str	r1, [r7, #8]
 800f080:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f082:	2300      	movs	r3, #0
 800f084:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d036      	beq.n	800f0fa <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800f090:	6938      	ldr	r0, [r7, #16]
 800f092:	f000 f836 	bl	800f102 <USBD_GetLen>
 800f096:	4603      	mov	r3, r0
 800f098:	3301      	adds	r3, #1
 800f09a:	b29b      	uxth	r3, r3
 800f09c:	005b      	lsls	r3, r3, #1
 800f09e:	b29a      	uxth	r2, r3
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f0a4:	7dfb      	ldrb	r3, [r7, #23]
 800f0a6:	68ba      	ldr	r2, [r7, #8]
 800f0a8:	4413      	add	r3, r2
 800f0aa:	687a      	ldr	r2, [r7, #4]
 800f0ac:	7812      	ldrb	r2, [r2, #0]
 800f0ae:	701a      	strb	r2, [r3, #0]
  idx++;
 800f0b0:	7dfb      	ldrb	r3, [r7, #23]
 800f0b2:	3301      	adds	r3, #1
 800f0b4:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f0b6:	7dfb      	ldrb	r3, [r7, #23]
 800f0b8:	68ba      	ldr	r2, [r7, #8]
 800f0ba:	4413      	add	r3, r2
 800f0bc:	2203      	movs	r2, #3
 800f0be:	701a      	strb	r2, [r3, #0]
  idx++;
 800f0c0:	7dfb      	ldrb	r3, [r7, #23]
 800f0c2:	3301      	adds	r3, #1
 800f0c4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800f0c6:	e013      	b.n	800f0f0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800f0c8:	7dfb      	ldrb	r3, [r7, #23]
 800f0ca:	68ba      	ldr	r2, [r7, #8]
 800f0cc:	4413      	add	r3, r2
 800f0ce:	693a      	ldr	r2, [r7, #16]
 800f0d0:	7812      	ldrb	r2, [r2, #0]
 800f0d2:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f0d4:	693b      	ldr	r3, [r7, #16]
 800f0d6:	3301      	adds	r3, #1
 800f0d8:	613b      	str	r3, [r7, #16]
    idx++;
 800f0da:	7dfb      	ldrb	r3, [r7, #23]
 800f0dc:	3301      	adds	r3, #1
 800f0de:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800f0e0:	7dfb      	ldrb	r3, [r7, #23]
 800f0e2:	68ba      	ldr	r2, [r7, #8]
 800f0e4:	4413      	add	r3, r2
 800f0e6:	2200      	movs	r2, #0
 800f0e8:	701a      	strb	r2, [r3, #0]
    idx++;
 800f0ea:	7dfb      	ldrb	r3, [r7, #23]
 800f0ec:	3301      	adds	r3, #1
 800f0ee:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800f0f0:	693b      	ldr	r3, [r7, #16]
 800f0f2:	781b      	ldrb	r3, [r3, #0]
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d1e7      	bne.n	800f0c8 <USBD_GetString+0x52>
 800f0f8:	e000      	b.n	800f0fc <USBD_GetString+0x86>
    return;
 800f0fa:	bf00      	nop
  }
}
 800f0fc:	3718      	adds	r7, #24
 800f0fe:	46bd      	mov	sp, r7
 800f100:	bd80      	pop	{r7, pc}

0800f102 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f102:	b480      	push	{r7}
 800f104:	b085      	sub	sp, #20
 800f106:	af00      	add	r7, sp, #0
 800f108:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f10a:	2300      	movs	r3, #0
 800f10c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f112:	e005      	b.n	800f120 <USBD_GetLen+0x1e>
  {
    len++;
 800f114:	7bfb      	ldrb	r3, [r7, #15]
 800f116:	3301      	adds	r3, #1
 800f118:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800f11a:	68bb      	ldr	r3, [r7, #8]
 800f11c:	3301      	adds	r3, #1
 800f11e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f120:	68bb      	ldr	r3, [r7, #8]
 800f122:	781b      	ldrb	r3, [r3, #0]
 800f124:	2b00      	cmp	r3, #0
 800f126:	d1f5      	bne.n	800f114 <USBD_GetLen+0x12>
  }

  return len;
 800f128:	7bfb      	ldrb	r3, [r7, #15]
}
 800f12a:	4618      	mov	r0, r3
 800f12c:	3714      	adds	r7, #20
 800f12e:	46bd      	mov	sp, r7
 800f130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f134:	4770      	bx	lr
	...

0800f138 <USBD_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f138:	b480      	push	{r7}
 800f13a:	b083      	sub	sp, #12
 800f13c:	af00      	add	r7, sp, #0
 800f13e:	4603      	mov	r3, r0
 800f140:	6039      	str	r1, [r7, #0]
 800f142:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_DeviceDesc);
 800f144:	683b      	ldr	r3, [r7, #0]
 800f146:	2212      	movs	r2, #18
 800f148:	801a      	strh	r2, [r3, #0]
  return USBD_DeviceDesc;
 800f14a:	4b03      	ldr	r3, [pc, #12]	@ (800f158 <USBD_DeviceDescriptor+0x20>)
}
 800f14c:	4618      	mov	r0, r3
 800f14e:	370c      	adds	r7, #12
 800f150:	46bd      	mov	sp, r7
 800f152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f156:	4770      	bx	lr
 800f158:	20000398 	.word	0x20000398

0800f15c <USBD_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f15c:	b480      	push	{r7}
 800f15e:	b083      	sub	sp, #12
 800f160:	af00      	add	r7, sp, #0
 800f162:	4603      	mov	r3, r0
 800f164:	6039      	str	r1, [r7, #0]
 800f166:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f168:	683b      	ldr	r3, [r7, #0]
 800f16a:	2204      	movs	r2, #4
 800f16c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f16e:	4b03      	ldr	r3, [pc, #12]	@ (800f17c <USBD_LangIDStrDescriptor+0x20>)
}
 800f170:	4618      	mov	r0, r3
 800f172:	370c      	adds	r7, #12
 800f174:	46bd      	mov	sp, r7
 800f176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f17a:	4770      	bx	lr
 800f17c:	200003ac 	.word	0x200003ac

0800f180 <USBD_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f180:	b580      	push	{r7, lr}
 800f182:	b082      	sub	sp, #8
 800f184:	af00      	add	r7, sp, #0
 800f186:	4603      	mov	r3, r0
 800f188:	6039      	str	r1, [r7, #0]
 800f18a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f18c:	79fb      	ldrb	r3, [r7, #7]
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d105      	bne.n	800f19e <USBD_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800f192:	683a      	ldr	r2, [r7, #0]
 800f194:	4907      	ldr	r1, [pc, #28]	@ (800f1b4 <USBD_ProductStrDescriptor+0x34>)
 800f196:	4808      	ldr	r0, [pc, #32]	@ (800f1b8 <USBD_ProductStrDescriptor+0x38>)
 800f198:	f7ff ff6d 	bl	800f076 <USBD_GetString>
 800f19c:	e004      	b.n	800f1a8 <USBD_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800f19e:	683a      	ldr	r2, [r7, #0]
 800f1a0:	4904      	ldr	r1, [pc, #16]	@ (800f1b4 <USBD_ProductStrDescriptor+0x34>)
 800f1a2:	4805      	ldr	r0, [pc, #20]	@ (800f1b8 <USBD_ProductStrDescriptor+0x38>)
 800f1a4:	f7ff ff67 	bl	800f076 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f1a8:	4b02      	ldr	r3, [pc, #8]	@ (800f1b4 <USBD_ProductStrDescriptor+0x34>)
}
 800f1aa:	4618      	mov	r0, r3
 800f1ac:	3708      	adds	r7, #8
 800f1ae:	46bd      	mov	sp, r7
 800f1b0:	bd80      	pop	{r7, pc}
 800f1b2:	bf00      	nop
 800f1b4:	200017ec 	.word	0x200017ec
 800f1b8:	080136f0 	.word	0x080136f0

0800f1bc <USBD_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	b082      	sub	sp, #8
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	4603      	mov	r3, r0
 800f1c4:	6039      	str	r1, [r7, #0]
 800f1c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f1c8:	683a      	ldr	r2, [r7, #0]
 800f1ca:	4904      	ldr	r1, [pc, #16]	@ (800f1dc <USBD_ManufacturerStrDescriptor+0x20>)
 800f1cc:	4804      	ldr	r0, [pc, #16]	@ (800f1e0 <USBD_ManufacturerStrDescriptor+0x24>)
 800f1ce:	f7ff ff52 	bl	800f076 <USBD_GetString>
  return USBD_StrDesc;
 800f1d2:	4b02      	ldr	r3, [pc, #8]	@ (800f1dc <USBD_ManufacturerStrDescriptor+0x20>)
}
 800f1d4:	4618      	mov	r0, r3
 800f1d6:	3708      	adds	r7, #8
 800f1d8:	46bd      	mov	sp, r7
 800f1da:	bd80      	pop	{r7, pc}
 800f1dc:	200017ec 	.word	0x200017ec
 800f1e0:	08013708 	.word	0x08013708

0800f1e4 <USBD_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f1e4:	b580      	push	{r7, lr}
 800f1e6:	b082      	sub	sp, #8
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	4603      	mov	r3, r0
 800f1ec:	6039      	str	r1, [r7, #0]
 800f1ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f1f0:	683b      	ldr	r3, [r7, #0]
 800f1f2:	221a      	movs	r2, #26
 800f1f4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f1f6:	f000 f843 	bl	800f280 <Get_SerialNum>
  /* USER CODE BEGIN USBD_SerialStrDescriptor */

  /* USER CODE END USBD_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800f1fa:	4b02      	ldr	r3, [pc, #8]	@ (800f204 <USBD_SerialStrDescriptor+0x20>)
}
 800f1fc:	4618      	mov	r0, r3
 800f1fe:	3708      	adds	r7, #8
 800f200:	46bd      	mov	sp, r7
 800f202:	bd80      	pop	{r7, pc}
 800f204:	200003b0 	.word	0x200003b0

0800f208 <USBD_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	b082      	sub	sp, #8
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	4603      	mov	r3, r0
 800f210:	6039      	str	r1, [r7, #0]
 800f212:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f214:	79fb      	ldrb	r3, [r7, #7]
 800f216:	2b00      	cmp	r3, #0
 800f218:	d105      	bne.n	800f226 <USBD_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800f21a:	683a      	ldr	r2, [r7, #0]
 800f21c:	4907      	ldr	r1, [pc, #28]	@ (800f23c <USBD_ConfigStrDescriptor+0x34>)
 800f21e:	4808      	ldr	r0, [pc, #32]	@ (800f240 <USBD_ConfigStrDescriptor+0x38>)
 800f220:	f7ff ff29 	bl	800f076 <USBD_GetString>
 800f224:	e004      	b.n	800f230 <USBD_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800f226:	683a      	ldr	r2, [r7, #0]
 800f228:	4904      	ldr	r1, [pc, #16]	@ (800f23c <USBD_ConfigStrDescriptor+0x34>)
 800f22a:	4805      	ldr	r0, [pc, #20]	@ (800f240 <USBD_ConfigStrDescriptor+0x38>)
 800f22c:	f7ff ff23 	bl	800f076 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f230:	4b02      	ldr	r3, [pc, #8]	@ (800f23c <USBD_ConfigStrDescriptor+0x34>)
}
 800f232:	4618      	mov	r0, r3
 800f234:	3708      	adds	r7, #8
 800f236:	46bd      	mov	sp, r7
 800f238:	bd80      	pop	{r7, pc}
 800f23a:	bf00      	nop
 800f23c:	200017ec 	.word	0x200017ec
 800f240:	0801371c 	.word	0x0801371c

0800f244 <USBD_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f244:	b580      	push	{r7, lr}
 800f246:	b082      	sub	sp, #8
 800f248:	af00      	add	r7, sp, #0
 800f24a:	4603      	mov	r3, r0
 800f24c:	6039      	str	r1, [r7, #0]
 800f24e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f250:	79fb      	ldrb	r3, [r7, #7]
 800f252:	2b00      	cmp	r3, #0
 800f254:	d105      	bne.n	800f262 <USBD_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800f256:	683a      	ldr	r2, [r7, #0]
 800f258:	4907      	ldr	r1, [pc, #28]	@ (800f278 <USBD_InterfaceStrDescriptor+0x34>)
 800f25a:	4808      	ldr	r0, [pc, #32]	@ (800f27c <USBD_InterfaceStrDescriptor+0x38>)
 800f25c:	f7ff ff0b 	bl	800f076 <USBD_GetString>
 800f260:	e004      	b.n	800f26c <USBD_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800f262:	683a      	ldr	r2, [r7, #0]
 800f264:	4904      	ldr	r1, [pc, #16]	@ (800f278 <USBD_InterfaceStrDescriptor+0x34>)
 800f266:	4805      	ldr	r0, [pc, #20]	@ (800f27c <USBD_InterfaceStrDescriptor+0x38>)
 800f268:	f7ff ff05 	bl	800f076 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f26c:	4b02      	ldr	r3, [pc, #8]	@ (800f278 <USBD_InterfaceStrDescriptor+0x34>)
}
 800f26e:	4618      	mov	r0, r3
 800f270:	3708      	adds	r7, #8
 800f272:	46bd      	mov	sp, r7
 800f274:	bd80      	pop	{r7, pc}
 800f276:	bf00      	nop
 800f278:	200017ec 	.word	0x200017ec
 800f27c:	0801372c 	.word	0x0801372c

0800f280 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f280:	b580      	push	{r7, lr}
 800f282:	b084      	sub	sp, #16
 800f284:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f286:	4b0f      	ldr	r3, [pc, #60]	@ (800f2c4 <Get_SerialNum+0x44>)
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f28c:	4b0e      	ldr	r3, [pc, #56]	@ (800f2c8 <Get_SerialNum+0x48>)
 800f28e:	681b      	ldr	r3, [r3, #0]
 800f290:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f292:	4b0e      	ldr	r3, [pc, #56]	@ (800f2cc <Get_SerialNum+0x4c>)
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f298:	68fa      	ldr	r2, [r7, #12]
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	4413      	add	r3, r2
 800f29e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d009      	beq.n	800f2ba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f2a6:	2208      	movs	r2, #8
 800f2a8:	4909      	ldr	r1, [pc, #36]	@ (800f2d0 <Get_SerialNum+0x50>)
 800f2aa:	68f8      	ldr	r0, [r7, #12]
 800f2ac:	f000 f814 	bl	800f2d8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f2b0:	2204      	movs	r2, #4
 800f2b2:	4908      	ldr	r1, [pc, #32]	@ (800f2d4 <Get_SerialNum+0x54>)
 800f2b4:	68b8      	ldr	r0, [r7, #8]
 800f2b6:	f000 f80f 	bl	800f2d8 <IntToUnicode>
  }
}
 800f2ba:	bf00      	nop
 800f2bc:	3710      	adds	r7, #16
 800f2be:	46bd      	mov	sp, r7
 800f2c0:	bd80      	pop	{r7, pc}
 800f2c2:	bf00      	nop
 800f2c4:	1fff7a10 	.word	0x1fff7a10
 800f2c8:	1fff7a14 	.word	0x1fff7a14
 800f2cc:	1fff7a18 	.word	0x1fff7a18
 800f2d0:	200003b2 	.word	0x200003b2
 800f2d4:	200003c2 	.word	0x200003c2

0800f2d8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f2d8:	b480      	push	{r7}
 800f2da:	b087      	sub	sp, #28
 800f2dc:	af00      	add	r7, sp, #0
 800f2de:	60f8      	str	r0, [r7, #12]
 800f2e0:	60b9      	str	r1, [r7, #8]
 800f2e2:	4613      	mov	r3, r2
 800f2e4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f2e6:	2300      	movs	r3, #0
 800f2e8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f2ea:	2300      	movs	r3, #0
 800f2ec:	75fb      	strb	r3, [r7, #23]
 800f2ee:	e027      	b.n	800f340 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	0f1b      	lsrs	r3, r3, #28
 800f2f4:	2b09      	cmp	r3, #9
 800f2f6:	d80b      	bhi.n	800f310 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	0f1b      	lsrs	r3, r3, #28
 800f2fc:	b2da      	uxtb	r2, r3
 800f2fe:	7dfb      	ldrb	r3, [r7, #23]
 800f300:	005b      	lsls	r3, r3, #1
 800f302:	4619      	mov	r1, r3
 800f304:	68bb      	ldr	r3, [r7, #8]
 800f306:	440b      	add	r3, r1
 800f308:	3230      	adds	r2, #48	@ 0x30
 800f30a:	b2d2      	uxtb	r2, r2
 800f30c:	701a      	strb	r2, [r3, #0]
 800f30e:	e00a      	b.n	800f326 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f310:	68fb      	ldr	r3, [r7, #12]
 800f312:	0f1b      	lsrs	r3, r3, #28
 800f314:	b2da      	uxtb	r2, r3
 800f316:	7dfb      	ldrb	r3, [r7, #23]
 800f318:	005b      	lsls	r3, r3, #1
 800f31a:	4619      	mov	r1, r3
 800f31c:	68bb      	ldr	r3, [r7, #8]
 800f31e:	440b      	add	r3, r1
 800f320:	3237      	adds	r2, #55	@ 0x37
 800f322:	b2d2      	uxtb	r2, r2
 800f324:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	011b      	lsls	r3, r3, #4
 800f32a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f32c:	7dfb      	ldrb	r3, [r7, #23]
 800f32e:	005b      	lsls	r3, r3, #1
 800f330:	3301      	adds	r3, #1
 800f332:	68ba      	ldr	r2, [r7, #8]
 800f334:	4413      	add	r3, r2
 800f336:	2200      	movs	r2, #0
 800f338:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f33a:	7dfb      	ldrb	r3, [r7, #23]
 800f33c:	3301      	adds	r3, #1
 800f33e:	75fb      	strb	r3, [r7, #23]
 800f340:	7dfa      	ldrb	r2, [r7, #23]
 800f342:	79fb      	ldrb	r3, [r7, #7]
 800f344:	429a      	cmp	r2, r3
 800f346:	d3d3      	bcc.n	800f2f0 <IntToUnicode+0x18>
  }
}
 800f348:	bf00      	nop
 800f34a:	bf00      	nop
 800f34c:	371c      	adds	r7, #28
 800f34e:	46bd      	mov	sp, r7
 800f350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f354:	4770      	bx	lr

0800f356 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f356:	b580      	push	{r7, lr}
 800f358:	b084      	sub	sp, #16
 800f35a:	af00      	add	r7, sp, #0
 800f35c:	60f8      	str	r0, [r7, #12]
 800f35e:	60b9      	str	r1, [r7, #8]
 800f360:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f362:	68fb      	ldr	r3, [r7, #12]
 800f364:	2202      	movs	r2, #2
 800f366:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	687a      	ldr	r2, [r7, #4]
 800f36e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	687a      	ldr	r2, [r7, #4]
 800f374:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	68ba      	ldr	r2, [r7, #8]
 800f37a:	2100      	movs	r1, #0
 800f37c:	68f8      	ldr	r0, [r7, #12]
 800f37e:	f7fe fd50 	bl	800de22 <USBD_LL_Transmit>

  return USBD_OK;
 800f382:	2300      	movs	r3, #0
}
 800f384:	4618      	mov	r0, r3
 800f386:	3710      	adds	r7, #16
 800f388:	46bd      	mov	sp, r7
 800f38a:	bd80      	pop	{r7, pc}

0800f38c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f38c:	b580      	push	{r7, lr}
 800f38e:	b084      	sub	sp, #16
 800f390:	af00      	add	r7, sp, #0
 800f392:	60f8      	str	r0, [r7, #12]
 800f394:	60b9      	str	r1, [r7, #8]
 800f396:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	68ba      	ldr	r2, [r7, #8]
 800f39c:	2100      	movs	r1, #0
 800f39e:	68f8      	ldr	r0, [r7, #12]
 800f3a0:	f7fe fd3f 	bl	800de22 <USBD_LL_Transmit>

  return USBD_OK;
 800f3a4:	2300      	movs	r3, #0
}
 800f3a6:	4618      	mov	r0, r3
 800f3a8:	3710      	adds	r7, #16
 800f3aa:	46bd      	mov	sp, r7
 800f3ac:	bd80      	pop	{r7, pc}

0800f3ae <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f3ae:	b580      	push	{r7, lr}
 800f3b0:	b084      	sub	sp, #16
 800f3b2:	af00      	add	r7, sp, #0
 800f3b4:	60f8      	str	r0, [r7, #12]
 800f3b6:	60b9      	str	r1, [r7, #8]
 800f3b8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	2203      	movs	r2, #3
 800f3be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	687a      	ldr	r2, [r7, #4]
 800f3c6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	687a      	ldr	r2, [r7, #4]
 800f3ce:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	68ba      	ldr	r2, [r7, #8]
 800f3d6:	2100      	movs	r1, #0
 800f3d8:	68f8      	ldr	r0, [r7, #12]
 800f3da:	f7fe fd43 	bl	800de64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f3de:	2300      	movs	r3, #0
}
 800f3e0:	4618      	mov	r0, r3
 800f3e2:	3710      	adds	r7, #16
 800f3e4:	46bd      	mov	sp, r7
 800f3e6:	bd80      	pop	{r7, pc}

0800f3e8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f3e8:	b580      	push	{r7, lr}
 800f3ea:	b084      	sub	sp, #16
 800f3ec:	af00      	add	r7, sp, #0
 800f3ee:	60f8      	str	r0, [r7, #12]
 800f3f0:	60b9      	str	r1, [r7, #8]
 800f3f2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	68ba      	ldr	r2, [r7, #8]
 800f3f8:	2100      	movs	r1, #0
 800f3fa:	68f8      	ldr	r0, [r7, #12]
 800f3fc:	f7fe fd32 	bl	800de64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f400:	2300      	movs	r3, #0
}
 800f402:	4618      	mov	r0, r3
 800f404:	3710      	adds	r7, #16
 800f406:	46bd      	mov	sp, r7
 800f408:	bd80      	pop	{r7, pc}

0800f40a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f40a:	b580      	push	{r7, lr}
 800f40c:	b082      	sub	sp, #8
 800f40e:	af00      	add	r7, sp, #0
 800f410:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	2204      	movs	r2, #4
 800f416:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f41a:	2300      	movs	r3, #0
 800f41c:	2200      	movs	r2, #0
 800f41e:	2100      	movs	r1, #0
 800f420:	6878      	ldr	r0, [r7, #4]
 800f422:	f7fe fcfe 	bl	800de22 <USBD_LL_Transmit>

  return USBD_OK;
 800f426:	2300      	movs	r3, #0
}
 800f428:	4618      	mov	r0, r3
 800f42a:	3708      	adds	r7, #8
 800f42c:	46bd      	mov	sp, r7
 800f42e:	bd80      	pop	{r7, pc}

0800f430 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f430:	b580      	push	{r7, lr}
 800f432:	b082      	sub	sp, #8
 800f434:	af00      	add	r7, sp, #0
 800f436:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	2205      	movs	r2, #5
 800f43c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f440:	2300      	movs	r3, #0
 800f442:	2200      	movs	r2, #0
 800f444:	2100      	movs	r1, #0
 800f446:	6878      	ldr	r0, [r7, #4]
 800f448:	f7fe fd0c 	bl	800de64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f44c:	2300      	movs	r3, #0
}
 800f44e:	4618      	mov	r0, r3
 800f450:	3708      	adds	r7, #8
 800f452:	46bd      	mov	sp, r7
 800f454:	bd80      	pop	{r7, pc}
	...

0800f458 <USBD_CUSTOM_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f458:	b580      	push	{r7, lr}
 800f45a:	b084      	sub	sp, #16
 800f45c:	af00      	add	r7, sp, #0
 800f45e:	6078      	str	r0, [r7, #4]
 800f460:	460b      	mov	r3, r1
 800f462:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  hhid = &CUSTOM_HID_Instance;
 800f464:	4b43      	ldr	r3, [pc, #268]	@ (800f574 <USBD_CUSTOM_HID_Init+0x11c>)
 800f466:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d105      	bne.n	800f47a <USBD_CUSTOM_HID_Init+0x22>
  {
    pdev->pClassData_HID_Custom = NULL;
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	2200      	movs	r2, #0
 800f472:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8
    return (uint8_t)USBD_EMEM;
 800f476:	2302      	movs	r3, #2
 800f478:	e077      	b.n	800f56a <USBD_CUSTOM_HID_Init+0x112>
  }

  pdev->pClassData_HID_Custom = (void *)hhid;
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	68fa      	ldr	r2, [r7, #12]
 800f47e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	7c1b      	ldrb	r3, [r3, #16]
 800f486:	2b00      	cmp	r3, #0
 800f488:	d11b      	bne.n	800f4c2 <USBD_CUSTOM_HID_Init+0x6a>
  {
    pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 800f48a:	4b3b      	ldr	r3, [pc, #236]	@ (800f578 <USBD_CUSTOM_HID_Init+0x120>)
 800f48c:	781b      	ldrb	r3, [r3, #0]
 800f48e:	f003 020f 	and.w	r2, r3, #15
 800f492:	6879      	ldr	r1, [r7, #4]
 800f494:	4613      	mov	r3, r2
 800f496:	009b      	lsls	r3, r3, #2
 800f498:	4413      	add	r3, r2
 800f49a:	009b      	lsls	r3, r3, #2
 800f49c:	440b      	add	r3, r1
 800f49e:	3326      	adds	r3, #38	@ 0x26
 800f4a0:	2205      	movs	r2, #5
 800f4a2:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 800f4a4:	4b35      	ldr	r3, [pc, #212]	@ (800f57c <USBD_CUSTOM_HID_Init+0x124>)
 800f4a6:	781b      	ldrb	r3, [r3, #0]
 800f4a8:	f003 020f 	and.w	r2, r3, #15
 800f4ac:	6879      	ldr	r1, [r7, #4]
 800f4ae:	4613      	mov	r3, r2
 800f4b0:	009b      	lsls	r3, r3, #2
 800f4b2:	4413      	add	r3, r2
 800f4b4:	009b      	lsls	r3, r3, #2
 800f4b6:	440b      	add	r3, r1
 800f4b8:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800f4bc:	2205      	movs	r2, #5
 800f4be:	801a      	strh	r2, [r3, #0]
 800f4c0:	e01a      	b.n	800f4f8 <USBD_CUSTOM_HID_Init+0xa0>
  }
  else /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 800f4c2:	4b2d      	ldr	r3, [pc, #180]	@ (800f578 <USBD_CUSTOM_HID_Init+0x120>)
 800f4c4:	781b      	ldrb	r3, [r3, #0]
 800f4c6:	f003 020f 	and.w	r2, r3, #15
 800f4ca:	6879      	ldr	r1, [r7, #4]
 800f4cc:	4613      	mov	r3, r2
 800f4ce:	009b      	lsls	r3, r3, #2
 800f4d0:	4413      	add	r3, r2
 800f4d2:	009b      	lsls	r3, r3, #2
 800f4d4:	440b      	add	r3, r1
 800f4d6:	3326      	adds	r3, #38	@ 0x26
 800f4d8:	2205      	movs	r2, #5
 800f4da:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 800f4dc:	4b27      	ldr	r3, [pc, #156]	@ (800f57c <USBD_CUSTOM_HID_Init+0x124>)
 800f4de:	781b      	ldrb	r3, [r3, #0]
 800f4e0:	f003 020f 	and.w	r2, r3, #15
 800f4e4:	6879      	ldr	r1, [r7, #4]
 800f4e6:	4613      	mov	r3, r2
 800f4e8:	009b      	lsls	r3, r3, #2
 800f4ea:	4413      	add	r3, r2
 800f4ec:	009b      	lsls	r3, r3, #2
 800f4ee:	440b      	add	r3, r1
 800f4f0:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800f4f4:	2205      	movs	r2, #5
 800f4f6:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, CUSTOM_HID_IN_EP, USBD_EP_TYPE_INTR,
 800f4f8:	4b1f      	ldr	r3, [pc, #124]	@ (800f578 <USBD_CUSTOM_HID_Init+0x120>)
 800f4fa:	7819      	ldrb	r1, [r3, #0]
 800f4fc:	2340      	movs	r3, #64	@ 0x40
 800f4fe:	2203      	movs	r2, #3
 800f500:	6878      	ldr	r0, [r7, #4]
 800f502:	f7fe fbc0 	bl	800dc86 <USBD_LL_OpenEP>
                       CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].is_used = 1U;
 800f506:	4b1c      	ldr	r3, [pc, #112]	@ (800f578 <USBD_CUSTOM_HID_Init+0x120>)
 800f508:	781b      	ldrb	r3, [r3, #0]
 800f50a:	f003 020f 	and.w	r2, r3, #15
 800f50e:	6879      	ldr	r1, [r7, #4]
 800f510:	4613      	mov	r3, r2
 800f512:	009b      	lsls	r3, r3, #2
 800f514:	4413      	add	r3, r2
 800f516:	009b      	lsls	r3, r3, #2
 800f518:	440b      	add	r3, r1
 800f51a:	3324      	adds	r3, #36	@ 0x24
 800f51c:	2201      	movs	r2, #1
 800f51e:	801a      	strh	r2, [r3, #0]

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, CUSTOM_HID_OUT_EP, USBD_EP_TYPE_INTR,
 800f520:	4b16      	ldr	r3, [pc, #88]	@ (800f57c <USBD_CUSTOM_HID_Init+0x124>)
 800f522:	7819      	ldrb	r1, [r3, #0]
 800f524:	2340      	movs	r3, #64	@ 0x40
 800f526:	2203      	movs	r2, #3
 800f528:	6878      	ldr	r0, [r7, #4]
 800f52a:	f7fe fbac 	bl	800dc86 <USBD_LL_OpenEP>
                       CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].is_used = 1U;
 800f52e:	4b13      	ldr	r3, [pc, #76]	@ (800f57c <USBD_CUSTOM_HID_Init+0x124>)
 800f530:	781b      	ldrb	r3, [r3, #0]
 800f532:	f003 020f 	and.w	r2, r3, #15
 800f536:	6879      	ldr	r1, [r7, #4]
 800f538:	4613      	mov	r3, r2
 800f53a:	009b      	lsls	r3, r3, #2
 800f53c:	4413      	add	r3, r2
 800f53e:	009b      	lsls	r3, r3, #2
 800f540:	440b      	add	r3, r1
 800f542:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f546:	2201      	movs	r2, #1
 800f548:	801a      	strh	r2, [r3, #0]

  hhid->state = CUSTOM_HID_IDLE;
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	2200      	movs	r2, #0
 800f54e:	751a      	strb	r2, [r3, #20]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->Init();
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800f556:	685b      	ldr	r3, [r3, #4]
 800f558:	4798      	blx	r3

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOM_HID_OUT_EP, hhid->Report_buf,
 800f55a:	4b08      	ldr	r3, [pc, #32]	@ (800f57c <USBD_CUSTOM_HID_Init+0x124>)
 800f55c:	7819      	ldrb	r1, [r3, #0]
 800f55e:	68fa      	ldr	r2, [r7, #12]
 800f560:	2302      	movs	r3, #2
 800f562:	6878      	ldr	r0, [r7, #4]
 800f564:	f7fe fc7e 	bl	800de64 <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return (uint8_t)USBD_OK;
 800f568:	2300      	movs	r3, #0
}
 800f56a:	4618      	mov	r0, r3
 800f56c:	3710      	adds	r7, #16
 800f56e:	46bd      	mov	sp, r7
 800f570:	bd80      	pop	{r7, pc}
 800f572:	bf00      	nop
 800f574:	200019f0 	.word	0x200019f0
 800f578:	200003ca 	.word	0x200003ca
 800f57c:	200003cb 	.word	0x200003cb

0800f580 <USBD_CUSTOM_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f580:	b580      	push	{r7, lr}
 800f582:	b082      	sub	sp, #8
 800f584:	af00      	add	r7, sp, #0
 800f586:	6078      	str	r0, [r7, #4]
 800f588:	460b      	mov	r3, r1
 800f58a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close CUSTOM_HID EP IN */
  (void)USBD_LL_CloseEP(pdev, CUSTOM_HID_IN_EP);
 800f58c:	4b2a      	ldr	r3, [pc, #168]	@ (800f638 <USBD_CUSTOM_HID_DeInit+0xb8>)
 800f58e:	781b      	ldrb	r3, [r3, #0]
 800f590:	4619      	mov	r1, r3
 800f592:	6878      	ldr	r0, [r7, #4]
 800f594:	f7fe fb9d 	bl	800dcd2 <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].is_used = 0U;
 800f598:	4b27      	ldr	r3, [pc, #156]	@ (800f638 <USBD_CUSTOM_HID_DeInit+0xb8>)
 800f59a:	781b      	ldrb	r3, [r3, #0]
 800f59c:	f003 020f 	and.w	r2, r3, #15
 800f5a0:	6879      	ldr	r1, [r7, #4]
 800f5a2:	4613      	mov	r3, r2
 800f5a4:	009b      	lsls	r3, r3, #2
 800f5a6:	4413      	add	r3, r2
 800f5a8:	009b      	lsls	r3, r3, #2
 800f5aa:	440b      	add	r3, r1
 800f5ac:	3324      	adds	r3, #36	@ 0x24
 800f5ae:	2200      	movs	r2, #0
 800f5b0:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].bInterval = 0U;
 800f5b2:	4b21      	ldr	r3, [pc, #132]	@ (800f638 <USBD_CUSTOM_HID_DeInit+0xb8>)
 800f5b4:	781b      	ldrb	r3, [r3, #0]
 800f5b6:	f003 020f 	and.w	r2, r3, #15
 800f5ba:	6879      	ldr	r1, [r7, #4]
 800f5bc:	4613      	mov	r3, r2
 800f5be:	009b      	lsls	r3, r3, #2
 800f5c0:	4413      	add	r3, r2
 800f5c2:	009b      	lsls	r3, r3, #2
 800f5c4:	440b      	add	r3, r1
 800f5c6:	3326      	adds	r3, #38	@ 0x26
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	801a      	strh	r2, [r3, #0]

  /* Close CUSTOM_HID EP OUT */
  (void)USBD_LL_CloseEP(pdev, CUSTOM_HID_OUT_EP);
 800f5cc:	4b1b      	ldr	r3, [pc, #108]	@ (800f63c <USBD_CUSTOM_HID_DeInit+0xbc>)
 800f5ce:	781b      	ldrb	r3, [r3, #0]
 800f5d0:	4619      	mov	r1, r3
 800f5d2:	6878      	ldr	r0, [r7, #4]
 800f5d4:	f7fe fb7d 	bl	800dcd2 <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].is_used = 0U;
 800f5d8:	4b18      	ldr	r3, [pc, #96]	@ (800f63c <USBD_CUSTOM_HID_DeInit+0xbc>)
 800f5da:	781b      	ldrb	r3, [r3, #0]
 800f5dc:	f003 020f 	and.w	r2, r3, #15
 800f5e0:	6879      	ldr	r1, [r7, #4]
 800f5e2:	4613      	mov	r3, r2
 800f5e4:	009b      	lsls	r3, r3, #2
 800f5e6:	4413      	add	r3, r2
 800f5e8:	009b      	lsls	r3, r3, #2
 800f5ea:	440b      	add	r3, r1
 800f5ec:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f5f0:	2200      	movs	r2, #0
 800f5f2:	801a      	strh	r2, [r3, #0]
  pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].bInterval = 0U;
 800f5f4:	4b11      	ldr	r3, [pc, #68]	@ (800f63c <USBD_CUSTOM_HID_DeInit+0xbc>)
 800f5f6:	781b      	ldrb	r3, [r3, #0]
 800f5f8:	f003 020f 	and.w	r2, r3, #15
 800f5fc:	6879      	ldr	r1, [r7, #4]
 800f5fe:	4613      	mov	r3, r2
 800f600:	009b      	lsls	r3, r3, #2
 800f602:	4413      	add	r3, r2
 800f604:	009b      	lsls	r3, r3, #2
 800f606:	440b      	add	r3, r1
 800f608:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800f60c:	2200      	movs	r2, #0
 800f60e:	801a      	strh	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassData_HID_Custom != NULL)
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f616:	2b00      	cmp	r3, #0
 800f618:	d008      	beq.n	800f62c <USBD_CUSTOM_HID_DeInit+0xac>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->DeInit();
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800f620:	689b      	ldr	r3, [r3, #8]
 800f622:	4798      	blx	r3
#if (0)
    USBD_free(pdev->pClassData_HID_Custom);
#endif
    pdev->pClassData_HID_Custom = NULL;
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	2200      	movs	r2, #0
 800f628:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8
  }

  return (uint8_t)USBD_OK;
 800f62c:	2300      	movs	r3, #0
}
 800f62e:	4618      	mov	r0, r3
 800f630:	3708      	adds	r7, #8
 800f632:	46bd      	mov	sp, r7
 800f634:	bd80      	pop	{r7, pc}
 800f636:	bf00      	nop
 800f638:	200003ca 	.word	0x200003ca
 800f63c:	200003cb 	.word	0x200003cb

0800f640 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                     USBD_SetupReqTypedef *req)
{
 800f640:	b580      	push	{r7, lr}
 800f642:	b088      	sub	sp, #32
 800f644:	af00      	add	r7, sp, #0
 800f646:	6078      	str	r0, [r7, #4]
 800f648:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f650:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800f652:	2300      	movs	r3, #0
 800f654:	83fb      	strh	r3, [r7, #30]
  uint8_t *pbuf = NULL;
 800f656:	2300      	movs	r3, #0
 800f658:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800f65a:	2300      	movs	r3, #0
 800f65c:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 800f65e:	2300      	movs	r3, #0
 800f660:	75fb      	strb	r3, [r7, #23]

  if (hhid == NULL)
 800f662:	693b      	ldr	r3, [r7, #16]
 800f664:	2b00      	cmp	r3, #0
 800f666:	d101      	bne.n	800f66c <USBD_CUSTOM_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800f668:	2303      	movs	r3, #3
 800f66a:	e0ed      	b.n	800f848 <USBD_CUSTOM_HID_Setup+0x208>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f66c:	683b      	ldr	r3, [r7, #0]
 800f66e:	781b      	ldrb	r3, [r3, #0]
 800f670:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f674:	2b00      	cmp	r3, #0
 800f676:	d052      	beq.n	800f71e <USBD_CUSTOM_HID_Setup+0xde>
 800f678:	2b20      	cmp	r3, #32
 800f67a:	f040 80dd 	bne.w	800f838 <USBD_CUSTOM_HID_Setup+0x1f8>
  {
  case USB_REQ_TYPE_CLASS:
    switch (req->bRequest)
 800f67e:	683b      	ldr	r3, [r7, #0]
 800f680:	785b      	ldrb	r3, [r3, #1]
 800f682:	3b02      	subs	r3, #2
 800f684:	2b09      	cmp	r3, #9
 800f686:	d842      	bhi.n	800f70e <USBD_CUSTOM_HID_Setup+0xce>
 800f688:	a201      	add	r2, pc, #4	@ (adr r2, 800f690 <USBD_CUSTOM_HID_Setup+0x50>)
 800f68a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f68e:	bf00      	nop
 800f690:	0800f6e9 	.word	0x0800f6e9
 800f694:	0800f6c7 	.word	0x0800f6c7
 800f698:	0800f70f 	.word	0x0800f70f
 800f69c:	0800f70f 	.word	0x0800f70f
 800f6a0:	0800f70f 	.word	0x0800f70f
 800f6a4:	0800f70f 	.word	0x0800f70f
 800f6a8:	0800f70f 	.word	0x0800f70f
 800f6ac:	0800f6f9 	.word	0x0800f6f9
 800f6b0:	0800f6d7 	.word	0x0800f6d7
 800f6b4:	0800f6b9 	.word	0x0800f6b9
    {
    case CUSTOM_HID_REQ_SET_PROTOCOL:
      hhid->Protocol = (uint8_t)(req->wValue);
 800f6b8:	683b      	ldr	r3, [r7, #0]
 800f6ba:	885b      	ldrh	r3, [r3, #2]
 800f6bc:	b2db      	uxtb	r3, r3
 800f6be:	461a      	mov	r2, r3
 800f6c0:	693b      	ldr	r3, [r7, #16]
 800f6c2:	605a      	str	r2, [r3, #4]
      break;
 800f6c4:	e02a      	b.n	800f71c <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_GET_PROTOCOL:
      (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800f6c6:	693b      	ldr	r3, [r7, #16]
 800f6c8:	3304      	adds	r3, #4
 800f6ca:	2201      	movs	r2, #1
 800f6cc:	4619      	mov	r1, r3
 800f6ce:	6878      	ldr	r0, [r7, #4]
 800f6d0:	f7ff fe41 	bl	800f356 <USBD_CtlSendData>
      break;
 800f6d4:	e022      	b.n	800f71c <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_SET_IDLE:
      hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800f6d6:	683b      	ldr	r3, [r7, #0]
 800f6d8:	885b      	ldrh	r3, [r3, #2]
 800f6da:	0a1b      	lsrs	r3, r3, #8
 800f6dc:	b29b      	uxth	r3, r3
 800f6de:	b2db      	uxtb	r3, r3
 800f6e0:	461a      	mov	r2, r3
 800f6e2:	693b      	ldr	r3, [r7, #16]
 800f6e4:	609a      	str	r2, [r3, #8]
      break;
 800f6e6:	e019      	b.n	800f71c <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_GET_IDLE:
      (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 800f6e8:	693b      	ldr	r3, [r7, #16]
 800f6ea:	3308      	adds	r3, #8
 800f6ec:	2201      	movs	r2, #1
 800f6ee:	4619      	mov	r1, r3
 800f6f0:	6878      	ldr	r0, [r7, #4]
 800f6f2:	f7ff fe30 	bl	800f356 <USBD_CtlSendData>
      break;
 800f6f6:	e011      	b.n	800f71c <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_SET_REPORT:
      hhid->IsReportAvailable = 1U;
 800f6f8:	693b      	ldr	r3, [r7, #16]
 800f6fa:	2201      	movs	r2, #1
 800f6fc:	611a      	str	r2, [r3, #16]
      (void)USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 800f6fe:	6939      	ldr	r1, [r7, #16]
 800f700:	683b      	ldr	r3, [r7, #0]
 800f702:	88db      	ldrh	r3, [r3, #6]
 800f704:	461a      	mov	r2, r3
 800f706:	6878      	ldr	r0, [r7, #4]
 800f708:	f7ff fe51 	bl	800f3ae <USBD_CtlPrepareRx>
      break;
 800f70c:	e006      	b.n	800f71c <USBD_CUSTOM_HID_Setup+0xdc>

    default:
      USBD_CtlError(pdev, req);
 800f70e:	6839      	ldr	r1, [r7, #0]
 800f710:	6878      	ldr	r0, [r7, #4]
 800f712:	f7ff fc9f 	bl	800f054 <USBD_CtlError>
      ret = USBD_FAIL;
 800f716:	2303      	movs	r3, #3
 800f718:	75fb      	strb	r3, [r7, #23]
      break;
 800f71a:	bf00      	nop
    }
    break;
 800f71c:	e093      	b.n	800f846 <USBD_CUSTOM_HID_Setup+0x206>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800f71e:	683b      	ldr	r3, [r7, #0]
 800f720:	785b      	ldrb	r3, [r3, #1]
 800f722:	2b0b      	cmp	r3, #11
 800f724:	d87f      	bhi.n	800f826 <USBD_CUSTOM_HID_Setup+0x1e6>
 800f726:	a201      	add	r2, pc, #4	@ (adr r2, 800f72c <USBD_CUSTOM_HID_Setup+0xec>)
 800f728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f72c:	0800f75d 	.word	0x0800f75d
 800f730:	0800f835 	.word	0x0800f835
 800f734:	0800f827 	.word	0x0800f827
 800f738:	0800f827 	.word	0x0800f827
 800f73c:	0800f827 	.word	0x0800f827
 800f740:	0800f827 	.word	0x0800f827
 800f744:	0800f787 	.word	0x0800f787
 800f748:	0800f827 	.word	0x0800f827
 800f74c:	0800f827 	.word	0x0800f827
 800f750:	0800f827 	.word	0x0800f827
 800f754:	0800f7d5 	.word	0x0800f7d5
 800f758:	0800f7ff 	.word	0x0800f7ff
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f762:	b2db      	uxtb	r3, r3
 800f764:	2b03      	cmp	r3, #3
 800f766:	d107      	bne.n	800f778 <USBD_CUSTOM_HID_Setup+0x138>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800f768:	f107 030e 	add.w	r3, r7, #14
 800f76c:	2202      	movs	r2, #2
 800f76e:	4619      	mov	r1, r3
 800f770:	6878      	ldr	r0, [r7, #4]
 800f772:	f7ff fdf0 	bl	800f356 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f776:	e05e      	b.n	800f836 <USBD_CUSTOM_HID_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800f778:	6839      	ldr	r1, [r7, #0]
 800f77a:	6878      	ldr	r0, [r7, #4]
 800f77c:	f7ff fc6a 	bl	800f054 <USBD_CtlError>
        ret = USBD_FAIL;
 800f780:	2303      	movs	r3, #3
 800f782:	75fb      	strb	r3, [r7, #23]
      break;
 800f784:	e057      	b.n	800f836 <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_GET_DESCRIPTOR:
      if ((req->wValue >> 8) == CUSTOM_HID_REPORT_DESC)
 800f786:	683b      	ldr	r3, [r7, #0]
 800f788:	885b      	ldrh	r3, [r3, #2]
 800f78a:	0a1b      	lsrs	r3, r3, #8
 800f78c:	b29b      	uxth	r3, r3
 800f78e:	2b22      	cmp	r3, #34	@ 0x22
 800f790:	d10b      	bne.n	800f7aa <USBD_CUSTOM_HID_Setup+0x16a>
      {
        len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 800f792:	683b      	ldr	r3, [r7, #0]
 800f794:	88db      	ldrh	r3, [r3, #6]
 800f796:	2b63      	cmp	r3, #99	@ 0x63
 800f798:	bf28      	it	cs
 800f79a:	2363      	movcs	r3, #99	@ 0x63
 800f79c:	83fb      	strh	r3, [r7, #30]
        pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->pReport;
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	61bb      	str	r3, [r7, #24]
 800f7a8:	e00d      	b.n	800f7c6 <USBD_CUSTOM_HID_Setup+0x186>
      }
      else
      {
        if ((req->wValue >> 8) == CUSTOM_HID_DESCRIPTOR_TYPE)
 800f7aa:	683b      	ldr	r3, [r7, #0]
 800f7ac:	885b      	ldrh	r3, [r3, #2]
 800f7ae:	0a1b      	lsrs	r3, r3, #8
 800f7b0:	b29b      	uxth	r3, r3
 800f7b2:	2b21      	cmp	r3, #33	@ 0x21
 800f7b4:	d107      	bne.n	800f7c6 <USBD_CUSTOM_HID_Setup+0x186>
        {
          pbuf = USBD_CUSTOM_HID_Desc;
 800f7b6:	4b26      	ldr	r3, [pc, #152]	@ (800f850 <USBD_CUSTOM_HID_Setup+0x210>)
 800f7b8:	61bb      	str	r3, [r7, #24]
          len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 800f7ba:	683b      	ldr	r3, [r7, #0]
 800f7bc:	88db      	ldrh	r3, [r3, #6]
 800f7be:	2b09      	cmp	r3, #9
 800f7c0:	bf28      	it	cs
 800f7c2:	2309      	movcs	r3, #9
 800f7c4:	83fb      	strh	r3, [r7, #30]
        }
      }

      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f7c6:	8bfb      	ldrh	r3, [r7, #30]
 800f7c8:	461a      	mov	r2, r3
 800f7ca:	69b9      	ldr	r1, [r7, #24]
 800f7cc:	6878      	ldr	r0, [r7, #4]
 800f7ce:	f7ff fdc2 	bl	800f356 <USBD_CtlSendData>
      break;
 800f7d2:	e030      	b.n	800f836 <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f7da:	b2db      	uxtb	r3, r3
 800f7dc:	2b03      	cmp	r3, #3
 800f7de:	d107      	bne.n	800f7f0 <USBD_CUSTOM_HID_Setup+0x1b0>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800f7e0:	693b      	ldr	r3, [r7, #16]
 800f7e2:	330c      	adds	r3, #12
 800f7e4:	2201      	movs	r2, #1
 800f7e6:	4619      	mov	r1, r3
 800f7e8:	6878      	ldr	r0, [r7, #4]
 800f7ea:	f7ff fdb4 	bl	800f356 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f7ee:	e022      	b.n	800f836 <USBD_CUSTOM_HID_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800f7f0:	6839      	ldr	r1, [r7, #0]
 800f7f2:	6878      	ldr	r0, [r7, #4]
 800f7f4:	f7ff fc2e 	bl	800f054 <USBD_CtlError>
        ret = USBD_FAIL;
 800f7f8:	2303      	movs	r3, #3
 800f7fa:	75fb      	strb	r3, [r7, #23]
      break;
 800f7fc:	e01b      	b.n	800f836 <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f804:	b2db      	uxtb	r3, r3
 800f806:	2b03      	cmp	r3, #3
 800f808:	d106      	bne.n	800f818 <USBD_CUSTOM_HID_Setup+0x1d8>
      {
        hhid->AltSetting = (uint8_t)(req->wValue);
 800f80a:	683b      	ldr	r3, [r7, #0]
 800f80c:	885b      	ldrh	r3, [r3, #2]
 800f80e:	b2db      	uxtb	r3, r3
 800f810:	461a      	mov	r2, r3
 800f812:	693b      	ldr	r3, [r7, #16]
 800f814:	60da      	str	r2, [r3, #12]
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f816:	e00e      	b.n	800f836 <USBD_CUSTOM_HID_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800f818:	6839      	ldr	r1, [r7, #0]
 800f81a:	6878      	ldr	r0, [r7, #4]
 800f81c:	f7ff fc1a 	bl	800f054 <USBD_CtlError>
        ret = USBD_FAIL;
 800f820:	2303      	movs	r3, #3
 800f822:	75fb      	strb	r3, [r7, #23]
      break;
 800f824:	e007      	b.n	800f836 <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800f826:	6839      	ldr	r1, [r7, #0]
 800f828:	6878      	ldr	r0, [r7, #4]
 800f82a:	f7ff fc13 	bl	800f054 <USBD_CtlError>
      ret = USBD_FAIL;
 800f82e:	2303      	movs	r3, #3
 800f830:	75fb      	strb	r3, [r7, #23]
      break;
 800f832:	e000      	b.n	800f836 <USBD_CUSTOM_HID_Setup+0x1f6>
      break;
 800f834:	bf00      	nop
    }
    break;
 800f836:	e006      	b.n	800f846 <USBD_CUSTOM_HID_Setup+0x206>

  default:
    USBD_CtlError(pdev, req);
 800f838:	6839      	ldr	r1, [r7, #0]
 800f83a:	6878      	ldr	r0, [r7, #4]
 800f83c:	f7ff fc0a 	bl	800f054 <USBD_CtlError>
    ret = USBD_FAIL;
 800f840:	2303      	movs	r3, #3
 800f842:	75fb      	strb	r3, [r7, #23]
    break;
 800f844:	bf00      	nop
  }
  return (uint8_t)ret;
 800f846:	7dfb      	ldrb	r3, [r7, #23]
}
 800f848:	4618      	mov	r0, r3
 800f84a:	3720      	adds	r7, #32
 800f84c:	46bd      	mov	sp, r7
 800f84e:	bd80      	pop	{r7, pc}
 800f850:	2000048c 	.word	0x2000048c

0800f854 <USBD_CUSTOM_HID_SendReport>:
  * @param  buff: pointer to report
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef *pdev,
                                   uint8_t *report, uint16_t len)
{
 800f854:	b580      	push	{r7, lr}
 800f856:	b086      	sub	sp, #24
 800f858:	af00      	add	r7, sp, #0
 800f85a:	60f8      	str	r0, [r7, #12]
 800f85c:	60b9      	str	r1, [r7, #8]
 800f85e:	4613      	mov	r3, r2
 800f860:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassData_HID_Custom == NULL)
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d101      	bne.n	800f870 <USBD_CUSTOM_HID_SendReport+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800f86c:	2303      	movs	r3, #3
 800f86e:	e01b      	b.n	800f8a8 <USBD_CUSTOM_HID_SendReport+0x54>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f876:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f87e:	b2db      	uxtb	r3, r3
 800f880:	2b03      	cmp	r3, #3
 800f882:	d110      	bne.n	800f8a6 <USBD_CUSTOM_HID_SendReport+0x52>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 800f884:	697b      	ldr	r3, [r7, #20]
 800f886:	7d1b      	ldrb	r3, [r3, #20]
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d10a      	bne.n	800f8a2 <USBD_CUSTOM_HID_SendReport+0x4e>
    {
      hhid->state = CUSTOM_HID_BUSY;
 800f88c:	697b      	ldr	r3, [r7, #20]
 800f88e:	2201      	movs	r2, #1
 800f890:	751a      	strb	r2, [r3, #20]
      (void)USBD_LL_Transmit(pdev, CUSTOM_HID_IN_EP, report, len);
 800f892:	4b07      	ldr	r3, [pc, #28]	@ (800f8b0 <USBD_CUSTOM_HID_SendReport+0x5c>)
 800f894:	7819      	ldrb	r1, [r3, #0]
 800f896:	88fb      	ldrh	r3, [r7, #6]
 800f898:	68ba      	ldr	r2, [r7, #8]
 800f89a:	68f8      	ldr	r0, [r7, #12]
 800f89c:	f7fe fac1 	bl	800de22 <USBD_LL_Transmit>
 800f8a0:	e001      	b.n	800f8a6 <USBD_CUSTOM_HID_SendReport+0x52>
    }
    else
    {
      return (uint8_t)USBD_BUSY;
 800f8a2:	2301      	movs	r3, #1
 800f8a4:	e000      	b.n	800f8a8 <USBD_CUSTOM_HID_SendReport+0x54>
    }
  }
  return (uint8_t)USBD_OK;
 800f8a6:	2300      	movs	r3, #0
}
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	3718      	adds	r7, #24
 800f8ac:	46bd      	mov	sp, r7
 800f8ae:	bd80      	pop	{r7, pc}
 800f8b0:	200003ca 	.word	0x200003ca

0800f8b4 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 800f8b4:	b480      	push	{r7}
 800f8b6:	b083      	sub	sp, #12
 800f8b8:	af00      	add	r7, sp, #0
 800f8ba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	2229      	movs	r2, #41	@ 0x29
 800f8c0:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_CfgFSDesc;
 800f8c2:	4b03      	ldr	r3, [pc, #12]	@ (800f8d0 <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 800f8c4:	4618      	mov	r0, r3
 800f8c6:	370c      	adds	r7, #12
 800f8c8:	46bd      	mov	sp, r7
 800f8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ce:	4770      	bx	lr
 800f8d0:	20000408 	.word	0x20000408

0800f8d4 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 800f8d4:	b480      	push	{r7}
 800f8d6:	b083      	sub	sp, #12
 800f8d8:	af00      	add	r7, sp, #0
 800f8da:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	2229      	movs	r2, #41	@ 0x29
 800f8e0:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_CfgHSDesc;
 800f8e2:	4b03      	ldr	r3, [pc, #12]	@ (800f8f0 <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 800f8e4:	4618      	mov	r0, r3
 800f8e6:	370c      	adds	r7, #12
 800f8e8:	46bd      	mov	sp, r7
 800f8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ee:	4770      	bx	lr
 800f8f0:	20000434 	.word	0x20000434

0800f8f4 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800f8f4:	b480      	push	{r7}
 800f8f6:	b083      	sub	sp, #12
 800f8f8:	af00      	add	r7, sp, #0
 800f8fa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	2229      	movs	r2, #41	@ 0x29
 800f900:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 800f902:	4b03      	ldr	r3, [pc, #12]	@ (800f910 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 800f904:	4618      	mov	r0, r3
 800f906:	370c      	adds	r7, #12
 800f908:	46bd      	mov	sp, r7
 800f90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f90e:	4770      	bx	lr
 800f910:	20000460 	.word	0x20000460

0800f914 <USBD_CUSTOM_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f914:	b480      	push	{r7}
 800f916:	b083      	sub	sp, #12
 800f918:	af00      	add	r7, sp, #0
 800f91a:	6078      	str	r0, [r7, #4]
 800f91c:	460b      	mov	r3, r1
 800f91e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom)->state = CUSTOM_HID_IDLE;
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f926:	2200      	movs	r2, #0
 800f928:	751a      	strb	r2, [r3, #20]

  return (uint8_t)USBD_OK;
 800f92a:	2300      	movs	r3, #0
}
 800f92c:	4618      	mov	r0, r3
 800f92e:	370c      	adds	r7, #12
 800f930:	46bd      	mov	sp, r7
 800f932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f936:	4770      	bx	lr

0800f938 <USBD_CUSTOM_HID_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f938:	b580      	push	{r7, lr}
 800f93a:	b084      	sub	sp, #16
 800f93c:	af00      	add	r7, sp, #0
 800f93e:	6078      	str	r0, [r7, #4]
 800f940:	460b      	mov	r3, r1
 800f942:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassData_HID_Custom == NULL)
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d101      	bne.n	800f952 <USBD_CUSTOM_HID_DataOut+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800f94e:	2303      	movs	r3, #3
 800f950:	e00e      	b.n	800f970 <USBD_CUSTOM_HID_DataOut+0x38>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f958:	60fb      	str	r3, [r7, #12]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application processing */
  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->OutEvent(hhid->Report_buf[0], hhid->Report_buf[1]);
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800f960:	68db      	ldr	r3, [r3, #12]
 800f962:	68fa      	ldr	r2, [r7, #12]
 800f964:	7810      	ldrb	r0, [r2, #0]
 800f966:	68fa      	ldr	r2, [r7, #12]
 800f968:	7852      	ldrb	r2, [r2, #1]
 800f96a:	4611      	mov	r1, r2
 800f96c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800f96e:	2300      	movs	r3, #0
}
 800f970:	4618      	mov	r0, r3
 800f972:	3710      	adds	r7, #16
 800f974:	46bd      	mov	sp, r7
 800f976:	bd80      	pop	{r7, pc}

0800f978 <USBD_CUSTOM_HID_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800f978:	b580      	push	{r7, lr}
 800f97a:	b084      	sub	sp, #16
 800f97c:	af00      	add	r7, sp, #0
 800f97e:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassData_HID_Custom == NULL)
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f986:	2b00      	cmp	r3, #0
 800f988:	d101      	bne.n	800f98e <USBD_CUSTOM_HID_ReceivePacket+0x16>
  {
    return (uint8_t)USBD_FAIL;
 800f98a:	2303      	movs	r3, #3
 800f98c:	e00b      	b.n	800f9a6 <USBD_CUSTOM_HID_ReceivePacket+0x2e>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f994:	60fb      	str	r3, [r7, #12]

  /* Resume USB Out process */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOM_HID_OUT_EP, hhid->Report_buf,
 800f996:	4b06      	ldr	r3, [pc, #24]	@ (800f9b0 <USBD_CUSTOM_HID_ReceivePacket+0x38>)
 800f998:	7819      	ldrb	r1, [r3, #0]
 800f99a:	68fa      	ldr	r2, [r7, #12]
 800f99c:	2302      	movs	r3, #2
 800f99e:	6878      	ldr	r0, [r7, #4]
 800f9a0:	f7fe fa60 	bl	800de64 <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return (uint8_t)USBD_OK;
 800f9a4:	2300      	movs	r3, #0
}
 800f9a6:	4618      	mov	r0, r3
 800f9a8:	3710      	adds	r7, #16
 800f9aa:	46bd      	mov	sp, r7
 800f9ac:	bd80      	pop	{r7, pc}
 800f9ae:	bf00      	nop
 800f9b0:	200003cb 	.word	0x200003cb

0800f9b4 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800f9b4:	b580      	push	{r7, lr}
 800f9b6:	b084      	sub	sp, #16
 800f9b8:	af00      	add	r7, sp, #0
 800f9ba:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f9c2:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	d101      	bne.n	800f9ce <USBD_CUSTOM_HID_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800f9ca:	2303      	movs	r3, #3
 800f9cc:	e011      	b.n	800f9f2 <USBD_CUSTOM_HID_EP0_RxReady+0x3e>
  }

  if (hhid->IsReportAvailable == 1U)
 800f9ce:	68fb      	ldr	r3, [r7, #12]
 800f9d0:	691b      	ldr	r3, [r3, #16]
 800f9d2:	2b01      	cmp	r3, #1
 800f9d4:	d10c      	bne.n	800f9f0 <USBD_CUSTOM_HID_EP0_RxReady+0x3c>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->OutEvent(hhid->Report_buf[0], hhid->Report_buf[1]);
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800f9dc:	68db      	ldr	r3, [r3, #12]
 800f9de:	68fa      	ldr	r2, [r7, #12]
 800f9e0:	7810      	ldrb	r0, [r2, #0]
 800f9e2:	68fa      	ldr	r2, [r7, #12]
 800f9e4:	7852      	ldrb	r2, [r2, #1]
 800f9e6:	4611      	mov	r1, r2
 800f9e8:	4798      	blx	r3
    hhid->IsReportAvailable = 0U;
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	2200      	movs	r2, #0
 800f9ee:	611a      	str	r2, [r3, #16]
  }

  return (uint8_t)USBD_OK;
 800f9f0:	2300      	movs	r3, #0
}
 800f9f2:	4618      	mov	r0, r3
 800f9f4:	3710      	adds	r7, #16
 800f9f6:	46bd      	mov	sp, r7
 800f9f8:	bd80      	pop	{r7, pc}
	...

0800f9fc <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800f9fc:	b480      	push	{r7}
 800f9fe:	b083      	sub	sp, #12
 800fa00:	af00      	add	r7, sp, #0
 800fa02:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	220a      	movs	r2, #10
 800fa08:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800fa0a:	4b03      	ldr	r3, [pc, #12]	@ (800fa18 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 800fa0c:	4618      	mov	r0, r3
 800fa0e:	370c      	adds	r7, #12
 800fa10:	46bd      	mov	sp, r7
 800fa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa16:	4770      	bx	lr
 800fa18:	20000498 	.word	0x20000498

0800fa1c <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef *pdev,
                                          USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 800fa1c:	b480      	push	{r7}
 800fa1e:	b083      	sub	sp, #12
 800fa20:	af00      	add	r7, sp, #0
 800fa22:	6078      	str	r0, [r7, #4]
 800fa24:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800fa26:	683b      	ldr	r3, [r7, #0]
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d101      	bne.n	800fa30 <USBD_CUSTOM_HID_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800fa2c:	2303      	movs	r3, #3
 800fa2e:	e004      	b.n	800fa3a <USBD_CUSTOM_HID_RegisterInterface+0x1e>
  }

  pdev->pUserData_HID_Custom = fops;
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	683a      	ldr	r2, [r7, #0]
 800fa34:	f8c3 22dc 	str.w	r2, [r3, #732]	@ 0x2dc

  return (uint8_t)USBD_OK;
 800fa38:	2300      	movs	r3, #0
}
 800fa3a:	4618      	mov	r0, r3
 800fa3c:	370c      	adds	r7, #12
 800fa3e:	46bd      	mov	sp, r7
 800fa40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa44:	4770      	bx	lr
	...

0800fa48 <USBD_Update_HID_Custom_DESC>:

void USBD_Update_HID_Custom_DESC(uint8_t *desc, uint8_t itf_no, uint8_t in_ep, uint8_t out_ep, uint8_t str_idx)
{
 800fa48:	b480      	push	{r7}
 800fa4a:	b083      	sub	sp, #12
 800fa4c:	af00      	add	r7, sp, #0
 800fa4e:	6078      	str	r0, [r7, #4]
 800fa50:	4608      	mov	r0, r1
 800fa52:	4611      	mov	r1, r2
 800fa54:	461a      	mov	r2, r3
 800fa56:	4603      	mov	r3, r0
 800fa58:	70fb      	strb	r3, [r7, #3]
 800fa5a:	460b      	mov	r3, r1
 800fa5c:	70bb      	strb	r3, [r7, #2]
 800fa5e:	4613      	mov	r3, r2
 800fa60:	707b      	strb	r3, [r7, #1]
  desc[11] = itf_no;
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	330b      	adds	r3, #11
 800fa66:	78fa      	ldrb	r2, [r7, #3]
 800fa68:	701a      	strb	r2, [r3, #0]
  desc[17] = str_idx;
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	3311      	adds	r3, #17
 800fa6e:	7c3a      	ldrb	r2, [r7, #16]
 800fa70:	701a      	strb	r2, [r3, #0]
  desc[29] = in_ep;
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	331d      	adds	r3, #29
 800fa76:	78ba      	ldrb	r2, [r7, #2]
 800fa78:	701a      	strb	r2, [r3, #0]
  desc[36] = out_ep;
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	3324      	adds	r3, #36	@ 0x24
 800fa7e:	787a      	ldrb	r2, [r7, #1]
 800fa80:	701a      	strb	r2, [r3, #0]

  CUSTOM_HID_IN_EP = in_ep;
 800fa82:	4a09      	ldr	r2, [pc, #36]	@ (800faa8 <USBD_Update_HID_Custom_DESC+0x60>)
 800fa84:	78bb      	ldrb	r3, [r7, #2]
 800fa86:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID_OUT_EP = out_ep;
 800fa88:	4a08      	ldr	r2, [pc, #32]	@ (800faac <USBD_Update_HID_Custom_DESC+0x64>)
 800fa8a:	787b      	ldrb	r3, [r7, #1]
 800fa8c:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID_ITF_NBR = itf_no;
 800fa8e:	4a08      	ldr	r2, [pc, #32]	@ (800fab0 <USBD_Update_HID_Custom_DESC+0x68>)
 800fa90:	78fb      	ldrb	r3, [r7, #3]
 800fa92:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID_STR_DESC_IDX = str_idx;
 800fa94:	4a07      	ldr	r2, [pc, #28]	@ (800fab4 <USBD_Update_HID_Custom_DESC+0x6c>)
 800fa96:	7c3b      	ldrb	r3, [r7, #16]
 800fa98:	7013      	strb	r3, [r2, #0]
}
 800fa9a:	bf00      	nop
 800fa9c:	370c      	adds	r7, #12
 800fa9e:	46bd      	mov	sp, r7
 800faa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faa4:	4770      	bx	lr
 800faa6:	bf00      	nop
 800faa8:	200003ca 	.word	0x200003ca
 800faac:	200003cb 	.word	0x200003cb
 800fab0:	200019ec 	.word	0x200019ec
 800fab4:	200019ed 	.word	0x200019ed

0800fab8 <CUSTOM_HID_Init>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init(void)
{
 800fab8:	b480      	push	{r7}
 800faba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800fabc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800fabe:	4618      	mov	r0, r3
 800fac0:	46bd      	mov	sp, r7
 800fac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fac6:	4770      	bx	lr

0800fac8 <CUSTOM_HID_DeInit>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit(void)
{
 800fac8:	b480      	push	{r7}
 800faca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800facc:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800face:	4618      	mov	r0, r3
 800fad0:	46bd      	mov	sp, r7
 800fad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fad6:	4770      	bx	lr

0800fad8 <CUSTOM_HID_OutEvent>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent(uint8_t event_idx, uint8_t state)
{
 800fad8:	b580      	push	{r7, lr}
 800fada:	b082      	sub	sp, #8
 800fadc:	af00      	add	r7, sp, #0
 800fade:	4603      	mov	r3, r0
 800fae0:	460a      	mov	r2, r1
 800fae2:	71fb      	strb	r3, [r7, #7]
 800fae4:	4613      	mov	r3, r2
 800fae6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN 6 */
  volatile static uint8_t a = 0;
  
  if (event_idx == 1) 
 800fae8:	79fb      	ldrb	r3, [r7, #7]
 800faea:	2b01      	cmp	r3, #1
 800faec:	d11b      	bne.n	800fb26 <CUSTOM_HID_OutEvent+0x4e>
  {
    /* Caps Lock */
    if ((state&CapsLockMask))// CapsLock ON
 800faee:	79bb      	ldrb	r3, [r7, #6]
 800faf0:	f003 0302 	and.w	r3, r3, #2
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d005      	beq.n	800fb04 <CUSTOM_HID_OutEvent+0x2c>
    {
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800faf8:	2200      	movs	r2, #0
 800fafa:	2180      	movs	r1, #128	@ 0x80
 800fafc:	4811      	ldr	r0, [pc, #68]	@ (800fb44 <CUSTOM_HID_OutEvent+0x6c>)
 800fafe:	f7f4 f813 	bl	8003b28 <HAL_GPIO_WritePin>
 800fb02:	e009      	b.n	800fb18 <CUSTOM_HID_OutEvent+0x40>
    }
    else if ((~state)&CapsLockMask)// CapsLock OFF
 800fb04:	79bb      	ldrb	r3, [r7, #6]
 800fb06:	f003 0302 	and.w	r3, r3, #2
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d104      	bne.n	800fb18 <CUSTOM_HID_OutEvent+0x40>
    {
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 800fb0e:	2201      	movs	r2, #1
 800fb10:	2180      	movs	r1, #128	@ 0x80
 800fb12:	480c      	ldr	r0, [pc, #48]	@ (800fb44 <CUSTOM_HID_OutEvent+0x6c>)
 800fb14:	f7f4 f808 	bl	8003b28 <HAL_GPIO_WritePin>
    {
      
    }
    #endif
    
    a += 1; 
 800fb18:	4b0b      	ldr	r3, [pc, #44]	@ (800fb48 <CUSTOM_HID_OutEvent+0x70>)
 800fb1a:	781b      	ldrb	r3, [r3, #0]
 800fb1c:	b2db      	uxtb	r3, r3
 800fb1e:	3301      	adds	r3, #1
 800fb20:	b2da      	uxtb	r2, r3
 800fb22:	4b09      	ldr	r3, [pc, #36]	@ (800fb48 <CUSTOM_HID_OutEvent+0x70>)
 800fb24:	701a      	strb	r2, [r3, #0]
  
  //UNUSED(event_idx);
  //UNUSED(state);

  /* Start next USB packet transfer once data processing is completed */
  if (USBD_CUSTOM_HID_ReceivePacket(&hUsbDevice) != (uint8_t)USBD_OK)
 800fb26:	4809      	ldr	r0, [pc, #36]	@ (800fb4c <CUSTOM_HID_OutEvent+0x74>)
 800fb28:	f7ff ff26 	bl	800f978 <USBD_CUSTOM_HID_ReceivePacket>
 800fb2c:	4603      	mov	r3, r0
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d002      	beq.n	800fb38 <CUSTOM_HID_OutEvent+0x60>
  {
    return -1;
 800fb32:	f04f 33ff 	mov.w	r3, #4294967295
 800fb36:	e000      	b.n	800fb3a <CUSTOM_HID_OutEvent+0x62>
  }

  return (USBD_OK);
 800fb38:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	3708      	adds	r7, #8
 800fb3e:	46bd      	mov	sp, r7
 800fb40:	bd80      	pop	{r7, pc}
 800fb42:	bf00      	nop
 800fb44:	40020000 	.word	0x40020000
 800fb48:	20001a08 	.word	0x20001a08
 800fb4c:	200014c8 	.word	0x200014c8

0800fb50 <__NVIC_SetPriority>:
{
 800fb50:	b480      	push	{r7}
 800fb52:	b083      	sub	sp, #12
 800fb54:	af00      	add	r7, sp, #0
 800fb56:	4603      	mov	r3, r0
 800fb58:	6039      	str	r1, [r7, #0]
 800fb5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800fb5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	db0a      	blt.n	800fb7a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fb64:	683b      	ldr	r3, [r7, #0]
 800fb66:	b2da      	uxtb	r2, r3
 800fb68:	490c      	ldr	r1, [pc, #48]	@ (800fb9c <__NVIC_SetPriority+0x4c>)
 800fb6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fb6e:	0112      	lsls	r2, r2, #4
 800fb70:	b2d2      	uxtb	r2, r2
 800fb72:	440b      	add	r3, r1
 800fb74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800fb78:	e00a      	b.n	800fb90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fb7a:	683b      	ldr	r3, [r7, #0]
 800fb7c:	b2da      	uxtb	r2, r3
 800fb7e:	4908      	ldr	r1, [pc, #32]	@ (800fba0 <__NVIC_SetPriority+0x50>)
 800fb80:	79fb      	ldrb	r3, [r7, #7]
 800fb82:	f003 030f 	and.w	r3, r3, #15
 800fb86:	3b04      	subs	r3, #4
 800fb88:	0112      	lsls	r2, r2, #4
 800fb8a:	b2d2      	uxtb	r2, r2
 800fb8c:	440b      	add	r3, r1
 800fb8e:	761a      	strb	r2, [r3, #24]
}
 800fb90:	bf00      	nop
 800fb92:	370c      	adds	r7, #12
 800fb94:	46bd      	mov	sp, r7
 800fb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb9a:	4770      	bx	lr
 800fb9c:	e000e100 	.word	0xe000e100
 800fba0:	e000ed00 	.word	0xe000ed00

0800fba4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800fba4:	b580      	push	{r7, lr}
 800fba6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800fba8:	4b05      	ldr	r3, [pc, #20]	@ (800fbc0 <SysTick_Handler+0x1c>)
 800fbaa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800fbac:	f002 f9fc 	bl	8011fa8 <xTaskGetSchedulerState>
 800fbb0:	4603      	mov	r3, r0
 800fbb2:	2b01      	cmp	r3, #1
 800fbb4:	d001      	beq.n	800fbba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800fbb6:	f000 fdaf 	bl	8010718 <xPortSysTickHandler>
  }
}
 800fbba:	bf00      	nop
 800fbbc:	bd80      	pop	{r7, pc}
 800fbbe:	bf00      	nop
 800fbc0:	e000e010 	.word	0xe000e010

0800fbc4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800fbc4:	b580      	push	{r7, lr}
 800fbc6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800fbc8:	2100      	movs	r1, #0
 800fbca:	f06f 0004 	mvn.w	r0, #4
 800fbce:	f7ff ffbf 	bl	800fb50 <__NVIC_SetPriority>
#endif
}
 800fbd2:	bf00      	nop
 800fbd4:	bd80      	pop	{r7, pc}
	...

0800fbd8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800fbd8:	b480      	push	{r7}
 800fbda:	b083      	sub	sp, #12
 800fbdc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fbde:	f3ef 8305 	mrs	r3, IPSR
 800fbe2:	603b      	str	r3, [r7, #0]
  return(result);
 800fbe4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d003      	beq.n	800fbf2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800fbea:	f06f 0305 	mvn.w	r3, #5
 800fbee:	607b      	str	r3, [r7, #4]
 800fbf0:	e00c      	b.n	800fc0c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800fbf2:	4b0a      	ldr	r3, [pc, #40]	@ (800fc1c <osKernelInitialize+0x44>)
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d105      	bne.n	800fc06 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800fbfa:	4b08      	ldr	r3, [pc, #32]	@ (800fc1c <osKernelInitialize+0x44>)
 800fbfc:	2201      	movs	r2, #1
 800fbfe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800fc00:	2300      	movs	r3, #0
 800fc02:	607b      	str	r3, [r7, #4]
 800fc04:	e002      	b.n	800fc0c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800fc06:	f04f 33ff 	mov.w	r3, #4294967295
 800fc0a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fc0c:	687b      	ldr	r3, [r7, #4]
}
 800fc0e:	4618      	mov	r0, r3
 800fc10:	370c      	adds	r7, #12
 800fc12:	46bd      	mov	sp, r7
 800fc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc18:	4770      	bx	lr
 800fc1a:	bf00      	nop
 800fc1c:	20001a0c 	.word	0x20001a0c

0800fc20 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800fc20:	b580      	push	{r7, lr}
 800fc22:	b082      	sub	sp, #8
 800fc24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fc26:	f3ef 8305 	mrs	r3, IPSR
 800fc2a:	603b      	str	r3, [r7, #0]
  return(result);
 800fc2c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d003      	beq.n	800fc3a <osKernelStart+0x1a>
    stat = osErrorISR;
 800fc32:	f06f 0305 	mvn.w	r3, #5
 800fc36:	607b      	str	r3, [r7, #4]
 800fc38:	e010      	b.n	800fc5c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800fc3a:	4b0b      	ldr	r3, [pc, #44]	@ (800fc68 <osKernelStart+0x48>)
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	2b01      	cmp	r3, #1
 800fc40:	d109      	bne.n	800fc56 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800fc42:	f7ff ffbf 	bl	800fbc4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800fc46:	4b08      	ldr	r3, [pc, #32]	@ (800fc68 <osKernelStart+0x48>)
 800fc48:	2202      	movs	r2, #2
 800fc4a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800fc4c:	f001 fd4c 	bl	80116e8 <vTaskStartScheduler>
      stat = osOK;
 800fc50:	2300      	movs	r3, #0
 800fc52:	607b      	str	r3, [r7, #4]
 800fc54:	e002      	b.n	800fc5c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800fc56:	f04f 33ff 	mov.w	r3, #4294967295
 800fc5a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fc5c:	687b      	ldr	r3, [r7, #4]
}
 800fc5e:	4618      	mov	r0, r3
 800fc60:	3708      	adds	r7, #8
 800fc62:	46bd      	mov	sp, r7
 800fc64:	bd80      	pop	{r7, pc}
 800fc66:	bf00      	nop
 800fc68:	20001a0c 	.word	0x20001a0c

0800fc6c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800fc6c:	b580      	push	{r7, lr}
 800fc6e:	b082      	sub	sp, #8
 800fc70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fc72:	f3ef 8305 	mrs	r3, IPSR
 800fc76:	603b      	str	r3, [r7, #0]
  return(result);
 800fc78:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800fc7a:	2b00      	cmp	r3, #0
 800fc7c:	d003      	beq.n	800fc86 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800fc7e:	f001 fe57 	bl	8011930 <xTaskGetTickCountFromISR>
 800fc82:	6078      	str	r0, [r7, #4]
 800fc84:	e002      	b.n	800fc8c <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800fc86:	f001 fe43 	bl	8011910 <xTaskGetTickCount>
 800fc8a:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800fc8c:	687b      	ldr	r3, [r7, #4]
}
 800fc8e:	4618      	mov	r0, r3
 800fc90:	3708      	adds	r7, #8
 800fc92:	46bd      	mov	sp, r7
 800fc94:	bd80      	pop	{r7, pc}

0800fc96 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800fc96:	b580      	push	{r7, lr}
 800fc98:	b08e      	sub	sp, #56	@ 0x38
 800fc9a:	af04      	add	r7, sp, #16
 800fc9c:	60f8      	str	r0, [r7, #12]
 800fc9e:	60b9      	str	r1, [r7, #8]
 800fca0:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800fca2:	2300      	movs	r3, #0
 800fca4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fca6:	f3ef 8305 	mrs	r3, IPSR
 800fcaa:	617b      	str	r3, [r7, #20]
  return(result);
 800fcac:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d17e      	bne.n	800fdb0 <osThreadNew+0x11a>
 800fcb2:	68fb      	ldr	r3, [r7, #12]
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d07b      	beq.n	800fdb0 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800fcb8:	2380      	movs	r3, #128	@ 0x80
 800fcba:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800fcbc:	2318      	movs	r3, #24
 800fcbe:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800fcc0:	2300      	movs	r3, #0
 800fcc2:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800fcc4:	f04f 33ff 	mov.w	r3, #4294967295
 800fcc8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	d045      	beq.n	800fd5c <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d002      	beq.n	800fcde <osThreadNew+0x48>
        name = attr->name;
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	681b      	ldr	r3, [r3, #0]
 800fcdc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	699b      	ldr	r3, [r3, #24]
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d002      	beq.n	800fcec <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	699b      	ldr	r3, [r3, #24]
 800fcea:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800fcec:	69fb      	ldr	r3, [r7, #28]
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	d008      	beq.n	800fd04 <osThreadNew+0x6e>
 800fcf2:	69fb      	ldr	r3, [r7, #28]
 800fcf4:	2b38      	cmp	r3, #56	@ 0x38
 800fcf6:	d805      	bhi.n	800fd04 <osThreadNew+0x6e>
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	685b      	ldr	r3, [r3, #4]
 800fcfc:	f003 0301 	and.w	r3, r3, #1
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d001      	beq.n	800fd08 <osThreadNew+0x72>
        return (NULL);
 800fd04:	2300      	movs	r3, #0
 800fd06:	e054      	b.n	800fdb2 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	695b      	ldr	r3, [r3, #20]
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d003      	beq.n	800fd18 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	695b      	ldr	r3, [r3, #20]
 800fd14:	089b      	lsrs	r3, r3, #2
 800fd16:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	689b      	ldr	r3, [r3, #8]
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d00e      	beq.n	800fd3e <osThreadNew+0xa8>
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	68db      	ldr	r3, [r3, #12]
 800fd24:	2b5b      	cmp	r3, #91	@ 0x5b
 800fd26:	d90a      	bls.n	800fd3e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d006      	beq.n	800fd3e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	695b      	ldr	r3, [r3, #20]
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d002      	beq.n	800fd3e <osThreadNew+0xa8>
        mem = 1;
 800fd38:	2301      	movs	r3, #1
 800fd3a:	61bb      	str	r3, [r7, #24]
 800fd3c:	e010      	b.n	800fd60 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	689b      	ldr	r3, [r3, #8]
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d10c      	bne.n	800fd60 <osThreadNew+0xca>
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	68db      	ldr	r3, [r3, #12]
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	d108      	bne.n	800fd60 <osThreadNew+0xca>
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	691b      	ldr	r3, [r3, #16]
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d104      	bne.n	800fd60 <osThreadNew+0xca>
          mem = 0;
 800fd56:	2300      	movs	r3, #0
 800fd58:	61bb      	str	r3, [r7, #24]
 800fd5a:	e001      	b.n	800fd60 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800fd5c:	2300      	movs	r3, #0
 800fd5e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800fd60:	69bb      	ldr	r3, [r7, #24]
 800fd62:	2b01      	cmp	r3, #1
 800fd64:	d110      	bne.n	800fd88 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800fd6a:	687a      	ldr	r2, [r7, #4]
 800fd6c:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800fd6e:	9202      	str	r2, [sp, #8]
 800fd70:	9301      	str	r3, [sp, #4]
 800fd72:	69fb      	ldr	r3, [r7, #28]
 800fd74:	9300      	str	r3, [sp, #0]
 800fd76:	68bb      	ldr	r3, [r7, #8]
 800fd78:	6a3a      	ldr	r2, [r7, #32]
 800fd7a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fd7c:	68f8      	ldr	r0, [r7, #12]
 800fd7e:	f001 fa57 	bl	8011230 <xTaskCreateStatic>
 800fd82:	4603      	mov	r3, r0
 800fd84:	613b      	str	r3, [r7, #16]
 800fd86:	e013      	b.n	800fdb0 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800fd88:	69bb      	ldr	r3, [r7, #24]
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	d110      	bne.n	800fdb0 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800fd8e:	6a3b      	ldr	r3, [r7, #32]
 800fd90:	b29a      	uxth	r2, r3
 800fd92:	f107 0310 	add.w	r3, r7, #16
 800fd96:	9301      	str	r3, [sp, #4]
 800fd98:	69fb      	ldr	r3, [r7, #28]
 800fd9a:	9300      	str	r3, [sp, #0]
 800fd9c:	68bb      	ldr	r3, [r7, #8]
 800fd9e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fda0:	68f8      	ldr	r0, [r7, #12]
 800fda2:	f001 faa5 	bl	80112f0 <xTaskCreate>
 800fda6:	4603      	mov	r3, r0
 800fda8:	2b01      	cmp	r3, #1
 800fdaa:	d001      	beq.n	800fdb0 <osThreadNew+0x11a>
            hTask = NULL;
 800fdac:	2300      	movs	r3, #0
 800fdae:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800fdb0:	693b      	ldr	r3, [r7, #16]
}
 800fdb2:	4618      	mov	r0, r3
 800fdb4:	3728      	adds	r7, #40	@ 0x28
 800fdb6:	46bd      	mov	sp, r7
 800fdb8:	bd80      	pop	{r7, pc}

0800fdba <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800fdba:	b580      	push	{r7, lr}
 800fdbc:	b084      	sub	sp, #16
 800fdbe:	af00      	add	r7, sp, #0
 800fdc0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fdc2:	f3ef 8305 	mrs	r3, IPSR
 800fdc6:	60bb      	str	r3, [r7, #8]
  return(result);
 800fdc8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d003      	beq.n	800fdd6 <osDelay+0x1c>
    stat = osErrorISR;
 800fdce:	f06f 0305 	mvn.w	r3, #5
 800fdd2:	60fb      	str	r3, [r7, #12]
 800fdd4:	e007      	b.n	800fde6 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800fdd6:	2300      	movs	r3, #0
 800fdd8:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d002      	beq.n	800fde6 <osDelay+0x2c>
      vTaskDelay(ticks);
 800fde0:	6878      	ldr	r0, [r7, #4]
 800fde2:	f001 fc4b 	bl	801167c <vTaskDelay>
    }
  }

  return (stat);
 800fde6:	68fb      	ldr	r3, [r7, #12]
}
 800fde8:	4618      	mov	r0, r3
 800fdea:	3710      	adds	r7, #16
 800fdec:	46bd      	mov	sp, r7
 800fdee:	bd80      	pop	{r7, pc}

0800fdf0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800fdf0:	b480      	push	{r7}
 800fdf2:	b085      	sub	sp, #20
 800fdf4:	af00      	add	r7, sp, #0
 800fdf6:	60f8      	str	r0, [r7, #12]
 800fdf8:	60b9      	str	r1, [r7, #8]
 800fdfa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800fdfc:	68fb      	ldr	r3, [r7, #12]
 800fdfe:	4a07      	ldr	r2, [pc, #28]	@ (800fe1c <vApplicationGetIdleTaskMemory+0x2c>)
 800fe00:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800fe02:	68bb      	ldr	r3, [r7, #8]
 800fe04:	4a06      	ldr	r2, [pc, #24]	@ (800fe20 <vApplicationGetIdleTaskMemory+0x30>)
 800fe06:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	2280      	movs	r2, #128	@ 0x80
 800fe0c:	601a      	str	r2, [r3, #0]
}
 800fe0e:	bf00      	nop
 800fe10:	3714      	adds	r7, #20
 800fe12:	46bd      	mov	sp, r7
 800fe14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe18:	4770      	bx	lr
 800fe1a:	bf00      	nop
 800fe1c:	20001a10 	.word	0x20001a10
 800fe20:	20001a6c 	.word	0x20001a6c

0800fe24 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800fe24:	b480      	push	{r7}
 800fe26:	b085      	sub	sp, #20
 800fe28:	af00      	add	r7, sp, #0
 800fe2a:	60f8      	str	r0, [r7, #12]
 800fe2c:	60b9      	str	r1, [r7, #8]
 800fe2e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	4a07      	ldr	r2, [pc, #28]	@ (800fe50 <vApplicationGetTimerTaskMemory+0x2c>)
 800fe34:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800fe36:	68bb      	ldr	r3, [r7, #8]
 800fe38:	4a06      	ldr	r2, [pc, #24]	@ (800fe54 <vApplicationGetTimerTaskMemory+0x30>)
 800fe3a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800fe42:	601a      	str	r2, [r3, #0]
}
 800fe44:	bf00      	nop
 800fe46:	3714      	adds	r7, #20
 800fe48:	46bd      	mov	sp, r7
 800fe4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe4e:	4770      	bx	lr
 800fe50:	20001c6c 	.word	0x20001c6c
 800fe54:	20001cc8 	.word	0x20001cc8

0800fe58 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800fe58:	b580      	push	{r7, lr}
 800fe5a:	b08a      	sub	sp, #40	@ 0x28
 800fe5c:	af00      	add	r7, sp, #0
 800fe5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800fe60:	2300      	movs	r3, #0
 800fe62:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800fe64:	f001 fca8 	bl	80117b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800fe68:	4b5c      	ldr	r3, [pc, #368]	@ (800ffdc <pvPortMalloc+0x184>)
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d101      	bne.n	800fe74 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800fe70:	f000 f924 	bl	80100bc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800fe74:	4b5a      	ldr	r3, [pc, #360]	@ (800ffe0 <pvPortMalloc+0x188>)
 800fe76:	681a      	ldr	r2, [r3, #0]
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	4013      	ands	r3, r2
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	f040 8095 	bne.w	800ffac <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d01e      	beq.n	800fec6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800fe88:	2208      	movs	r2, #8
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	4413      	add	r3, r2
 800fe8e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	f003 0307 	and.w	r3, r3, #7
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d015      	beq.n	800fec6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	f023 0307 	bic.w	r3, r3, #7
 800fea0:	3308      	adds	r3, #8
 800fea2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	f003 0307 	and.w	r3, r3, #7
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d00b      	beq.n	800fec6 <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800feae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800feb2:	f383 8811 	msr	BASEPRI, r3
 800feb6:	f3bf 8f6f 	isb	sy
 800feba:	f3bf 8f4f 	dsb	sy
 800febe:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800fec0:	bf00      	nop
 800fec2:	bf00      	nop
 800fec4:	e7fd      	b.n	800fec2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d06f      	beq.n	800ffac <pvPortMalloc+0x154>
 800fecc:	4b45      	ldr	r3, [pc, #276]	@ (800ffe4 <pvPortMalloc+0x18c>)
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	687a      	ldr	r2, [r7, #4]
 800fed2:	429a      	cmp	r2, r3
 800fed4:	d86a      	bhi.n	800ffac <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800fed6:	4b44      	ldr	r3, [pc, #272]	@ (800ffe8 <pvPortMalloc+0x190>)
 800fed8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800feda:	4b43      	ldr	r3, [pc, #268]	@ (800ffe8 <pvPortMalloc+0x190>)
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fee0:	e004      	b.n	800feec <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800fee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fee4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800fee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800feec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800feee:	685b      	ldr	r3, [r3, #4]
 800fef0:	687a      	ldr	r2, [r7, #4]
 800fef2:	429a      	cmp	r2, r3
 800fef4:	d903      	bls.n	800fefe <pvPortMalloc+0xa6>
 800fef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d1f1      	bne.n	800fee2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fefe:	4b37      	ldr	r3, [pc, #220]	@ (800ffdc <pvPortMalloc+0x184>)
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ff04:	429a      	cmp	r2, r3
 800ff06:	d051      	beq.n	800ffac <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ff08:	6a3b      	ldr	r3, [r7, #32]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	2208      	movs	r2, #8
 800ff0e:	4413      	add	r3, r2
 800ff10:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ff12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff14:	681a      	ldr	r2, [r3, #0]
 800ff16:	6a3b      	ldr	r3, [r7, #32]
 800ff18:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ff1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff1c:	685a      	ldr	r2, [r3, #4]
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	1ad2      	subs	r2, r2, r3
 800ff22:	2308      	movs	r3, #8
 800ff24:	005b      	lsls	r3, r3, #1
 800ff26:	429a      	cmp	r2, r3
 800ff28:	d920      	bls.n	800ff6c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ff2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	4413      	add	r3, r2
 800ff30:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ff32:	69bb      	ldr	r3, [r7, #24]
 800ff34:	f003 0307 	and.w	r3, r3, #7
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d00b      	beq.n	800ff54 <pvPortMalloc+0xfc>
	__asm volatile
 800ff3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff40:	f383 8811 	msr	BASEPRI, r3
 800ff44:	f3bf 8f6f 	isb	sy
 800ff48:	f3bf 8f4f 	dsb	sy
 800ff4c:	613b      	str	r3, [r7, #16]
}
 800ff4e:	bf00      	nop
 800ff50:	bf00      	nop
 800ff52:	e7fd      	b.n	800ff50 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ff54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff56:	685a      	ldr	r2, [r3, #4]
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	1ad2      	subs	r2, r2, r3
 800ff5c:	69bb      	ldr	r3, [r7, #24]
 800ff5e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ff60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff62:	687a      	ldr	r2, [r7, #4]
 800ff64:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ff66:	69b8      	ldr	r0, [r7, #24]
 800ff68:	f000 f90a 	bl	8010180 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ff6c:	4b1d      	ldr	r3, [pc, #116]	@ (800ffe4 <pvPortMalloc+0x18c>)
 800ff6e:	681a      	ldr	r2, [r3, #0]
 800ff70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff72:	685b      	ldr	r3, [r3, #4]
 800ff74:	1ad3      	subs	r3, r2, r3
 800ff76:	4a1b      	ldr	r2, [pc, #108]	@ (800ffe4 <pvPortMalloc+0x18c>)
 800ff78:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ff7a:	4b1a      	ldr	r3, [pc, #104]	@ (800ffe4 <pvPortMalloc+0x18c>)
 800ff7c:	681a      	ldr	r2, [r3, #0]
 800ff7e:	4b1b      	ldr	r3, [pc, #108]	@ (800ffec <pvPortMalloc+0x194>)
 800ff80:	681b      	ldr	r3, [r3, #0]
 800ff82:	429a      	cmp	r2, r3
 800ff84:	d203      	bcs.n	800ff8e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ff86:	4b17      	ldr	r3, [pc, #92]	@ (800ffe4 <pvPortMalloc+0x18c>)
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	4a18      	ldr	r2, [pc, #96]	@ (800ffec <pvPortMalloc+0x194>)
 800ff8c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ff8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff90:	685a      	ldr	r2, [r3, #4]
 800ff92:	4b13      	ldr	r3, [pc, #76]	@ (800ffe0 <pvPortMalloc+0x188>)
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	431a      	orrs	r2, r3
 800ff98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff9a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ff9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff9e:	2200      	movs	r2, #0
 800ffa0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ffa2:	4b13      	ldr	r3, [pc, #76]	@ (800fff0 <pvPortMalloc+0x198>)
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	3301      	adds	r3, #1
 800ffa8:	4a11      	ldr	r2, [pc, #68]	@ (800fff0 <pvPortMalloc+0x198>)
 800ffaa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ffac:	f001 fc12 	bl	80117d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ffb0:	69fb      	ldr	r3, [r7, #28]
 800ffb2:	f003 0307 	and.w	r3, r3, #7
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d00b      	beq.n	800ffd2 <pvPortMalloc+0x17a>
	__asm volatile
 800ffba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffbe:	f383 8811 	msr	BASEPRI, r3
 800ffc2:	f3bf 8f6f 	isb	sy
 800ffc6:	f3bf 8f4f 	dsb	sy
 800ffca:	60fb      	str	r3, [r7, #12]
}
 800ffcc:	bf00      	nop
 800ffce:	bf00      	nop
 800ffd0:	e7fd      	b.n	800ffce <pvPortMalloc+0x176>
	return pvReturn;
 800ffd2:	69fb      	ldr	r3, [r7, #28]
}
 800ffd4:	4618      	mov	r0, r3
 800ffd6:	3728      	adds	r7, #40	@ 0x28
 800ffd8:	46bd      	mov	sp, r7
 800ffda:	bd80      	pop	{r7, pc}
 800ffdc:	20005cd0 	.word	0x20005cd0
 800ffe0:	20005ce4 	.word	0x20005ce4
 800ffe4:	20005cd4 	.word	0x20005cd4
 800ffe8:	20005cc8 	.word	0x20005cc8
 800ffec:	20005cd8 	.word	0x20005cd8
 800fff0:	20005cdc 	.word	0x20005cdc

0800fff4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800fff4:	b580      	push	{r7, lr}
 800fff6:	b086      	sub	sp, #24
 800fff8:	af00      	add	r7, sp, #0
 800fffa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	2b00      	cmp	r3, #0
 8010004:	d04f      	beq.n	80100a6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010006:	2308      	movs	r3, #8
 8010008:	425b      	negs	r3, r3
 801000a:	697a      	ldr	r2, [r7, #20]
 801000c:	4413      	add	r3, r2
 801000e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010010:	697b      	ldr	r3, [r7, #20]
 8010012:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010014:	693b      	ldr	r3, [r7, #16]
 8010016:	685a      	ldr	r2, [r3, #4]
 8010018:	4b25      	ldr	r3, [pc, #148]	@ (80100b0 <vPortFree+0xbc>)
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	4013      	ands	r3, r2
 801001e:	2b00      	cmp	r3, #0
 8010020:	d10b      	bne.n	801003a <vPortFree+0x46>
	__asm volatile
 8010022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010026:	f383 8811 	msr	BASEPRI, r3
 801002a:	f3bf 8f6f 	isb	sy
 801002e:	f3bf 8f4f 	dsb	sy
 8010032:	60fb      	str	r3, [r7, #12]
}
 8010034:	bf00      	nop
 8010036:	bf00      	nop
 8010038:	e7fd      	b.n	8010036 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801003a:	693b      	ldr	r3, [r7, #16]
 801003c:	681b      	ldr	r3, [r3, #0]
 801003e:	2b00      	cmp	r3, #0
 8010040:	d00b      	beq.n	801005a <vPortFree+0x66>
	__asm volatile
 8010042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010046:	f383 8811 	msr	BASEPRI, r3
 801004a:	f3bf 8f6f 	isb	sy
 801004e:	f3bf 8f4f 	dsb	sy
 8010052:	60bb      	str	r3, [r7, #8]
}
 8010054:	bf00      	nop
 8010056:	bf00      	nop
 8010058:	e7fd      	b.n	8010056 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801005a:	693b      	ldr	r3, [r7, #16]
 801005c:	685a      	ldr	r2, [r3, #4]
 801005e:	4b14      	ldr	r3, [pc, #80]	@ (80100b0 <vPortFree+0xbc>)
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	4013      	ands	r3, r2
 8010064:	2b00      	cmp	r3, #0
 8010066:	d01e      	beq.n	80100a6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8010068:	693b      	ldr	r3, [r7, #16]
 801006a:	681b      	ldr	r3, [r3, #0]
 801006c:	2b00      	cmp	r3, #0
 801006e:	d11a      	bne.n	80100a6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8010070:	693b      	ldr	r3, [r7, #16]
 8010072:	685a      	ldr	r2, [r3, #4]
 8010074:	4b0e      	ldr	r3, [pc, #56]	@ (80100b0 <vPortFree+0xbc>)
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	43db      	mvns	r3, r3
 801007a:	401a      	ands	r2, r3
 801007c:	693b      	ldr	r3, [r7, #16]
 801007e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8010080:	f001 fb9a 	bl	80117b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8010084:	693b      	ldr	r3, [r7, #16]
 8010086:	685a      	ldr	r2, [r3, #4]
 8010088:	4b0a      	ldr	r3, [pc, #40]	@ (80100b4 <vPortFree+0xc0>)
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	4413      	add	r3, r2
 801008e:	4a09      	ldr	r2, [pc, #36]	@ (80100b4 <vPortFree+0xc0>)
 8010090:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8010092:	6938      	ldr	r0, [r7, #16]
 8010094:	f000 f874 	bl	8010180 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8010098:	4b07      	ldr	r3, [pc, #28]	@ (80100b8 <vPortFree+0xc4>)
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	3301      	adds	r3, #1
 801009e:	4a06      	ldr	r2, [pc, #24]	@ (80100b8 <vPortFree+0xc4>)
 80100a0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80100a2:	f001 fb97 	bl	80117d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80100a6:	bf00      	nop
 80100a8:	3718      	adds	r7, #24
 80100aa:	46bd      	mov	sp, r7
 80100ac:	bd80      	pop	{r7, pc}
 80100ae:	bf00      	nop
 80100b0:	20005ce4 	.word	0x20005ce4
 80100b4:	20005cd4 	.word	0x20005cd4
 80100b8:	20005ce0 	.word	0x20005ce0

080100bc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80100bc:	b480      	push	{r7}
 80100be:	b085      	sub	sp, #20
 80100c0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80100c2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80100c6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80100c8:	4b27      	ldr	r3, [pc, #156]	@ (8010168 <prvHeapInit+0xac>)
 80100ca:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	f003 0307 	and.w	r3, r3, #7
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d00c      	beq.n	80100f0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80100d6:	68fb      	ldr	r3, [r7, #12]
 80100d8:	3307      	adds	r3, #7
 80100da:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	f023 0307 	bic.w	r3, r3, #7
 80100e2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80100e4:	68ba      	ldr	r2, [r7, #8]
 80100e6:	68fb      	ldr	r3, [r7, #12]
 80100e8:	1ad3      	subs	r3, r2, r3
 80100ea:	4a1f      	ldr	r2, [pc, #124]	@ (8010168 <prvHeapInit+0xac>)
 80100ec:	4413      	add	r3, r2
 80100ee:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80100f0:	68fb      	ldr	r3, [r7, #12]
 80100f2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80100f4:	4a1d      	ldr	r2, [pc, #116]	@ (801016c <prvHeapInit+0xb0>)
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80100fa:	4b1c      	ldr	r3, [pc, #112]	@ (801016c <prvHeapInit+0xb0>)
 80100fc:	2200      	movs	r2, #0
 80100fe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	68ba      	ldr	r2, [r7, #8]
 8010104:	4413      	add	r3, r2
 8010106:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010108:	2208      	movs	r2, #8
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	1a9b      	subs	r3, r3, r2
 801010e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	f023 0307 	bic.w	r3, r3, #7
 8010116:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010118:	68fb      	ldr	r3, [r7, #12]
 801011a:	4a15      	ldr	r2, [pc, #84]	@ (8010170 <prvHeapInit+0xb4>)
 801011c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801011e:	4b14      	ldr	r3, [pc, #80]	@ (8010170 <prvHeapInit+0xb4>)
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	2200      	movs	r2, #0
 8010124:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8010126:	4b12      	ldr	r3, [pc, #72]	@ (8010170 <prvHeapInit+0xb4>)
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	2200      	movs	r2, #0
 801012c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8010132:	683b      	ldr	r3, [r7, #0]
 8010134:	68fa      	ldr	r2, [r7, #12]
 8010136:	1ad2      	subs	r2, r2, r3
 8010138:	683b      	ldr	r3, [r7, #0]
 801013a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801013c:	4b0c      	ldr	r3, [pc, #48]	@ (8010170 <prvHeapInit+0xb4>)
 801013e:	681a      	ldr	r2, [r3, #0]
 8010140:	683b      	ldr	r3, [r7, #0]
 8010142:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010144:	683b      	ldr	r3, [r7, #0]
 8010146:	685b      	ldr	r3, [r3, #4]
 8010148:	4a0a      	ldr	r2, [pc, #40]	@ (8010174 <prvHeapInit+0xb8>)
 801014a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801014c:	683b      	ldr	r3, [r7, #0]
 801014e:	685b      	ldr	r3, [r3, #4]
 8010150:	4a09      	ldr	r2, [pc, #36]	@ (8010178 <prvHeapInit+0xbc>)
 8010152:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8010154:	4b09      	ldr	r3, [pc, #36]	@ (801017c <prvHeapInit+0xc0>)
 8010156:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801015a:	601a      	str	r2, [r3, #0]
}
 801015c:	bf00      	nop
 801015e:	3714      	adds	r7, #20
 8010160:	46bd      	mov	sp, r7
 8010162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010166:	4770      	bx	lr
 8010168:	200020c8 	.word	0x200020c8
 801016c:	20005cc8 	.word	0x20005cc8
 8010170:	20005cd0 	.word	0x20005cd0
 8010174:	20005cd8 	.word	0x20005cd8
 8010178:	20005cd4 	.word	0x20005cd4
 801017c:	20005ce4 	.word	0x20005ce4

08010180 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010180:	b480      	push	{r7}
 8010182:	b085      	sub	sp, #20
 8010184:	af00      	add	r7, sp, #0
 8010186:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8010188:	4b28      	ldr	r3, [pc, #160]	@ (801022c <prvInsertBlockIntoFreeList+0xac>)
 801018a:	60fb      	str	r3, [r7, #12]
 801018c:	e002      	b.n	8010194 <prvInsertBlockIntoFreeList+0x14>
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	60fb      	str	r3, [r7, #12]
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	687a      	ldr	r2, [r7, #4]
 801019a:	429a      	cmp	r2, r3
 801019c:	d8f7      	bhi.n	801018e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801019e:	68fb      	ldr	r3, [r7, #12]
 80101a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80101a2:	68fb      	ldr	r3, [r7, #12]
 80101a4:	685b      	ldr	r3, [r3, #4]
 80101a6:	68ba      	ldr	r2, [r7, #8]
 80101a8:	4413      	add	r3, r2
 80101aa:	687a      	ldr	r2, [r7, #4]
 80101ac:	429a      	cmp	r2, r3
 80101ae:	d108      	bne.n	80101c2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80101b0:	68fb      	ldr	r3, [r7, #12]
 80101b2:	685a      	ldr	r2, [r3, #4]
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	685b      	ldr	r3, [r3, #4]
 80101b8:	441a      	add	r2, r3
 80101ba:	68fb      	ldr	r3, [r7, #12]
 80101bc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80101be:	68fb      	ldr	r3, [r7, #12]
 80101c0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	685b      	ldr	r3, [r3, #4]
 80101ca:	68ba      	ldr	r2, [r7, #8]
 80101cc:	441a      	add	r2, r3
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	429a      	cmp	r2, r3
 80101d4:	d118      	bne.n	8010208 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80101d6:	68fb      	ldr	r3, [r7, #12]
 80101d8:	681a      	ldr	r2, [r3, #0]
 80101da:	4b15      	ldr	r3, [pc, #84]	@ (8010230 <prvInsertBlockIntoFreeList+0xb0>)
 80101dc:	681b      	ldr	r3, [r3, #0]
 80101de:	429a      	cmp	r2, r3
 80101e0:	d00d      	beq.n	80101fe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	685a      	ldr	r2, [r3, #4]
 80101e6:	68fb      	ldr	r3, [r7, #12]
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	685b      	ldr	r3, [r3, #4]
 80101ec:	441a      	add	r2, r3
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	681b      	ldr	r3, [r3, #0]
 80101f6:	681a      	ldr	r2, [r3, #0]
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	601a      	str	r2, [r3, #0]
 80101fc:	e008      	b.n	8010210 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80101fe:	4b0c      	ldr	r3, [pc, #48]	@ (8010230 <prvInsertBlockIntoFreeList+0xb0>)
 8010200:	681a      	ldr	r2, [r3, #0]
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	601a      	str	r2, [r3, #0]
 8010206:	e003      	b.n	8010210 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	681a      	ldr	r2, [r3, #0]
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010210:	68fa      	ldr	r2, [r7, #12]
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	429a      	cmp	r2, r3
 8010216:	d002      	beq.n	801021e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	687a      	ldr	r2, [r7, #4]
 801021c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801021e:	bf00      	nop
 8010220:	3714      	adds	r7, #20
 8010222:	46bd      	mov	sp, r7
 8010224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010228:	4770      	bx	lr
 801022a:	bf00      	nop
 801022c:	20005cc8 	.word	0x20005cc8
 8010230:	20005cd0 	.word	0x20005cd0

08010234 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010234:	b480      	push	{r7}
 8010236:	b083      	sub	sp, #12
 8010238:	af00      	add	r7, sp, #0
 801023a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	f103 0208 	add.w	r2, r3, #8
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	f04f 32ff 	mov.w	r2, #4294967295
 801024c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	f103 0208 	add.w	r2, r3, #8
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	f103 0208 	add.w	r2, r3, #8
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	2200      	movs	r2, #0
 8010266:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8010268:	bf00      	nop
 801026a:	370c      	adds	r7, #12
 801026c:	46bd      	mov	sp, r7
 801026e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010272:	4770      	bx	lr

08010274 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010274:	b480      	push	{r7}
 8010276:	b083      	sub	sp, #12
 8010278:	af00      	add	r7, sp, #0
 801027a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	2200      	movs	r2, #0
 8010280:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010282:	bf00      	nop
 8010284:	370c      	adds	r7, #12
 8010286:	46bd      	mov	sp, r7
 8010288:	f85d 7b04 	ldr.w	r7, [sp], #4
 801028c:	4770      	bx	lr

0801028e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801028e:	b480      	push	{r7}
 8010290:	b085      	sub	sp, #20
 8010292:	af00      	add	r7, sp, #0
 8010294:	6078      	str	r0, [r7, #4]
 8010296:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	685b      	ldr	r3, [r3, #4]
 801029c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801029e:	683b      	ldr	r3, [r7, #0]
 80102a0:	68fa      	ldr	r2, [r7, #12]
 80102a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80102a4:	68fb      	ldr	r3, [r7, #12]
 80102a6:	689a      	ldr	r2, [r3, #8]
 80102a8:	683b      	ldr	r3, [r7, #0]
 80102aa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80102ac:	68fb      	ldr	r3, [r7, #12]
 80102ae:	689b      	ldr	r3, [r3, #8]
 80102b0:	683a      	ldr	r2, [r7, #0]
 80102b2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	683a      	ldr	r2, [r7, #0]
 80102b8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80102ba:	683b      	ldr	r3, [r7, #0]
 80102bc:	687a      	ldr	r2, [r7, #4]
 80102be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	1c5a      	adds	r2, r3, #1
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	601a      	str	r2, [r3, #0]
}
 80102ca:	bf00      	nop
 80102cc:	3714      	adds	r7, #20
 80102ce:	46bd      	mov	sp, r7
 80102d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102d4:	4770      	bx	lr

080102d6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80102d6:	b480      	push	{r7}
 80102d8:	b085      	sub	sp, #20
 80102da:	af00      	add	r7, sp, #0
 80102dc:	6078      	str	r0, [r7, #4]
 80102de:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80102e0:	683b      	ldr	r3, [r7, #0]
 80102e2:	681b      	ldr	r3, [r3, #0]
 80102e4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80102e6:	68bb      	ldr	r3, [r7, #8]
 80102e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102ec:	d103      	bne.n	80102f6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	691b      	ldr	r3, [r3, #16]
 80102f2:	60fb      	str	r3, [r7, #12]
 80102f4:	e00c      	b.n	8010310 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	3308      	adds	r3, #8
 80102fa:	60fb      	str	r3, [r7, #12]
 80102fc:	e002      	b.n	8010304 <vListInsert+0x2e>
 80102fe:	68fb      	ldr	r3, [r7, #12]
 8010300:	685b      	ldr	r3, [r3, #4]
 8010302:	60fb      	str	r3, [r7, #12]
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	685b      	ldr	r3, [r3, #4]
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	68ba      	ldr	r2, [r7, #8]
 801030c:	429a      	cmp	r2, r3
 801030e:	d2f6      	bcs.n	80102fe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	685a      	ldr	r2, [r3, #4]
 8010314:	683b      	ldr	r3, [r7, #0]
 8010316:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010318:	683b      	ldr	r3, [r7, #0]
 801031a:	685b      	ldr	r3, [r3, #4]
 801031c:	683a      	ldr	r2, [r7, #0]
 801031e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010320:	683b      	ldr	r3, [r7, #0]
 8010322:	68fa      	ldr	r2, [r7, #12]
 8010324:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	683a      	ldr	r2, [r7, #0]
 801032a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 801032c:	683b      	ldr	r3, [r7, #0]
 801032e:	687a      	ldr	r2, [r7, #4]
 8010330:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	1c5a      	adds	r2, r3, #1
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	601a      	str	r2, [r3, #0]
}
 801033c:	bf00      	nop
 801033e:	3714      	adds	r7, #20
 8010340:	46bd      	mov	sp, r7
 8010342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010346:	4770      	bx	lr

08010348 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010348:	b480      	push	{r7}
 801034a:	b085      	sub	sp, #20
 801034c:	af00      	add	r7, sp, #0
 801034e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	691b      	ldr	r3, [r3, #16]
 8010354:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	685b      	ldr	r3, [r3, #4]
 801035a:	687a      	ldr	r2, [r7, #4]
 801035c:	6892      	ldr	r2, [r2, #8]
 801035e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	689b      	ldr	r3, [r3, #8]
 8010364:	687a      	ldr	r2, [r7, #4]
 8010366:	6852      	ldr	r2, [r2, #4]
 8010368:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801036a:	68fb      	ldr	r3, [r7, #12]
 801036c:	685b      	ldr	r3, [r3, #4]
 801036e:	687a      	ldr	r2, [r7, #4]
 8010370:	429a      	cmp	r2, r3
 8010372:	d103      	bne.n	801037c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	689a      	ldr	r2, [r3, #8]
 8010378:	68fb      	ldr	r3, [r7, #12]
 801037a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	2200      	movs	r2, #0
 8010380:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010382:	68fb      	ldr	r3, [r7, #12]
 8010384:	681b      	ldr	r3, [r3, #0]
 8010386:	1e5a      	subs	r2, r3, #1
 8010388:	68fb      	ldr	r3, [r7, #12]
 801038a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	681b      	ldr	r3, [r3, #0]
}
 8010390:	4618      	mov	r0, r3
 8010392:	3714      	adds	r7, #20
 8010394:	46bd      	mov	sp, r7
 8010396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801039a:	4770      	bx	lr

0801039c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801039c:	b480      	push	{r7}
 801039e:	b085      	sub	sp, #20
 80103a0:	af00      	add	r7, sp, #0
 80103a2:	60f8      	str	r0, [r7, #12]
 80103a4:	60b9      	str	r1, [r7, #8]
 80103a6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80103a8:	68fb      	ldr	r3, [r7, #12]
 80103aa:	3b04      	subs	r3, #4
 80103ac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80103ae:	68fb      	ldr	r3, [r7, #12]
 80103b0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80103b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80103b6:	68fb      	ldr	r3, [r7, #12]
 80103b8:	3b04      	subs	r3, #4
 80103ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80103bc:	68bb      	ldr	r3, [r7, #8]
 80103be:	f023 0201 	bic.w	r2, r3, #1
 80103c2:	68fb      	ldr	r3, [r7, #12]
 80103c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80103c6:	68fb      	ldr	r3, [r7, #12]
 80103c8:	3b04      	subs	r3, #4
 80103ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80103cc:	4a0c      	ldr	r2, [pc, #48]	@ (8010400 <pxPortInitialiseStack+0x64>)
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80103d2:	68fb      	ldr	r3, [r7, #12]
 80103d4:	3b14      	subs	r3, #20
 80103d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80103d8:	687a      	ldr	r2, [r7, #4]
 80103da:	68fb      	ldr	r3, [r7, #12]
 80103dc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	3b04      	subs	r3, #4
 80103e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80103e4:	68fb      	ldr	r3, [r7, #12]
 80103e6:	f06f 0202 	mvn.w	r2, #2
 80103ea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80103ec:	68fb      	ldr	r3, [r7, #12]
 80103ee:	3b20      	subs	r3, #32
 80103f0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80103f2:	68fb      	ldr	r3, [r7, #12]
}
 80103f4:	4618      	mov	r0, r3
 80103f6:	3714      	adds	r7, #20
 80103f8:	46bd      	mov	sp, r7
 80103fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103fe:	4770      	bx	lr
 8010400:	08010405 	.word	0x08010405

08010404 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010404:	b480      	push	{r7}
 8010406:	b085      	sub	sp, #20
 8010408:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801040a:	2300      	movs	r3, #0
 801040c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801040e:	4b13      	ldr	r3, [pc, #76]	@ (801045c <prvTaskExitError+0x58>)
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010416:	d00b      	beq.n	8010430 <prvTaskExitError+0x2c>
	__asm volatile
 8010418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801041c:	f383 8811 	msr	BASEPRI, r3
 8010420:	f3bf 8f6f 	isb	sy
 8010424:	f3bf 8f4f 	dsb	sy
 8010428:	60fb      	str	r3, [r7, #12]
}
 801042a:	bf00      	nop
 801042c:	bf00      	nop
 801042e:	e7fd      	b.n	801042c <prvTaskExitError+0x28>
	__asm volatile
 8010430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010434:	f383 8811 	msr	BASEPRI, r3
 8010438:	f3bf 8f6f 	isb	sy
 801043c:	f3bf 8f4f 	dsb	sy
 8010440:	60bb      	str	r3, [r7, #8]
}
 8010442:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010444:	bf00      	nop
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	2b00      	cmp	r3, #0
 801044a:	d0fc      	beq.n	8010446 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801044c:	bf00      	nop
 801044e:	bf00      	nop
 8010450:	3714      	adds	r7, #20
 8010452:	46bd      	mov	sp, r7
 8010454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010458:	4770      	bx	lr
 801045a:	bf00      	nop
 801045c:	20000518 	.word	0x20000518

08010460 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010460:	4b07      	ldr	r3, [pc, #28]	@ (8010480 <pxCurrentTCBConst2>)
 8010462:	6819      	ldr	r1, [r3, #0]
 8010464:	6808      	ldr	r0, [r1, #0]
 8010466:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801046a:	f380 8809 	msr	PSP, r0
 801046e:	f3bf 8f6f 	isb	sy
 8010472:	f04f 0000 	mov.w	r0, #0
 8010476:	f380 8811 	msr	BASEPRI, r0
 801047a:	4770      	bx	lr
 801047c:	f3af 8000 	nop.w

08010480 <pxCurrentTCBConst2>:
 8010480:	20005d30 	.word	0x20005d30
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010484:	bf00      	nop
 8010486:	bf00      	nop

08010488 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010488:	4808      	ldr	r0, [pc, #32]	@ (80104ac <prvPortStartFirstTask+0x24>)
 801048a:	6800      	ldr	r0, [r0, #0]
 801048c:	6800      	ldr	r0, [r0, #0]
 801048e:	f380 8808 	msr	MSP, r0
 8010492:	f04f 0000 	mov.w	r0, #0
 8010496:	f380 8814 	msr	CONTROL, r0
 801049a:	b662      	cpsie	i
 801049c:	b661      	cpsie	f
 801049e:	f3bf 8f4f 	dsb	sy
 80104a2:	f3bf 8f6f 	isb	sy
 80104a6:	df00      	svc	0
 80104a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80104aa:	bf00      	nop
 80104ac:	e000ed08 	.word	0xe000ed08

080104b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80104b0:	b580      	push	{r7, lr}
 80104b2:	b086      	sub	sp, #24
 80104b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80104b6:	4b47      	ldr	r3, [pc, #284]	@ (80105d4 <xPortStartScheduler+0x124>)
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	4a47      	ldr	r2, [pc, #284]	@ (80105d8 <xPortStartScheduler+0x128>)
 80104bc:	4293      	cmp	r3, r2
 80104be:	d10b      	bne.n	80104d8 <xPortStartScheduler+0x28>
	__asm volatile
 80104c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104c4:	f383 8811 	msr	BASEPRI, r3
 80104c8:	f3bf 8f6f 	isb	sy
 80104cc:	f3bf 8f4f 	dsb	sy
 80104d0:	60fb      	str	r3, [r7, #12]
}
 80104d2:	bf00      	nop
 80104d4:	bf00      	nop
 80104d6:	e7fd      	b.n	80104d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80104d8:	4b3e      	ldr	r3, [pc, #248]	@ (80105d4 <xPortStartScheduler+0x124>)
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	4a3f      	ldr	r2, [pc, #252]	@ (80105dc <xPortStartScheduler+0x12c>)
 80104de:	4293      	cmp	r3, r2
 80104e0:	d10b      	bne.n	80104fa <xPortStartScheduler+0x4a>
	__asm volatile
 80104e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104e6:	f383 8811 	msr	BASEPRI, r3
 80104ea:	f3bf 8f6f 	isb	sy
 80104ee:	f3bf 8f4f 	dsb	sy
 80104f2:	613b      	str	r3, [r7, #16]
}
 80104f4:	bf00      	nop
 80104f6:	bf00      	nop
 80104f8:	e7fd      	b.n	80104f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80104fa:	4b39      	ldr	r3, [pc, #228]	@ (80105e0 <xPortStartScheduler+0x130>)
 80104fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80104fe:	697b      	ldr	r3, [r7, #20]
 8010500:	781b      	ldrb	r3, [r3, #0]
 8010502:	b2db      	uxtb	r3, r3
 8010504:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010506:	697b      	ldr	r3, [r7, #20]
 8010508:	22ff      	movs	r2, #255	@ 0xff
 801050a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801050c:	697b      	ldr	r3, [r7, #20]
 801050e:	781b      	ldrb	r3, [r3, #0]
 8010510:	b2db      	uxtb	r3, r3
 8010512:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010514:	78fb      	ldrb	r3, [r7, #3]
 8010516:	b2db      	uxtb	r3, r3
 8010518:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801051c:	b2da      	uxtb	r2, r3
 801051e:	4b31      	ldr	r3, [pc, #196]	@ (80105e4 <xPortStartScheduler+0x134>)
 8010520:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010522:	4b31      	ldr	r3, [pc, #196]	@ (80105e8 <xPortStartScheduler+0x138>)
 8010524:	2207      	movs	r2, #7
 8010526:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010528:	e009      	b.n	801053e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801052a:	4b2f      	ldr	r3, [pc, #188]	@ (80105e8 <xPortStartScheduler+0x138>)
 801052c:	681b      	ldr	r3, [r3, #0]
 801052e:	3b01      	subs	r3, #1
 8010530:	4a2d      	ldr	r2, [pc, #180]	@ (80105e8 <xPortStartScheduler+0x138>)
 8010532:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010534:	78fb      	ldrb	r3, [r7, #3]
 8010536:	b2db      	uxtb	r3, r3
 8010538:	005b      	lsls	r3, r3, #1
 801053a:	b2db      	uxtb	r3, r3
 801053c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801053e:	78fb      	ldrb	r3, [r7, #3]
 8010540:	b2db      	uxtb	r3, r3
 8010542:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010546:	2b80      	cmp	r3, #128	@ 0x80
 8010548:	d0ef      	beq.n	801052a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801054a:	4b27      	ldr	r3, [pc, #156]	@ (80105e8 <xPortStartScheduler+0x138>)
 801054c:	681b      	ldr	r3, [r3, #0]
 801054e:	f1c3 0307 	rsb	r3, r3, #7
 8010552:	2b04      	cmp	r3, #4
 8010554:	d00b      	beq.n	801056e <xPortStartScheduler+0xbe>
	__asm volatile
 8010556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801055a:	f383 8811 	msr	BASEPRI, r3
 801055e:	f3bf 8f6f 	isb	sy
 8010562:	f3bf 8f4f 	dsb	sy
 8010566:	60bb      	str	r3, [r7, #8]
}
 8010568:	bf00      	nop
 801056a:	bf00      	nop
 801056c:	e7fd      	b.n	801056a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801056e:	4b1e      	ldr	r3, [pc, #120]	@ (80105e8 <xPortStartScheduler+0x138>)
 8010570:	681b      	ldr	r3, [r3, #0]
 8010572:	021b      	lsls	r3, r3, #8
 8010574:	4a1c      	ldr	r2, [pc, #112]	@ (80105e8 <xPortStartScheduler+0x138>)
 8010576:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010578:	4b1b      	ldr	r3, [pc, #108]	@ (80105e8 <xPortStartScheduler+0x138>)
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8010580:	4a19      	ldr	r2, [pc, #100]	@ (80105e8 <xPortStartScheduler+0x138>)
 8010582:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	b2da      	uxtb	r2, r3
 8010588:	697b      	ldr	r3, [r7, #20]
 801058a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801058c:	4b17      	ldr	r3, [pc, #92]	@ (80105ec <xPortStartScheduler+0x13c>)
 801058e:	681b      	ldr	r3, [r3, #0]
 8010590:	4a16      	ldr	r2, [pc, #88]	@ (80105ec <xPortStartScheduler+0x13c>)
 8010592:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8010596:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010598:	4b14      	ldr	r3, [pc, #80]	@ (80105ec <xPortStartScheduler+0x13c>)
 801059a:	681b      	ldr	r3, [r3, #0]
 801059c:	4a13      	ldr	r2, [pc, #76]	@ (80105ec <xPortStartScheduler+0x13c>)
 801059e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80105a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80105a4:	f000 f8da 	bl	801075c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80105a8:	4b11      	ldr	r3, [pc, #68]	@ (80105f0 <xPortStartScheduler+0x140>)
 80105aa:	2200      	movs	r2, #0
 80105ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80105ae:	f000 f8f9 	bl	80107a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80105b2:	4b10      	ldr	r3, [pc, #64]	@ (80105f4 <xPortStartScheduler+0x144>)
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	4a0f      	ldr	r2, [pc, #60]	@ (80105f4 <xPortStartScheduler+0x144>)
 80105b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80105bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80105be:	f7ff ff63 	bl	8010488 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80105c2:	f001 fa81 	bl	8011ac8 <vTaskSwitchContext>
	prvTaskExitError();
 80105c6:	f7ff ff1d 	bl	8010404 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80105ca:	2300      	movs	r3, #0
}
 80105cc:	4618      	mov	r0, r3
 80105ce:	3718      	adds	r7, #24
 80105d0:	46bd      	mov	sp, r7
 80105d2:	bd80      	pop	{r7, pc}
 80105d4:	e000ed00 	.word	0xe000ed00
 80105d8:	410fc271 	.word	0x410fc271
 80105dc:	410fc270 	.word	0x410fc270
 80105e0:	e000e400 	.word	0xe000e400
 80105e4:	20005ce8 	.word	0x20005ce8
 80105e8:	20005cec 	.word	0x20005cec
 80105ec:	e000ed20 	.word	0xe000ed20
 80105f0:	20000518 	.word	0x20000518
 80105f4:	e000ef34 	.word	0xe000ef34

080105f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80105f8:	b480      	push	{r7}
 80105fa:	b083      	sub	sp, #12
 80105fc:	af00      	add	r7, sp, #0
	__asm volatile
 80105fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010602:	f383 8811 	msr	BASEPRI, r3
 8010606:	f3bf 8f6f 	isb	sy
 801060a:	f3bf 8f4f 	dsb	sy
 801060e:	607b      	str	r3, [r7, #4]
}
 8010610:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010612:	4b10      	ldr	r3, [pc, #64]	@ (8010654 <vPortEnterCritical+0x5c>)
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	3301      	adds	r3, #1
 8010618:	4a0e      	ldr	r2, [pc, #56]	@ (8010654 <vPortEnterCritical+0x5c>)
 801061a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801061c:	4b0d      	ldr	r3, [pc, #52]	@ (8010654 <vPortEnterCritical+0x5c>)
 801061e:	681b      	ldr	r3, [r3, #0]
 8010620:	2b01      	cmp	r3, #1
 8010622:	d110      	bne.n	8010646 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010624:	4b0c      	ldr	r3, [pc, #48]	@ (8010658 <vPortEnterCritical+0x60>)
 8010626:	681b      	ldr	r3, [r3, #0]
 8010628:	b2db      	uxtb	r3, r3
 801062a:	2b00      	cmp	r3, #0
 801062c:	d00b      	beq.n	8010646 <vPortEnterCritical+0x4e>
	__asm volatile
 801062e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010632:	f383 8811 	msr	BASEPRI, r3
 8010636:	f3bf 8f6f 	isb	sy
 801063a:	f3bf 8f4f 	dsb	sy
 801063e:	603b      	str	r3, [r7, #0]
}
 8010640:	bf00      	nop
 8010642:	bf00      	nop
 8010644:	e7fd      	b.n	8010642 <vPortEnterCritical+0x4a>
	}
}
 8010646:	bf00      	nop
 8010648:	370c      	adds	r7, #12
 801064a:	46bd      	mov	sp, r7
 801064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010650:	4770      	bx	lr
 8010652:	bf00      	nop
 8010654:	20000518 	.word	0x20000518
 8010658:	e000ed04 	.word	0xe000ed04

0801065c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801065c:	b480      	push	{r7}
 801065e:	b083      	sub	sp, #12
 8010660:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010662:	4b12      	ldr	r3, [pc, #72]	@ (80106ac <vPortExitCritical+0x50>)
 8010664:	681b      	ldr	r3, [r3, #0]
 8010666:	2b00      	cmp	r3, #0
 8010668:	d10b      	bne.n	8010682 <vPortExitCritical+0x26>
	__asm volatile
 801066a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801066e:	f383 8811 	msr	BASEPRI, r3
 8010672:	f3bf 8f6f 	isb	sy
 8010676:	f3bf 8f4f 	dsb	sy
 801067a:	607b      	str	r3, [r7, #4]
}
 801067c:	bf00      	nop
 801067e:	bf00      	nop
 8010680:	e7fd      	b.n	801067e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8010682:	4b0a      	ldr	r3, [pc, #40]	@ (80106ac <vPortExitCritical+0x50>)
 8010684:	681b      	ldr	r3, [r3, #0]
 8010686:	3b01      	subs	r3, #1
 8010688:	4a08      	ldr	r2, [pc, #32]	@ (80106ac <vPortExitCritical+0x50>)
 801068a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801068c:	4b07      	ldr	r3, [pc, #28]	@ (80106ac <vPortExitCritical+0x50>)
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	2b00      	cmp	r3, #0
 8010692:	d105      	bne.n	80106a0 <vPortExitCritical+0x44>
 8010694:	2300      	movs	r3, #0
 8010696:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010698:	683b      	ldr	r3, [r7, #0]
 801069a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801069e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80106a0:	bf00      	nop
 80106a2:	370c      	adds	r7, #12
 80106a4:	46bd      	mov	sp, r7
 80106a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106aa:	4770      	bx	lr
 80106ac:	20000518 	.word	0x20000518

080106b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80106b0:	f3ef 8009 	mrs	r0, PSP
 80106b4:	f3bf 8f6f 	isb	sy
 80106b8:	4b15      	ldr	r3, [pc, #84]	@ (8010710 <pxCurrentTCBConst>)
 80106ba:	681a      	ldr	r2, [r3, #0]
 80106bc:	f01e 0f10 	tst.w	lr, #16
 80106c0:	bf08      	it	eq
 80106c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80106c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106ca:	6010      	str	r0, [r2, #0]
 80106cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80106d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80106d4:	f380 8811 	msr	BASEPRI, r0
 80106d8:	f3bf 8f4f 	dsb	sy
 80106dc:	f3bf 8f6f 	isb	sy
 80106e0:	f001 f9f2 	bl	8011ac8 <vTaskSwitchContext>
 80106e4:	f04f 0000 	mov.w	r0, #0
 80106e8:	f380 8811 	msr	BASEPRI, r0
 80106ec:	bc09      	pop	{r0, r3}
 80106ee:	6819      	ldr	r1, [r3, #0]
 80106f0:	6808      	ldr	r0, [r1, #0]
 80106f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106f6:	f01e 0f10 	tst.w	lr, #16
 80106fa:	bf08      	it	eq
 80106fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010700:	f380 8809 	msr	PSP, r0
 8010704:	f3bf 8f6f 	isb	sy
 8010708:	4770      	bx	lr
 801070a:	bf00      	nop
 801070c:	f3af 8000 	nop.w

08010710 <pxCurrentTCBConst>:
 8010710:	20005d30 	.word	0x20005d30
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010714:	bf00      	nop
 8010716:	bf00      	nop

08010718 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010718:	b580      	push	{r7, lr}
 801071a:	b082      	sub	sp, #8
 801071c:	af00      	add	r7, sp, #0
	__asm volatile
 801071e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010722:	f383 8811 	msr	BASEPRI, r3
 8010726:	f3bf 8f6f 	isb	sy
 801072a:	f3bf 8f4f 	dsb	sy
 801072e:	607b      	str	r3, [r7, #4]
}
 8010730:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010732:	f001 f90f 	bl	8011954 <xTaskIncrementTick>
 8010736:	4603      	mov	r3, r0
 8010738:	2b00      	cmp	r3, #0
 801073a:	d003      	beq.n	8010744 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801073c:	4b06      	ldr	r3, [pc, #24]	@ (8010758 <xPortSysTickHandler+0x40>)
 801073e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010742:	601a      	str	r2, [r3, #0]
 8010744:	2300      	movs	r3, #0
 8010746:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010748:	683b      	ldr	r3, [r7, #0]
 801074a:	f383 8811 	msr	BASEPRI, r3
}
 801074e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8010750:	bf00      	nop
 8010752:	3708      	adds	r7, #8
 8010754:	46bd      	mov	sp, r7
 8010756:	bd80      	pop	{r7, pc}
 8010758:	e000ed04 	.word	0xe000ed04

0801075c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801075c:	b480      	push	{r7}
 801075e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010760:	4b0b      	ldr	r3, [pc, #44]	@ (8010790 <vPortSetupTimerInterrupt+0x34>)
 8010762:	2200      	movs	r2, #0
 8010764:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010766:	4b0b      	ldr	r3, [pc, #44]	@ (8010794 <vPortSetupTimerInterrupt+0x38>)
 8010768:	2200      	movs	r2, #0
 801076a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801076c:	4b0a      	ldr	r3, [pc, #40]	@ (8010798 <vPortSetupTimerInterrupt+0x3c>)
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	4a0a      	ldr	r2, [pc, #40]	@ (801079c <vPortSetupTimerInterrupt+0x40>)
 8010772:	fba2 2303 	umull	r2, r3, r2, r3
 8010776:	099b      	lsrs	r3, r3, #6
 8010778:	4a09      	ldr	r2, [pc, #36]	@ (80107a0 <vPortSetupTimerInterrupt+0x44>)
 801077a:	3b01      	subs	r3, #1
 801077c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801077e:	4b04      	ldr	r3, [pc, #16]	@ (8010790 <vPortSetupTimerInterrupt+0x34>)
 8010780:	2207      	movs	r2, #7
 8010782:	601a      	str	r2, [r3, #0]
}
 8010784:	bf00      	nop
 8010786:	46bd      	mov	sp, r7
 8010788:	f85d 7b04 	ldr.w	r7, [sp], #4
 801078c:	4770      	bx	lr
 801078e:	bf00      	nop
 8010790:	e000e010 	.word	0xe000e010
 8010794:	e000e018 	.word	0xe000e018
 8010798:	20000004 	.word	0x20000004
 801079c:	10624dd3 	.word	0x10624dd3
 80107a0:	e000e014 	.word	0xe000e014

080107a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80107a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80107b4 <vPortEnableVFP+0x10>
 80107a8:	6801      	ldr	r1, [r0, #0]
 80107aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80107ae:	6001      	str	r1, [r0, #0]
 80107b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80107b2:	bf00      	nop
 80107b4:	e000ed88 	.word	0xe000ed88

080107b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80107b8:	b480      	push	{r7}
 80107ba:	b085      	sub	sp, #20
 80107bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80107be:	f3ef 8305 	mrs	r3, IPSR
 80107c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80107c4:	68fb      	ldr	r3, [r7, #12]
 80107c6:	2b0f      	cmp	r3, #15
 80107c8:	d915      	bls.n	80107f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80107ca:	4a18      	ldr	r2, [pc, #96]	@ (801082c <vPortValidateInterruptPriority+0x74>)
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	4413      	add	r3, r2
 80107d0:	781b      	ldrb	r3, [r3, #0]
 80107d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80107d4:	4b16      	ldr	r3, [pc, #88]	@ (8010830 <vPortValidateInterruptPriority+0x78>)
 80107d6:	781b      	ldrb	r3, [r3, #0]
 80107d8:	7afa      	ldrb	r2, [r7, #11]
 80107da:	429a      	cmp	r2, r3
 80107dc:	d20b      	bcs.n	80107f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80107de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107e2:	f383 8811 	msr	BASEPRI, r3
 80107e6:	f3bf 8f6f 	isb	sy
 80107ea:	f3bf 8f4f 	dsb	sy
 80107ee:	607b      	str	r3, [r7, #4]
}
 80107f0:	bf00      	nop
 80107f2:	bf00      	nop
 80107f4:	e7fd      	b.n	80107f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80107f6:	4b0f      	ldr	r3, [pc, #60]	@ (8010834 <vPortValidateInterruptPriority+0x7c>)
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80107fe:	4b0e      	ldr	r3, [pc, #56]	@ (8010838 <vPortValidateInterruptPriority+0x80>)
 8010800:	681b      	ldr	r3, [r3, #0]
 8010802:	429a      	cmp	r2, r3
 8010804:	d90b      	bls.n	801081e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8010806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801080a:	f383 8811 	msr	BASEPRI, r3
 801080e:	f3bf 8f6f 	isb	sy
 8010812:	f3bf 8f4f 	dsb	sy
 8010816:	603b      	str	r3, [r7, #0]
}
 8010818:	bf00      	nop
 801081a:	bf00      	nop
 801081c:	e7fd      	b.n	801081a <vPortValidateInterruptPriority+0x62>
	}
 801081e:	bf00      	nop
 8010820:	3714      	adds	r7, #20
 8010822:	46bd      	mov	sp, r7
 8010824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010828:	4770      	bx	lr
 801082a:	bf00      	nop
 801082c:	e000e3f0 	.word	0xe000e3f0
 8010830:	20005ce8 	.word	0x20005ce8
 8010834:	e000ed0c 	.word	0xe000ed0c
 8010838:	20005cec 	.word	0x20005cec

0801083c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 801083c:	b580      	push	{r7, lr}
 801083e:	b084      	sub	sp, #16
 8010840:	af00      	add	r7, sp, #0
 8010842:	6078      	str	r0, [r7, #4]
 8010844:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	2b00      	cmp	r3, #0
 801084e:	d10b      	bne.n	8010868 <xQueueGenericReset+0x2c>
	__asm volatile
 8010850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010854:	f383 8811 	msr	BASEPRI, r3
 8010858:	f3bf 8f6f 	isb	sy
 801085c:	f3bf 8f4f 	dsb	sy
 8010860:	60bb      	str	r3, [r7, #8]
}
 8010862:	bf00      	nop
 8010864:	bf00      	nop
 8010866:	e7fd      	b.n	8010864 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010868:	f7ff fec6 	bl	80105f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801086c:	68fb      	ldr	r3, [r7, #12]
 801086e:	681a      	ldr	r2, [r3, #0]
 8010870:	68fb      	ldr	r3, [r7, #12]
 8010872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010874:	68f9      	ldr	r1, [r7, #12]
 8010876:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8010878:	fb01 f303 	mul.w	r3, r1, r3
 801087c:	441a      	add	r2, r3
 801087e:	68fb      	ldr	r3, [r7, #12]
 8010880:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010882:	68fb      	ldr	r3, [r7, #12]
 8010884:	2200      	movs	r2, #0
 8010886:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010888:	68fb      	ldr	r3, [r7, #12]
 801088a:	681a      	ldr	r2, [r3, #0]
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	681a      	ldr	r2, [r3, #0]
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010898:	3b01      	subs	r3, #1
 801089a:	68f9      	ldr	r1, [r7, #12]
 801089c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801089e:	fb01 f303 	mul.w	r3, r1, r3
 80108a2:	441a      	add	r2, r3
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	22ff      	movs	r2, #255	@ 0xff
 80108ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	22ff      	movs	r2, #255	@ 0xff
 80108b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80108b8:	683b      	ldr	r3, [r7, #0]
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d114      	bne.n	80108e8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	691b      	ldr	r3, [r3, #16]
 80108c2:	2b00      	cmp	r3, #0
 80108c4:	d01a      	beq.n	80108fc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80108c6:	68fb      	ldr	r3, [r7, #12]
 80108c8:	3310      	adds	r3, #16
 80108ca:	4618      	mov	r0, r3
 80108cc:	f001 f9ac 	bl	8011c28 <xTaskRemoveFromEventList>
 80108d0:	4603      	mov	r3, r0
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d012      	beq.n	80108fc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80108d6:	4b0d      	ldr	r3, [pc, #52]	@ (801090c <xQueueGenericReset+0xd0>)
 80108d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80108dc:	601a      	str	r2, [r3, #0]
 80108de:	f3bf 8f4f 	dsb	sy
 80108e2:	f3bf 8f6f 	isb	sy
 80108e6:	e009      	b.n	80108fc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	3310      	adds	r3, #16
 80108ec:	4618      	mov	r0, r3
 80108ee:	f7ff fca1 	bl	8010234 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80108f2:	68fb      	ldr	r3, [r7, #12]
 80108f4:	3324      	adds	r3, #36	@ 0x24
 80108f6:	4618      	mov	r0, r3
 80108f8:	f7ff fc9c 	bl	8010234 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80108fc:	f7ff feae 	bl	801065c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8010900:	2301      	movs	r3, #1
}
 8010902:	4618      	mov	r0, r3
 8010904:	3710      	adds	r7, #16
 8010906:	46bd      	mov	sp, r7
 8010908:	bd80      	pop	{r7, pc}
 801090a:	bf00      	nop
 801090c:	e000ed04 	.word	0xe000ed04

08010910 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010910:	b580      	push	{r7, lr}
 8010912:	b08e      	sub	sp, #56	@ 0x38
 8010914:	af02      	add	r7, sp, #8
 8010916:	60f8      	str	r0, [r7, #12]
 8010918:	60b9      	str	r1, [r7, #8]
 801091a:	607a      	str	r2, [r7, #4]
 801091c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801091e:	68fb      	ldr	r3, [r7, #12]
 8010920:	2b00      	cmp	r3, #0
 8010922:	d10b      	bne.n	801093c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8010924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010928:	f383 8811 	msr	BASEPRI, r3
 801092c:	f3bf 8f6f 	isb	sy
 8010930:	f3bf 8f4f 	dsb	sy
 8010934:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010936:	bf00      	nop
 8010938:	bf00      	nop
 801093a:	e7fd      	b.n	8010938 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801093c:	683b      	ldr	r3, [r7, #0]
 801093e:	2b00      	cmp	r3, #0
 8010940:	d10b      	bne.n	801095a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8010942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010946:	f383 8811 	msr	BASEPRI, r3
 801094a:	f3bf 8f6f 	isb	sy
 801094e:	f3bf 8f4f 	dsb	sy
 8010952:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010954:	bf00      	nop
 8010956:	bf00      	nop
 8010958:	e7fd      	b.n	8010956 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	2b00      	cmp	r3, #0
 801095e:	d002      	beq.n	8010966 <xQueueGenericCreateStatic+0x56>
 8010960:	68bb      	ldr	r3, [r7, #8]
 8010962:	2b00      	cmp	r3, #0
 8010964:	d001      	beq.n	801096a <xQueueGenericCreateStatic+0x5a>
 8010966:	2301      	movs	r3, #1
 8010968:	e000      	b.n	801096c <xQueueGenericCreateStatic+0x5c>
 801096a:	2300      	movs	r3, #0
 801096c:	2b00      	cmp	r3, #0
 801096e:	d10b      	bne.n	8010988 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8010970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010974:	f383 8811 	msr	BASEPRI, r3
 8010978:	f3bf 8f6f 	isb	sy
 801097c:	f3bf 8f4f 	dsb	sy
 8010980:	623b      	str	r3, [r7, #32]
}
 8010982:	bf00      	nop
 8010984:	bf00      	nop
 8010986:	e7fd      	b.n	8010984 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	2b00      	cmp	r3, #0
 801098c:	d102      	bne.n	8010994 <xQueueGenericCreateStatic+0x84>
 801098e:	68bb      	ldr	r3, [r7, #8]
 8010990:	2b00      	cmp	r3, #0
 8010992:	d101      	bne.n	8010998 <xQueueGenericCreateStatic+0x88>
 8010994:	2301      	movs	r3, #1
 8010996:	e000      	b.n	801099a <xQueueGenericCreateStatic+0x8a>
 8010998:	2300      	movs	r3, #0
 801099a:	2b00      	cmp	r3, #0
 801099c:	d10b      	bne.n	80109b6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 801099e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109a2:	f383 8811 	msr	BASEPRI, r3
 80109a6:	f3bf 8f6f 	isb	sy
 80109aa:	f3bf 8f4f 	dsb	sy
 80109ae:	61fb      	str	r3, [r7, #28]
}
 80109b0:	bf00      	nop
 80109b2:	bf00      	nop
 80109b4:	e7fd      	b.n	80109b2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80109b6:	2350      	movs	r3, #80	@ 0x50
 80109b8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80109ba:	697b      	ldr	r3, [r7, #20]
 80109bc:	2b50      	cmp	r3, #80	@ 0x50
 80109be:	d00b      	beq.n	80109d8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80109c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109c4:	f383 8811 	msr	BASEPRI, r3
 80109c8:	f3bf 8f6f 	isb	sy
 80109cc:	f3bf 8f4f 	dsb	sy
 80109d0:	61bb      	str	r3, [r7, #24]
}
 80109d2:	bf00      	nop
 80109d4:	bf00      	nop
 80109d6:	e7fd      	b.n	80109d4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80109d8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80109da:	683b      	ldr	r3, [r7, #0]
 80109dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80109de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d00d      	beq.n	8010a00 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80109e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109e6:	2201      	movs	r2, #1
 80109e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80109ec:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80109f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109f2:	9300      	str	r3, [sp, #0]
 80109f4:	4613      	mov	r3, r2
 80109f6:	687a      	ldr	r2, [r7, #4]
 80109f8:	68b9      	ldr	r1, [r7, #8]
 80109fa:	68f8      	ldr	r0, [r7, #12]
 80109fc:	f000 f805 	bl	8010a0a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8010a02:	4618      	mov	r0, r3
 8010a04:	3730      	adds	r7, #48	@ 0x30
 8010a06:	46bd      	mov	sp, r7
 8010a08:	bd80      	pop	{r7, pc}

08010a0a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010a0a:	b580      	push	{r7, lr}
 8010a0c:	b084      	sub	sp, #16
 8010a0e:	af00      	add	r7, sp, #0
 8010a10:	60f8      	str	r0, [r7, #12]
 8010a12:	60b9      	str	r1, [r7, #8]
 8010a14:	607a      	str	r2, [r7, #4]
 8010a16:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8010a18:	68bb      	ldr	r3, [r7, #8]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d103      	bne.n	8010a26 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010a1e:	69bb      	ldr	r3, [r7, #24]
 8010a20:	69ba      	ldr	r2, [r7, #24]
 8010a22:	601a      	str	r2, [r3, #0]
 8010a24:	e002      	b.n	8010a2c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010a26:	69bb      	ldr	r3, [r7, #24]
 8010a28:	687a      	ldr	r2, [r7, #4]
 8010a2a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010a2c:	69bb      	ldr	r3, [r7, #24]
 8010a2e:	68fa      	ldr	r2, [r7, #12]
 8010a30:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010a32:	69bb      	ldr	r3, [r7, #24]
 8010a34:	68ba      	ldr	r2, [r7, #8]
 8010a36:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010a38:	2101      	movs	r1, #1
 8010a3a:	69b8      	ldr	r0, [r7, #24]
 8010a3c:	f7ff fefe 	bl	801083c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8010a40:	69bb      	ldr	r3, [r7, #24]
 8010a42:	78fa      	ldrb	r2, [r7, #3]
 8010a44:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010a48:	bf00      	nop
 8010a4a:	3710      	adds	r7, #16
 8010a4c:	46bd      	mov	sp, r7
 8010a4e:	bd80      	pop	{r7, pc}

08010a50 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010a50:	b580      	push	{r7, lr}
 8010a52:	b08e      	sub	sp, #56	@ 0x38
 8010a54:	af00      	add	r7, sp, #0
 8010a56:	60f8      	str	r0, [r7, #12]
 8010a58:	60b9      	str	r1, [r7, #8]
 8010a5a:	607a      	str	r2, [r7, #4]
 8010a5c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010a5e:	2300      	movs	r3, #0
 8010a60:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010a62:	68fb      	ldr	r3, [r7, #12]
 8010a64:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8010a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d10b      	bne.n	8010a84 <xQueueGenericSend+0x34>
	__asm volatile
 8010a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a70:	f383 8811 	msr	BASEPRI, r3
 8010a74:	f3bf 8f6f 	isb	sy
 8010a78:	f3bf 8f4f 	dsb	sy
 8010a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010a7e:	bf00      	nop
 8010a80:	bf00      	nop
 8010a82:	e7fd      	b.n	8010a80 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010a84:	68bb      	ldr	r3, [r7, #8]
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d103      	bne.n	8010a92 <xQueueGenericSend+0x42>
 8010a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	d101      	bne.n	8010a96 <xQueueGenericSend+0x46>
 8010a92:	2301      	movs	r3, #1
 8010a94:	e000      	b.n	8010a98 <xQueueGenericSend+0x48>
 8010a96:	2300      	movs	r3, #0
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	d10b      	bne.n	8010ab4 <xQueueGenericSend+0x64>
	__asm volatile
 8010a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010aa0:	f383 8811 	msr	BASEPRI, r3
 8010aa4:	f3bf 8f6f 	isb	sy
 8010aa8:	f3bf 8f4f 	dsb	sy
 8010aac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010aae:	bf00      	nop
 8010ab0:	bf00      	nop
 8010ab2:	e7fd      	b.n	8010ab0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010ab4:	683b      	ldr	r3, [r7, #0]
 8010ab6:	2b02      	cmp	r3, #2
 8010ab8:	d103      	bne.n	8010ac2 <xQueueGenericSend+0x72>
 8010aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010abc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010abe:	2b01      	cmp	r3, #1
 8010ac0:	d101      	bne.n	8010ac6 <xQueueGenericSend+0x76>
 8010ac2:	2301      	movs	r3, #1
 8010ac4:	e000      	b.n	8010ac8 <xQueueGenericSend+0x78>
 8010ac6:	2300      	movs	r3, #0
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d10b      	bne.n	8010ae4 <xQueueGenericSend+0x94>
	__asm volatile
 8010acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ad0:	f383 8811 	msr	BASEPRI, r3
 8010ad4:	f3bf 8f6f 	isb	sy
 8010ad8:	f3bf 8f4f 	dsb	sy
 8010adc:	623b      	str	r3, [r7, #32]
}
 8010ade:	bf00      	nop
 8010ae0:	bf00      	nop
 8010ae2:	e7fd      	b.n	8010ae0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010ae4:	f001 fa60 	bl	8011fa8 <xTaskGetSchedulerState>
 8010ae8:	4603      	mov	r3, r0
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d102      	bne.n	8010af4 <xQueueGenericSend+0xa4>
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d101      	bne.n	8010af8 <xQueueGenericSend+0xa8>
 8010af4:	2301      	movs	r3, #1
 8010af6:	e000      	b.n	8010afa <xQueueGenericSend+0xaa>
 8010af8:	2300      	movs	r3, #0
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d10b      	bne.n	8010b16 <xQueueGenericSend+0xc6>
	__asm volatile
 8010afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b02:	f383 8811 	msr	BASEPRI, r3
 8010b06:	f3bf 8f6f 	isb	sy
 8010b0a:	f3bf 8f4f 	dsb	sy
 8010b0e:	61fb      	str	r3, [r7, #28]
}
 8010b10:	bf00      	nop
 8010b12:	bf00      	nop
 8010b14:	e7fd      	b.n	8010b12 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010b16:	f7ff fd6f 	bl	80105f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010b22:	429a      	cmp	r2, r3
 8010b24:	d302      	bcc.n	8010b2c <xQueueGenericSend+0xdc>
 8010b26:	683b      	ldr	r3, [r7, #0]
 8010b28:	2b02      	cmp	r3, #2
 8010b2a:	d129      	bne.n	8010b80 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010b2c:	683a      	ldr	r2, [r7, #0]
 8010b2e:	68b9      	ldr	r1, [r7, #8]
 8010b30:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010b32:	f000 fa0f 	bl	8010f54 <prvCopyDataToQueue>
 8010b36:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d010      	beq.n	8010b62 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b42:	3324      	adds	r3, #36	@ 0x24
 8010b44:	4618      	mov	r0, r3
 8010b46:	f001 f86f 	bl	8011c28 <xTaskRemoveFromEventList>
 8010b4a:	4603      	mov	r3, r0
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d013      	beq.n	8010b78 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010b50:	4b3f      	ldr	r3, [pc, #252]	@ (8010c50 <xQueueGenericSend+0x200>)
 8010b52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010b56:	601a      	str	r2, [r3, #0]
 8010b58:	f3bf 8f4f 	dsb	sy
 8010b5c:	f3bf 8f6f 	isb	sy
 8010b60:	e00a      	b.n	8010b78 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8010b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d007      	beq.n	8010b78 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010b68:	4b39      	ldr	r3, [pc, #228]	@ (8010c50 <xQueueGenericSend+0x200>)
 8010b6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010b6e:	601a      	str	r2, [r3, #0]
 8010b70:	f3bf 8f4f 	dsb	sy
 8010b74:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010b78:	f7ff fd70 	bl	801065c <vPortExitCritical>
				return pdPASS;
 8010b7c:	2301      	movs	r3, #1
 8010b7e:	e063      	b.n	8010c48 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d103      	bne.n	8010b8e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010b86:	f7ff fd69 	bl	801065c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8010b8a:	2300      	movs	r3, #0
 8010b8c:	e05c      	b.n	8010c48 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010b8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d106      	bne.n	8010ba2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010b94:	f107 0314 	add.w	r3, r7, #20
 8010b98:	4618      	mov	r0, r3
 8010b9a:	f001 f8a9 	bl	8011cf0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010b9e:	2301      	movs	r3, #1
 8010ba0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010ba2:	f7ff fd5b 	bl	801065c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010ba6:	f000 fe07 	bl	80117b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010baa:	f7ff fd25 	bl	80105f8 <vPortEnterCritical>
 8010bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bb0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010bb4:	b25b      	sxtb	r3, r3
 8010bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010bba:	d103      	bne.n	8010bc4 <xQueueGenericSend+0x174>
 8010bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bbe:	2200      	movs	r2, #0
 8010bc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bc6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010bca:	b25b      	sxtb	r3, r3
 8010bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010bd0:	d103      	bne.n	8010bda <xQueueGenericSend+0x18a>
 8010bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bd4:	2200      	movs	r2, #0
 8010bd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010bda:	f7ff fd3f 	bl	801065c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010bde:	1d3a      	adds	r2, r7, #4
 8010be0:	f107 0314 	add.w	r3, r7, #20
 8010be4:	4611      	mov	r1, r2
 8010be6:	4618      	mov	r0, r3
 8010be8:	f001 f898 	bl	8011d1c <xTaskCheckForTimeOut>
 8010bec:	4603      	mov	r3, r0
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d124      	bne.n	8010c3c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010bf2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010bf4:	f000 faa6 	bl	8011144 <prvIsQueueFull>
 8010bf8:	4603      	mov	r3, r0
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d018      	beq.n	8010c30 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c00:	3310      	adds	r3, #16
 8010c02:	687a      	ldr	r2, [r7, #4]
 8010c04:	4611      	mov	r1, r2
 8010c06:	4618      	mov	r0, r3
 8010c08:	f000 ffbc 	bl	8011b84 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8010c0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010c0e:	f000 fa31 	bl	8011074 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8010c12:	f000 fddf 	bl	80117d4 <xTaskResumeAll>
 8010c16:	4603      	mov	r3, r0
 8010c18:	2b00      	cmp	r3, #0
 8010c1a:	f47f af7c 	bne.w	8010b16 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8010c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8010c50 <xQueueGenericSend+0x200>)
 8010c20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010c24:	601a      	str	r2, [r3, #0]
 8010c26:	f3bf 8f4f 	dsb	sy
 8010c2a:	f3bf 8f6f 	isb	sy
 8010c2e:	e772      	b.n	8010b16 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010c30:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010c32:	f000 fa1f 	bl	8011074 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010c36:	f000 fdcd 	bl	80117d4 <xTaskResumeAll>
 8010c3a:	e76c      	b.n	8010b16 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8010c3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010c3e:	f000 fa19 	bl	8011074 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010c42:	f000 fdc7 	bl	80117d4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8010c46:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010c48:	4618      	mov	r0, r3
 8010c4a:	3738      	adds	r7, #56	@ 0x38
 8010c4c:	46bd      	mov	sp, r7
 8010c4e:	bd80      	pop	{r7, pc}
 8010c50:	e000ed04 	.word	0xe000ed04

08010c54 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8010c54:	b580      	push	{r7, lr}
 8010c56:	b090      	sub	sp, #64	@ 0x40
 8010c58:	af00      	add	r7, sp, #0
 8010c5a:	60f8      	str	r0, [r7, #12]
 8010c5c:	60b9      	str	r1, [r7, #8]
 8010c5e:	607a      	str	r2, [r7, #4]
 8010c60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8010c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d10b      	bne.n	8010c84 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8010c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c70:	f383 8811 	msr	BASEPRI, r3
 8010c74:	f3bf 8f6f 	isb	sy
 8010c78:	f3bf 8f4f 	dsb	sy
 8010c7c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010c7e:	bf00      	nop
 8010c80:	bf00      	nop
 8010c82:	e7fd      	b.n	8010c80 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010c84:	68bb      	ldr	r3, [r7, #8]
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	d103      	bne.n	8010c92 <xQueueGenericSendFromISR+0x3e>
 8010c8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	d101      	bne.n	8010c96 <xQueueGenericSendFromISR+0x42>
 8010c92:	2301      	movs	r3, #1
 8010c94:	e000      	b.n	8010c98 <xQueueGenericSendFromISR+0x44>
 8010c96:	2300      	movs	r3, #0
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d10b      	bne.n	8010cb4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8010c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ca0:	f383 8811 	msr	BASEPRI, r3
 8010ca4:	f3bf 8f6f 	isb	sy
 8010ca8:	f3bf 8f4f 	dsb	sy
 8010cac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010cae:	bf00      	nop
 8010cb0:	bf00      	nop
 8010cb2:	e7fd      	b.n	8010cb0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010cb4:	683b      	ldr	r3, [r7, #0]
 8010cb6:	2b02      	cmp	r3, #2
 8010cb8:	d103      	bne.n	8010cc2 <xQueueGenericSendFromISR+0x6e>
 8010cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010cbe:	2b01      	cmp	r3, #1
 8010cc0:	d101      	bne.n	8010cc6 <xQueueGenericSendFromISR+0x72>
 8010cc2:	2301      	movs	r3, #1
 8010cc4:	e000      	b.n	8010cc8 <xQueueGenericSendFromISR+0x74>
 8010cc6:	2300      	movs	r3, #0
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	d10b      	bne.n	8010ce4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8010ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cd0:	f383 8811 	msr	BASEPRI, r3
 8010cd4:	f3bf 8f6f 	isb	sy
 8010cd8:	f3bf 8f4f 	dsb	sy
 8010cdc:	623b      	str	r3, [r7, #32]
}
 8010cde:	bf00      	nop
 8010ce0:	bf00      	nop
 8010ce2:	e7fd      	b.n	8010ce0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010ce4:	f7ff fd68 	bl	80107b8 <vPortValidateInterruptPriority>
	__asm volatile
 8010ce8:	f3ef 8211 	mrs	r2, BASEPRI
 8010cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cf0:	f383 8811 	msr	BASEPRI, r3
 8010cf4:	f3bf 8f6f 	isb	sy
 8010cf8:	f3bf 8f4f 	dsb	sy
 8010cfc:	61fa      	str	r2, [r7, #28]
 8010cfe:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8010d00:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010d02:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010d08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010d0c:	429a      	cmp	r2, r3
 8010d0e:	d302      	bcc.n	8010d16 <xQueueGenericSendFromISR+0xc2>
 8010d10:	683b      	ldr	r3, [r7, #0]
 8010d12:	2b02      	cmp	r3, #2
 8010d14:	d12f      	bne.n	8010d76 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d18:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010d1c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010d26:	683a      	ldr	r2, [r7, #0]
 8010d28:	68b9      	ldr	r1, [r7, #8]
 8010d2a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010d2c:	f000 f912 	bl	8010f54 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010d30:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8010d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d38:	d112      	bne.n	8010d60 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d016      	beq.n	8010d70 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d44:	3324      	adds	r3, #36	@ 0x24
 8010d46:	4618      	mov	r0, r3
 8010d48:	f000 ff6e 	bl	8011c28 <xTaskRemoveFromEventList>
 8010d4c:	4603      	mov	r3, r0
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	d00e      	beq.n	8010d70 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d00b      	beq.n	8010d70 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	2201      	movs	r2, #1
 8010d5c:	601a      	str	r2, [r3, #0]
 8010d5e:	e007      	b.n	8010d70 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010d60:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010d64:	3301      	adds	r3, #1
 8010d66:	b2db      	uxtb	r3, r3
 8010d68:	b25a      	sxtb	r2, r3
 8010d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010d70:	2301      	movs	r3, #1
 8010d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8010d74:	e001      	b.n	8010d7a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010d76:	2300      	movs	r3, #0
 8010d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d7c:	617b      	str	r3, [r7, #20]
	__asm volatile
 8010d7e:	697b      	ldr	r3, [r7, #20]
 8010d80:	f383 8811 	msr	BASEPRI, r3
}
 8010d84:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010d86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8010d88:	4618      	mov	r0, r3
 8010d8a:	3740      	adds	r7, #64	@ 0x40
 8010d8c:	46bd      	mov	sp, r7
 8010d8e:	bd80      	pop	{r7, pc}

08010d90 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010d90:	b580      	push	{r7, lr}
 8010d92:	b08c      	sub	sp, #48	@ 0x30
 8010d94:	af00      	add	r7, sp, #0
 8010d96:	60f8      	str	r0, [r7, #12]
 8010d98:	60b9      	str	r1, [r7, #8]
 8010d9a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010d9c:	2300      	movs	r3, #0
 8010d9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010da0:	68fb      	ldr	r3, [r7, #12]
 8010da2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d10b      	bne.n	8010dc2 <xQueueReceive+0x32>
	__asm volatile
 8010daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dae:	f383 8811 	msr	BASEPRI, r3
 8010db2:	f3bf 8f6f 	isb	sy
 8010db6:	f3bf 8f4f 	dsb	sy
 8010dba:	623b      	str	r3, [r7, #32]
}
 8010dbc:	bf00      	nop
 8010dbe:	bf00      	nop
 8010dc0:	e7fd      	b.n	8010dbe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010dc2:	68bb      	ldr	r3, [r7, #8]
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	d103      	bne.n	8010dd0 <xQueueReceive+0x40>
 8010dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d101      	bne.n	8010dd4 <xQueueReceive+0x44>
 8010dd0:	2301      	movs	r3, #1
 8010dd2:	e000      	b.n	8010dd6 <xQueueReceive+0x46>
 8010dd4:	2300      	movs	r3, #0
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d10b      	bne.n	8010df2 <xQueueReceive+0x62>
	__asm volatile
 8010dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dde:	f383 8811 	msr	BASEPRI, r3
 8010de2:	f3bf 8f6f 	isb	sy
 8010de6:	f3bf 8f4f 	dsb	sy
 8010dea:	61fb      	str	r3, [r7, #28]
}
 8010dec:	bf00      	nop
 8010dee:	bf00      	nop
 8010df0:	e7fd      	b.n	8010dee <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010df2:	f001 f8d9 	bl	8011fa8 <xTaskGetSchedulerState>
 8010df6:	4603      	mov	r3, r0
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d102      	bne.n	8010e02 <xQueueReceive+0x72>
 8010dfc:	687b      	ldr	r3, [r7, #4]
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d101      	bne.n	8010e06 <xQueueReceive+0x76>
 8010e02:	2301      	movs	r3, #1
 8010e04:	e000      	b.n	8010e08 <xQueueReceive+0x78>
 8010e06:	2300      	movs	r3, #0
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d10b      	bne.n	8010e24 <xQueueReceive+0x94>
	__asm volatile
 8010e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e10:	f383 8811 	msr	BASEPRI, r3
 8010e14:	f3bf 8f6f 	isb	sy
 8010e18:	f3bf 8f4f 	dsb	sy
 8010e1c:	61bb      	str	r3, [r7, #24]
}
 8010e1e:	bf00      	nop
 8010e20:	bf00      	nop
 8010e22:	e7fd      	b.n	8010e20 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010e24:	f7ff fbe8 	bl	80105f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e2c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	d01f      	beq.n	8010e74 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010e34:	68b9      	ldr	r1, [r7, #8]
 8010e36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010e38:	f000 f8f6 	bl	8011028 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e3e:	1e5a      	subs	r2, r3, #1
 8010e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e42:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e46:	691b      	ldr	r3, [r3, #16]
 8010e48:	2b00      	cmp	r3, #0
 8010e4a:	d00f      	beq.n	8010e6c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e4e:	3310      	adds	r3, #16
 8010e50:	4618      	mov	r0, r3
 8010e52:	f000 fee9 	bl	8011c28 <xTaskRemoveFromEventList>
 8010e56:	4603      	mov	r3, r0
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d007      	beq.n	8010e6c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010e5c:	4b3c      	ldr	r3, [pc, #240]	@ (8010f50 <xQueueReceive+0x1c0>)
 8010e5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010e62:	601a      	str	r2, [r3, #0]
 8010e64:	f3bf 8f4f 	dsb	sy
 8010e68:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010e6c:	f7ff fbf6 	bl	801065c <vPortExitCritical>
				return pdPASS;
 8010e70:	2301      	movs	r3, #1
 8010e72:	e069      	b.n	8010f48 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d103      	bne.n	8010e82 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010e7a:	f7ff fbef 	bl	801065c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010e7e:	2300      	movs	r3, #0
 8010e80:	e062      	b.n	8010f48 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	d106      	bne.n	8010e96 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010e88:	f107 0310 	add.w	r3, r7, #16
 8010e8c:	4618      	mov	r0, r3
 8010e8e:	f000 ff2f 	bl	8011cf0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010e92:	2301      	movs	r3, #1
 8010e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010e96:	f7ff fbe1 	bl	801065c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010e9a:	f000 fc8d 	bl	80117b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010e9e:	f7ff fbab 	bl	80105f8 <vPortEnterCritical>
 8010ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ea4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010ea8:	b25b      	sxtb	r3, r3
 8010eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010eae:	d103      	bne.n	8010eb8 <xQueueReceive+0x128>
 8010eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010eb2:	2200      	movs	r2, #0
 8010eb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010eba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010ebe:	b25b      	sxtb	r3, r3
 8010ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ec4:	d103      	bne.n	8010ece <xQueueReceive+0x13e>
 8010ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ec8:	2200      	movs	r2, #0
 8010eca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010ece:	f7ff fbc5 	bl	801065c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010ed2:	1d3a      	adds	r2, r7, #4
 8010ed4:	f107 0310 	add.w	r3, r7, #16
 8010ed8:	4611      	mov	r1, r2
 8010eda:	4618      	mov	r0, r3
 8010edc:	f000 ff1e 	bl	8011d1c <xTaskCheckForTimeOut>
 8010ee0:	4603      	mov	r3, r0
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	d123      	bne.n	8010f2e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010ee6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010ee8:	f000 f916 	bl	8011118 <prvIsQueueEmpty>
 8010eec:	4603      	mov	r3, r0
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	d017      	beq.n	8010f22 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ef4:	3324      	adds	r3, #36	@ 0x24
 8010ef6:	687a      	ldr	r2, [r7, #4]
 8010ef8:	4611      	mov	r1, r2
 8010efa:	4618      	mov	r0, r3
 8010efc:	f000 fe42 	bl	8011b84 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010f00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f02:	f000 f8b7 	bl	8011074 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010f06:	f000 fc65 	bl	80117d4 <xTaskResumeAll>
 8010f0a:	4603      	mov	r3, r0
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d189      	bne.n	8010e24 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8010f10:	4b0f      	ldr	r3, [pc, #60]	@ (8010f50 <xQueueReceive+0x1c0>)
 8010f12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010f16:	601a      	str	r2, [r3, #0]
 8010f18:	f3bf 8f4f 	dsb	sy
 8010f1c:	f3bf 8f6f 	isb	sy
 8010f20:	e780      	b.n	8010e24 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010f22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f24:	f000 f8a6 	bl	8011074 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010f28:	f000 fc54 	bl	80117d4 <xTaskResumeAll>
 8010f2c:	e77a      	b.n	8010e24 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010f2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f30:	f000 f8a0 	bl	8011074 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010f34:	f000 fc4e 	bl	80117d4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010f38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f3a:	f000 f8ed 	bl	8011118 <prvIsQueueEmpty>
 8010f3e:	4603      	mov	r3, r0
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	f43f af6f 	beq.w	8010e24 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010f46:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010f48:	4618      	mov	r0, r3
 8010f4a:	3730      	adds	r7, #48	@ 0x30
 8010f4c:	46bd      	mov	sp, r7
 8010f4e:	bd80      	pop	{r7, pc}
 8010f50:	e000ed04 	.word	0xe000ed04

08010f54 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010f54:	b580      	push	{r7, lr}
 8010f56:	b086      	sub	sp, #24
 8010f58:	af00      	add	r7, sp, #0
 8010f5a:	60f8      	str	r0, [r7, #12]
 8010f5c:	60b9      	str	r1, [r7, #8]
 8010f5e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010f60:	2300      	movs	r3, #0
 8010f62:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010f68:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010f6a:	68fb      	ldr	r3, [r7, #12]
 8010f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d10d      	bne.n	8010f8e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	681b      	ldr	r3, [r3, #0]
 8010f76:	2b00      	cmp	r3, #0
 8010f78:	d14d      	bne.n	8011016 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010f7a:	68fb      	ldr	r3, [r7, #12]
 8010f7c:	689b      	ldr	r3, [r3, #8]
 8010f7e:	4618      	mov	r0, r3
 8010f80:	f001 f830 	bl	8011fe4 <xTaskPriorityDisinherit>
 8010f84:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010f86:	68fb      	ldr	r3, [r7, #12]
 8010f88:	2200      	movs	r2, #0
 8010f8a:	609a      	str	r2, [r3, #8]
 8010f8c:	e043      	b.n	8011016 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d119      	bne.n	8010fc8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010f94:	68fb      	ldr	r3, [r7, #12]
 8010f96:	6858      	ldr	r0, [r3, #4]
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f9c:	461a      	mov	r2, r3
 8010f9e:	68b9      	ldr	r1, [r7, #8]
 8010fa0:	f001 fcca 	bl	8012938 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010fa4:	68fb      	ldr	r3, [r7, #12]
 8010fa6:	685a      	ldr	r2, [r3, #4]
 8010fa8:	68fb      	ldr	r3, [r7, #12]
 8010faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010fac:	441a      	add	r2, r3
 8010fae:	68fb      	ldr	r3, [r7, #12]
 8010fb0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010fb2:	68fb      	ldr	r3, [r7, #12]
 8010fb4:	685a      	ldr	r2, [r3, #4]
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	689b      	ldr	r3, [r3, #8]
 8010fba:	429a      	cmp	r2, r3
 8010fbc:	d32b      	bcc.n	8011016 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010fbe:	68fb      	ldr	r3, [r7, #12]
 8010fc0:	681a      	ldr	r2, [r3, #0]
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	605a      	str	r2, [r3, #4]
 8010fc6:	e026      	b.n	8011016 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010fc8:	68fb      	ldr	r3, [r7, #12]
 8010fca:	68d8      	ldr	r0, [r3, #12]
 8010fcc:	68fb      	ldr	r3, [r7, #12]
 8010fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010fd0:	461a      	mov	r2, r3
 8010fd2:	68b9      	ldr	r1, [r7, #8]
 8010fd4:	f001 fcb0 	bl	8012938 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010fd8:	68fb      	ldr	r3, [r7, #12]
 8010fda:	68da      	ldr	r2, [r3, #12]
 8010fdc:	68fb      	ldr	r3, [r7, #12]
 8010fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010fe0:	425b      	negs	r3, r3
 8010fe2:	441a      	add	r2, r3
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010fe8:	68fb      	ldr	r3, [r7, #12]
 8010fea:	68da      	ldr	r2, [r3, #12]
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	429a      	cmp	r2, r3
 8010ff2:	d207      	bcs.n	8011004 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	689a      	ldr	r2, [r3, #8]
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ffc:	425b      	negs	r3, r3
 8010ffe:	441a      	add	r2, r3
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	2b02      	cmp	r3, #2
 8011008:	d105      	bne.n	8011016 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801100a:	693b      	ldr	r3, [r7, #16]
 801100c:	2b00      	cmp	r3, #0
 801100e:	d002      	beq.n	8011016 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011010:	693b      	ldr	r3, [r7, #16]
 8011012:	3b01      	subs	r3, #1
 8011014:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011016:	693b      	ldr	r3, [r7, #16]
 8011018:	1c5a      	adds	r2, r3, #1
 801101a:	68fb      	ldr	r3, [r7, #12]
 801101c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801101e:	697b      	ldr	r3, [r7, #20]
}
 8011020:	4618      	mov	r0, r3
 8011022:	3718      	adds	r7, #24
 8011024:	46bd      	mov	sp, r7
 8011026:	bd80      	pop	{r7, pc}

08011028 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011028:	b580      	push	{r7, lr}
 801102a:	b082      	sub	sp, #8
 801102c:	af00      	add	r7, sp, #0
 801102e:	6078      	str	r0, [r7, #4]
 8011030:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011036:	2b00      	cmp	r3, #0
 8011038:	d018      	beq.n	801106c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	68da      	ldr	r2, [r3, #12]
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011042:	441a      	add	r2, r3
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	68da      	ldr	r2, [r3, #12]
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	689b      	ldr	r3, [r3, #8]
 8011050:	429a      	cmp	r2, r3
 8011052:	d303      	bcc.n	801105c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	681a      	ldr	r2, [r3, #0]
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	68d9      	ldr	r1, [r3, #12]
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011064:	461a      	mov	r2, r3
 8011066:	6838      	ldr	r0, [r7, #0]
 8011068:	f001 fc66 	bl	8012938 <memcpy>
	}
}
 801106c:	bf00      	nop
 801106e:	3708      	adds	r7, #8
 8011070:	46bd      	mov	sp, r7
 8011072:	bd80      	pop	{r7, pc}

08011074 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011074:	b580      	push	{r7, lr}
 8011076:	b084      	sub	sp, #16
 8011078:	af00      	add	r7, sp, #0
 801107a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801107c:	f7ff fabc 	bl	80105f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011086:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011088:	e011      	b.n	80110ae <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801108e:	2b00      	cmp	r3, #0
 8011090:	d012      	beq.n	80110b8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011092:	687b      	ldr	r3, [r7, #4]
 8011094:	3324      	adds	r3, #36	@ 0x24
 8011096:	4618      	mov	r0, r3
 8011098:	f000 fdc6 	bl	8011c28 <xTaskRemoveFromEventList>
 801109c:	4603      	mov	r3, r0
 801109e:	2b00      	cmp	r3, #0
 80110a0:	d001      	beq.n	80110a6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80110a2:	f000 fe9f 	bl	8011de4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80110a6:	7bfb      	ldrb	r3, [r7, #15]
 80110a8:	3b01      	subs	r3, #1
 80110aa:	b2db      	uxtb	r3, r3
 80110ac:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80110ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	dce9      	bgt.n	801108a <prvUnlockQueue+0x16>
 80110b6:	e000      	b.n	80110ba <prvUnlockQueue+0x46>
					break;
 80110b8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	22ff      	movs	r2, #255	@ 0xff
 80110be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80110c2:	f7ff facb 	bl	801065c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80110c6:	f7ff fa97 	bl	80105f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80110d0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80110d2:	e011      	b.n	80110f8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	691b      	ldr	r3, [r3, #16]
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d012      	beq.n	8011102 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	3310      	adds	r3, #16
 80110e0:	4618      	mov	r0, r3
 80110e2:	f000 fda1 	bl	8011c28 <xTaskRemoveFromEventList>
 80110e6:	4603      	mov	r3, r0
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d001      	beq.n	80110f0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80110ec:	f000 fe7a 	bl	8011de4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80110f0:	7bbb      	ldrb	r3, [r7, #14]
 80110f2:	3b01      	subs	r3, #1
 80110f4:	b2db      	uxtb	r3, r3
 80110f6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80110f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	dce9      	bgt.n	80110d4 <prvUnlockQueue+0x60>
 8011100:	e000      	b.n	8011104 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011102:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	22ff      	movs	r2, #255	@ 0xff
 8011108:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 801110c:	f7ff faa6 	bl	801065c <vPortExitCritical>
}
 8011110:	bf00      	nop
 8011112:	3710      	adds	r7, #16
 8011114:	46bd      	mov	sp, r7
 8011116:	bd80      	pop	{r7, pc}

08011118 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011118:	b580      	push	{r7, lr}
 801111a:	b084      	sub	sp, #16
 801111c:	af00      	add	r7, sp, #0
 801111e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011120:	f7ff fa6a 	bl	80105f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011128:	2b00      	cmp	r3, #0
 801112a:	d102      	bne.n	8011132 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801112c:	2301      	movs	r3, #1
 801112e:	60fb      	str	r3, [r7, #12]
 8011130:	e001      	b.n	8011136 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011132:	2300      	movs	r3, #0
 8011134:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011136:	f7ff fa91 	bl	801065c <vPortExitCritical>

	return xReturn;
 801113a:	68fb      	ldr	r3, [r7, #12]
}
 801113c:	4618      	mov	r0, r3
 801113e:	3710      	adds	r7, #16
 8011140:	46bd      	mov	sp, r7
 8011142:	bd80      	pop	{r7, pc}

08011144 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011144:	b580      	push	{r7, lr}
 8011146:	b084      	sub	sp, #16
 8011148:	af00      	add	r7, sp, #0
 801114a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801114c:	f7ff fa54 	bl	80105f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011158:	429a      	cmp	r2, r3
 801115a:	d102      	bne.n	8011162 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801115c:	2301      	movs	r3, #1
 801115e:	60fb      	str	r3, [r7, #12]
 8011160:	e001      	b.n	8011166 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011162:	2300      	movs	r3, #0
 8011164:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011166:	f7ff fa79 	bl	801065c <vPortExitCritical>

	return xReturn;
 801116a:	68fb      	ldr	r3, [r7, #12]
}
 801116c:	4618      	mov	r0, r3
 801116e:	3710      	adds	r7, #16
 8011170:	46bd      	mov	sp, r7
 8011172:	bd80      	pop	{r7, pc}

08011174 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011174:	b480      	push	{r7}
 8011176:	b085      	sub	sp, #20
 8011178:	af00      	add	r7, sp, #0
 801117a:	6078      	str	r0, [r7, #4]
 801117c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801117e:	2300      	movs	r3, #0
 8011180:	60fb      	str	r3, [r7, #12]
 8011182:	e014      	b.n	80111ae <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011184:	4a0f      	ldr	r2, [pc, #60]	@ (80111c4 <vQueueAddToRegistry+0x50>)
 8011186:	68fb      	ldr	r3, [r7, #12]
 8011188:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801118c:	2b00      	cmp	r3, #0
 801118e:	d10b      	bne.n	80111a8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011190:	490c      	ldr	r1, [pc, #48]	@ (80111c4 <vQueueAddToRegistry+0x50>)
 8011192:	68fb      	ldr	r3, [r7, #12]
 8011194:	683a      	ldr	r2, [r7, #0]
 8011196:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801119a:	4a0a      	ldr	r2, [pc, #40]	@ (80111c4 <vQueueAddToRegistry+0x50>)
 801119c:	68fb      	ldr	r3, [r7, #12]
 801119e:	00db      	lsls	r3, r3, #3
 80111a0:	4413      	add	r3, r2
 80111a2:	687a      	ldr	r2, [r7, #4]
 80111a4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80111a6:	e006      	b.n	80111b6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80111a8:	68fb      	ldr	r3, [r7, #12]
 80111aa:	3301      	adds	r3, #1
 80111ac:	60fb      	str	r3, [r7, #12]
 80111ae:	68fb      	ldr	r3, [r7, #12]
 80111b0:	2b07      	cmp	r3, #7
 80111b2:	d9e7      	bls.n	8011184 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80111b4:	bf00      	nop
 80111b6:	bf00      	nop
 80111b8:	3714      	adds	r7, #20
 80111ba:	46bd      	mov	sp, r7
 80111bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111c0:	4770      	bx	lr
 80111c2:	bf00      	nop
 80111c4:	20005cf0 	.word	0x20005cf0

080111c8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80111c8:	b580      	push	{r7, lr}
 80111ca:	b086      	sub	sp, #24
 80111cc:	af00      	add	r7, sp, #0
 80111ce:	60f8      	str	r0, [r7, #12]
 80111d0:	60b9      	str	r1, [r7, #8]
 80111d2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80111d4:	68fb      	ldr	r3, [r7, #12]
 80111d6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80111d8:	f7ff fa0e 	bl	80105f8 <vPortEnterCritical>
 80111dc:	697b      	ldr	r3, [r7, #20]
 80111de:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80111e2:	b25b      	sxtb	r3, r3
 80111e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80111e8:	d103      	bne.n	80111f2 <vQueueWaitForMessageRestricted+0x2a>
 80111ea:	697b      	ldr	r3, [r7, #20]
 80111ec:	2200      	movs	r2, #0
 80111ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80111f2:	697b      	ldr	r3, [r7, #20]
 80111f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80111f8:	b25b      	sxtb	r3, r3
 80111fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80111fe:	d103      	bne.n	8011208 <vQueueWaitForMessageRestricted+0x40>
 8011200:	697b      	ldr	r3, [r7, #20]
 8011202:	2200      	movs	r2, #0
 8011204:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011208:	f7ff fa28 	bl	801065c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 801120c:	697b      	ldr	r3, [r7, #20]
 801120e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011210:	2b00      	cmp	r3, #0
 8011212:	d106      	bne.n	8011222 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011214:	697b      	ldr	r3, [r7, #20]
 8011216:	3324      	adds	r3, #36	@ 0x24
 8011218:	687a      	ldr	r2, [r7, #4]
 801121a:	68b9      	ldr	r1, [r7, #8]
 801121c:	4618      	mov	r0, r3
 801121e:	f000 fcd7 	bl	8011bd0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011222:	6978      	ldr	r0, [r7, #20]
 8011224:	f7ff ff26 	bl	8011074 <prvUnlockQueue>
	}
 8011228:	bf00      	nop
 801122a:	3718      	adds	r7, #24
 801122c:	46bd      	mov	sp, r7
 801122e:	bd80      	pop	{r7, pc}

08011230 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011230:	b580      	push	{r7, lr}
 8011232:	b08e      	sub	sp, #56	@ 0x38
 8011234:	af04      	add	r7, sp, #16
 8011236:	60f8      	str	r0, [r7, #12]
 8011238:	60b9      	str	r1, [r7, #8]
 801123a:	607a      	str	r2, [r7, #4]
 801123c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801123e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011240:	2b00      	cmp	r3, #0
 8011242:	d10b      	bne.n	801125c <xTaskCreateStatic+0x2c>
	__asm volatile
 8011244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011248:	f383 8811 	msr	BASEPRI, r3
 801124c:	f3bf 8f6f 	isb	sy
 8011250:	f3bf 8f4f 	dsb	sy
 8011254:	623b      	str	r3, [r7, #32]
}
 8011256:	bf00      	nop
 8011258:	bf00      	nop
 801125a:	e7fd      	b.n	8011258 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801125c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801125e:	2b00      	cmp	r3, #0
 8011260:	d10b      	bne.n	801127a <xTaskCreateStatic+0x4a>
	__asm volatile
 8011262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011266:	f383 8811 	msr	BASEPRI, r3
 801126a:	f3bf 8f6f 	isb	sy
 801126e:	f3bf 8f4f 	dsb	sy
 8011272:	61fb      	str	r3, [r7, #28]
}
 8011274:	bf00      	nop
 8011276:	bf00      	nop
 8011278:	e7fd      	b.n	8011276 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801127a:	235c      	movs	r3, #92	@ 0x5c
 801127c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801127e:	693b      	ldr	r3, [r7, #16]
 8011280:	2b5c      	cmp	r3, #92	@ 0x5c
 8011282:	d00b      	beq.n	801129c <xTaskCreateStatic+0x6c>
	__asm volatile
 8011284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011288:	f383 8811 	msr	BASEPRI, r3
 801128c:	f3bf 8f6f 	isb	sy
 8011290:	f3bf 8f4f 	dsb	sy
 8011294:	61bb      	str	r3, [r7, #24]
}
 8011296:	bf00      	nop
 8011298:	bf00      	nop
 801129a:	e7fd      	b.n	8011298 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801129c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801129e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d01e      	beq.n	80112e2 <xTaskCreateStatic+0xb2>
 80112a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d01b      	beq.n	80112e2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80112aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112ac:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80112ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80112b2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80112b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112b6:	2202      	movs	r2, #2
 80112b8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80112bc:	2300      	movs	r3, #0
 80112be:	9303      	str	r3, [sp, #12]
 80112c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112c2:	9302      	str	r3, [sp, #8]
 80112c4:	f107 0314 	add.w	r3, r7, #20
 80112c8:	9301      	str	r3, [sp, #4]
 80112ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112cc:	9300      	str	r3, [sp, #0]
 80112ce:	683b      	ldr	r3, [r7, #0]
 80112d0:	687a      	ldr	r2, [r7, #4]
 80112d2:	68b9      	ldr	r1, [r7, #8]
 80112d4:	68f8      	ldr	r0, [r7, #12]
 80112d6:	f000 f850 	bl	801137a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80112da:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80112dc:	f000 f8de 	bl	801149c <prvAddNewTaskToReadyList>
 80112e0:	e001      	b.n	80112e6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80112e2:	2300      	movs	r3, #0
 80112e4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80112e6:	697b      	ldr	r3, [r7, #20]
	}
 80112e8:	4618      	mov	r0, r3
 80112ea:	3728      	adds	r7, #40	@ 0x28
 80112ec:	46bd      	mov	sp, r7
 80112ee:	bd80      	pop	{r7, pc}

080112f0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80112f0:	b580      	push	{r7, lr}
 80112f2:	b08c      	sub	sp, #48	@ 0x30
 80112f4:	af04      	add	r7, sp, #16
 80112f6:	60f8      	str	r0, [r7, #12]
 80112f8:	60b9      	str	r1, [r7, #8]
 80112fa:	603b      	str	r3, [r7, #0]
 80112fc:	4613      	mov	r3, r2
 80112fe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8011300:	88fb      	ldrh	r3, [r7, #6]
 8011302:	009b      	lsls	r3, r3, #2
 8011304:	4618      	mov	r0, r3
 8011306:	f7fe fda7 	bl	800fe58 <pvPortMalloc>
 801130a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801130c:	697b      	ldr	r3, [r7, #20]
 801130e:	2b00      	cmp	r3, #0
 8011310:	d00e      	beq.n	8011330 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8011312:	205c      	movs	r0, #92	@ 0x5c
 8011314:	f7fe fda0 	bl	800fe58 <pvPortMalloc>
 8011318:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801131a:	69fb      	ldr	r3, [r7, #28]
 801131c:	2b00      	cmp	r3, #0
 801131e:	d003      	beq.n	8011328 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8011320:	69fb      	ldr	r3, [r7, #28]
 8011322:	697a      	ldr	r2, [r7, #20]
 8011324:	631a      	str	r2, [r3, #48]	@ 0x30
 8011326:	e005      	b.n	8011334 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8011328:	6978      	ldr	r0, [r7, #20]
 801132a:	f7fe fe63 	bl	800fff4 <vPortFree>
 801132e:	e001      	b.n	8011334 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8011330:	2300      	movs	r3, #0
 8011332:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011334:	69fb      	ldr	r3, [r7, #28]
 8011336:	2b00      	cmp	r3, #0
 8011338:	d017      	beq.n	801136a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801133a:	69fb      	ldr	r3, [r7, #28]
 801133c:	2200      	movs	r2, #0
 801133e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011342:	88fa      	ldrh	r2, [r7, #6]
 8011344:	2300      	movs	r3, #0
 8011346:	9303      	str	r3, [sp, #12]
 8011348:	69fb      	ldr	r3, [r7, #28]
 801134a:	9302      	str	r3, [sp, #8]
 801134c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801134e:	9301      	str	r3, [sp, #4]
 8011350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011352:	9300      	str	r3, [sp, #0]
 8011354:	683b      	ldr	r3, [r7, #0]
 8011356:	68b9      	ldr	r1, [r7, #8]
 8011358:	68f8      	ldr	r0, [r7, #12]
 801135a:	f000 f80e 	bl	801137a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801135e:	69f8      	ldr	r0, [r7, #28]
 8011360:	f000 f89c 	bl	801149c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011364:	2301      	movs	r3, #1
 8011366:	61bb      	str	r3, [r7, #24]
 8011368:	e002      	b.n	8011370 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801136a:	f04f 33ff 	mov.w	r3, #4294967295
 801136e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8011370:	69bb      	ldr	r3, [r7, #24]
	}
 8011372:	4618      	mov	r0, r3
 8011374:	3720      	adds	r7, #32
 8011376:	46bd      	mov	sp, r7
 8011378:	bd80      	pop	{r7, pc}

0801137a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801137a:	b580      	push	{r7, lr}
 801137c:	b088      	sub	sp, #32
 801137e:	af00      	add	r7, sp, #0
 8011380:	60f8      	str	r0, [r7, #12]
 8011382:	60b9      	str	r1, [r7, #8]
 8011384:	607a      	str	r2, [r7, #4]
 8011386:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8011388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801138a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	009b      	lsls	r3, r3, #2
 8011390:	461a      	mov	r2, r3
 8011392:	21a5      	movs	r1, #165	@ 0xa5
 8011394:	f001 fa9c 	bl	80128d0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8011398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801139a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80113a2:	3b01      	subs	r3, #1
 80113a4:	009b      	lsls	r3, r3, #2
 80113a6:	4413      	add	r3, r2
 80113a8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80113aa:	69bb      	ldr	r3, [r7, #24]
 80113ac:	f023 0307 	bic.w	r3, r3, #7
 80113b0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80113b2:	69bb      	ldr	r3, [r7, #24]
 80113b4:	f003 0307 	and.w	r3, r3, #7
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d00b      	beq.n	80113d4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80113bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113c0:	f383 8811 	msr	BASEPRI, r3
 80113c4:	f3bf 8f6f 	isb	sy
 80113c8:	f3bf 8f4f 	dsb	sy
 80113cc:	617b      	str	r3, [r7, #20]
}
 80113ce:	bf00      	nop
 80113d0:	bf00      	nop
 80113d2:	e7fd      	b.n	80113d0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80113d4:	68bb      	ldr	r3, [r7, #8]
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d01f      	beq.n	801141a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80113da:	2300      	movs	r3, #0
 80113dc:	61fb      	str	r3, [r7, #28]
 80113de:	e012      	b.n	8011406 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80113e0:	68ba      	ldr	r2, [r7, #8]
 80113e2:	69fb      	ldr	r3, [r7, #28]
 80113e4:	4413      	add	r3, r2
 80113e6:	7819      	ldrb	r1, [r3, #0]
 80113e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80113ea:	69fb      	ldr	r3, [r7, #28]
 80113ec:	4413      	add	r3, r2
 80113ee:	3334      	adds	r3, #52	@ 0x34
 80113f0:	460a      	mov	r2, r1
 80113f2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80113f4:	68ba      	ldr	r2, [r7, #8]
 80113f6:	69fb      	ldr	r3, [r7, #28]
 80113f8:	4413      	add	r3, r2
 80113fa:	781b      	ldrb	r3, [r3, #0]
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d006      	beq.n	801140e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011400:	69fb      	ldr	r3, [r7, #28]
 8011402:	3301      	adds	r3, #1
 8011404:	61fb      	str	r3, [r7, #28]
 8011406:	69fb      	ldr	r3, [r7, #28]
 8011408:	2b0f      	cmp	r3, #15
 801140a:	d9e9      	bls.n	80113e0 <prvInitialiseNewTask+0x66>
 801140c:	e000      	b.n	8011410 <prvInitialiseNewTask+0x96>
			{
				break;
 801140e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8011410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011412:	2200      	movs	r2, #0
 8011414:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8011418:	e003      	b.n	8011422 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801141a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801141c:	2200      	movs	r2, #0
 801141e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8011422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011424:	2b37      	cmp	r3, #55	@ 0x37
 8011426:	d901      	bls.n	801142c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8011428:	2337      	movs	r3, #55	@ 0x37
 801142a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801142c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801142e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011430:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8011432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011434:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011436:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8011438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801143a:	2200      	movs	r2, #0
 801143c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801143e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011440:	3304      	adds	r3, #4
 8011442:	4618      	mov	r0, r3
 8011444:	f7fe ff16 	bl	8010274 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8011448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801144a:	3318      	adds	r3, #24
 801144c:	4618      	mov	r0, r3
 801144e:	f7fe ff11 	bl	8010274 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8011452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011454:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011456:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801145a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801145e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011460:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8011462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011464:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011466:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8011468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801146a:	2200      	movs	r2, #0
 801146c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801146e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011470:	2200      	movs	r2, #0
 8011472:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011476:	683a      	ldr	r2, [r7, #0]
 8011478:	68f9      	ldr	r1, [r7, #12]
 801147a:	69b8      	ldr	r0, [r7, #24]
 801147c:	f7fe ff8e 	bl	801039c <pxPortInitialiseStack>
 8011480:	4602      	mov	r2, r0
 8011482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011484:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8011486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011488:	2b00      	cmp	r3, #0
 801148a:	d002      	beq.n	8011492 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801148c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801148e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011490:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011492:	bf00      	nop
 8011494:	3720      	adds	r7, #32
 8011496:	46bd      	mov	sp, r7
 8011498:	bd80      	pop	{r7, pc}
	...

0801149c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801149c:	b580      	push	{r7, lr}
 801149e:	b082      	sub	sp, #8
 80114a0:	af00      	add	r7, sp, #0
 80114a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80114a4:	f7ff f8a8 	bl	80105f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80114a8:	4b2d      	ldr	r3, [pc, #180]	@ (8011560 <prvAddNewTaskToReadyList+0xc4>)
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	3301      	adds	r3, #1
 80114ae:	4a2c      	ldr	r2, [pc, #176]	@ (8011560 <prvAddNewTaskToReadyList+0xc4>)
 80114b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80114b2:	4b2c      	ldr	r3, [pc, #176]	@ (8011564 <prvAddNewTaskToReadyList+0xc8>)
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	d109      	bne.n	80114ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80114ba:	4a2a      	ldr	r2, [pc, #168]	@ (8011564 <prvAddNewTaskToReadyList+0xc8>)
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80114c0:	4b27      	ldr	r3, [pc, #156]	@ (8011560 <prvAddNewTaskToReadyList+0xc4>)
 80114c2:	681b      	ldr	r3, [r3, #0]
 80114c4:	2b01      	cmp	r3, #1
 80114c6:	d110      	bne.n	80114ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80114c8:	f000 fcb0 	bl	8011e2c <prvInitialiseTaskLists>
 80114cc:	e00d      	b.n	80114ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80114ce:	4b26      	ldr	r3, [pc, #152]	@ (8011568 <prvAddNewTaskToReadyList+0xcc>)
 80114d0:	681b      	ldr	r3, [r3, #0]
 80114d2:	2b00      	cmp	r3, #0
 80114d4:	d109      	bne.n	80114ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80114d6:	4b23      	ldr	r3, [pc, #140]	@ (8011564 <prvAddNewTaskToReadyList+0xc8>)
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114e0:	429a      	cmp	r2, r3
 80114e2:	d802      	bhi.n	80114ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80114e4:	4a1f      	ldr	r2, [pc, #124]	@ (8011564 <prvAddNewTaskToReadyList+0xc8>)
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80114ea:	4b20      	ldr	r3, [pc, #128]	@ (801156c <prvAddNewTaskToReadyList+0xd0>)
 80114ec:	681b      	ldr	r3, [r3, #0]
 80114ee:	3301      	adds	r3, #1
 80114f0:	4a1e      	ldr	r2, [pc, #120]	@ (801156c <prvAddNewTaskToReadyList+0xd0>)
 80114f2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80114f4:	4b1d      	ldr	r3, [pc, #116]	@ (801156c <prvAddNewTaskToReadyList+0xd0>)
 80114f6:	681a      	ldr	r2, [r3, #0]
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011500:	4b1b      	ldr	r3, [pc, #108]	@ (8011570 <prvAddNewTaskToReadyList+0xd4>)
 8011502:	681b      	ldr	r3, [r3, #0]
 8011504:	429a      	cmp	r2, r3
 8011506:	d903      	bls.n	8011510 <prvAddNewTaskToReadyList+0x74>
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801150c:	4a18      	ldr	r2, [pc, #96]	@ (8011570 <prvAddNewTaskToReadyList+0xd4>)
 801150e:	6013      	str	r3, [r2, #0]
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011514:	4613      	mov	r3, r2
 8011516:	009b      	lsls	r3, r3, #2
 8011518:	4413      	add	r3, r2
 801151a:	009b      	lsls	r3, r3, #2
 801151c:	4a15      	ldr	r2, [pc, #84]	@ (8011574 <prvAddNewTaskToReadyList+0xd8>)
 801151e:	441a      	add	r2, r3
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	3304      	adds	r3, #4
 8011524:	4619      	mov	r1, r3
 8011526:	4610      	mov	r0, r2
 8011528:	f7fe feb1 	bl	801028e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801152c:	f7ff f896 	bl	801065c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011530:	4b0d      	ldr	r3, [pc, #52]	@ (8011568 <prvAddNewTaskToReadyList+0xcc>)
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	2b00      	cmp	r3, #0
 8011536:	d00e      	beq.n	8011556 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8011538:	4b0a      	ldr	r3, [pc, #40]	@ (8011564 <prvAddNewTaskToReadyList+0xc8>)
 801153a:	681b      	ldr	r3, [r3, #0]
 801153c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011542:	429a      	cmp	r2, r3
 8011544:	d207      	bcs.n	8011556 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8011546:	4b0c      	ldr	r3, [pc, #48]	@ (8011578 <prvAddNewTaskToReadyList+0xdc>)
 8011548:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801154c:	601a      	str	r2, [r3, #0]
 801154e:	f3bf 8f4f 	dsb	sy
 8011552:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011556:	bf00      	nop
 8011558:	3708      	adds	r7, #8
 801155a:	46bd      	mov	sp, r7
 801155c:	bd80      	pop	{r7, pc}
 801155e:	bf00      	nop
 8011560:	20006204 	.word	0x20006204
 8011564:	20005d30 	.word	0x20005d30
 8011568:	20006210 	.word	0x20006210
 801156c:	20006220 	.word	0x20006220
 8011570:	2000620c 	.word	0x2000620c
 8011574:	20005d34 	.word	0x20005d34
 8011578:	e000ed04 	.word	0xe000ed04

0801157c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 801157c:	b580      	push	{r7, lr}
 801157e:	b08a      	sub	sp, #40	@ 0x28
 8011580:	af00      	add	r7, sp, #0
 8011582:	6078      	str	r0, [r7, #4]
 8011584:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8011586:	2300      	movs	r3, #0
 8011588:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	2b00      	cmp	r3, #0
 801158e:	d10b      	bne.n	80115a8 <vTaskDelayUntil+0x2c>
	__asm volatile
 8011590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011594:	f383 8811 	msr	BASEPRI, r3
 8011598:	f3bf 8f6f 	isb	sy
 801159c:	f3bf 8f4f 	dsb	sy
 80115a0:	617b      	str	r3, [r7, #20]
}
 80115a2:	bf00      	nop
 80115a4:	bf00      	nop
 80115a6:	e7fd      	b.n	80115a4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80115a8:	683b      	ldr	r3, [r7, #0]
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d10b      	bne.n	80115c6 <vTaskDelayUntil+0x4a>
	__asm volatile
 80115ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115b2:	f383 8811 	msr	BASEPRI, r3
 80115b6:	f3bf 8f6f 	isb	sy
 80115ba:	f3bf 8f4f 	dsb	sy
 80115be:	613b      	str	r3, [r7, #16]
}
 80115c0:	bf00      	nop
 80115c2:	bf00      	nop
 80115c4:	e7fd      	b.n	80115c2 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80115c6:	4b2a      	ldr	r3, [pc, #168]	@ (8011670 <vTaskDelayUntil+0xf4>)
 80115c8:	681b      	ldr	r3, [r3, #0]
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d00b      	beq.n	80115e6 <vTaskDelayUntil+0x6a>
	__asm volatile
 80115ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115d2:	f383 8811 	msr	BASEPRI, r3
 80115d6:	f3bf 8f6f 	isb	sy
 80115da:	f3bf 8f4f 	dsb	sy
 80115de:	60fb      	str	r3, [r7, #12]
}
 80115e0:	bf00      	nop
 80115e2:	bf00      	nop
 80115e4:	e7fd      	b.n	80115e2 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80115e6:	f000 f8e7 	bl	80117b8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80115ea:	4b22      	ldr	r3, [pc, #136]	@ (8011674 <vTaskDelayUntil+0xf8>)
 80115ec:	681b      	ldr	r3, [r3, #0]
 80115ee:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	681b      	ldr	r3, [r3, #0]
 80115f4:	683a      	ldr	r2, [r7, #0]
 80115f6:	4413      	add	r3, r2
 80115f8:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	6a3a      	ldr	r2, [r7, #32]
 8011600:	429a      	cmp	r2, r3
 8011602:	d20b      	bcs.n	801161c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	681b      	ldr	r3, [r3, #0]
 8011608:	69fa      	ldr	r2, [r7, #28]
 801160a:	429a      	cmp	r2, r3
 801160c:	d211      	bcs.n	8011632 <vTaskDelayUntil+0xb6>
 801160e:	69fa      	ldr	r2, [r7, #28]
 8011610:	6a3b      	ldr	r3, [r7, #32]
 8011612:	429a      	cmp	r2, r3
 8011614:	d90d      	bls.n	8011632 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8011616:	2301      	movs	r3, #1
 8011618:	627b      	str	r3, [r7, #36]	@ 0x24
 801161a:	e00a      	b.n	8011632 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	69fa      	ldr	r2, [r7, #28]
 8011622:	429a      	cmp	r2, r3
 8011624:	d303      	bcc.n	801162e <vTaskDelayUntil+0xb2>
 8011626:	69fa      	ldr	r2, [r7, #28]
 8011628:	6a3b      	ldr	r3, [r7, #32]
 801162a:	429a      	cmp	r2, r3
 801162c:	d901      	bls.n	8011632 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 801162e:	2301      	movs	r3, #1
 8011630:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	69fa      	ldr	r2, [r7, #28]
 8011636:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8011638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801163a:	2b00      	cmp	r3, #0
 801163c:	d006      	beq.n	801164c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 801163e:	69fa      	ldr	r2, [r7, #28]
 8011640:	6a3b      	ldr	r3, [r7, #32]
 8011642:	1ad3      	subs	r3, r2, r3
 8011644:	2100      	movs	r1, #0
 8011646:	4618      	mov	r0, r3
 8011648:	f000 fd3c 	bl	80120c4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 801164c:	f000 f8c2 	bl	80117d4 <xTaskResumeAll>
 8011650:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011652:	69bb      	ldr	r3, [r7, #24]
 8011654:	2b00      	cmp	r3, #0
 8011656:	d107      	bne.n	8011668 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8011658:	4b07      	ldr	r3, [pc, #28]	@ (8011678 <vTaskDelayUntil+0xfc>)
 801165a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801165e:	601a      	str	r2, [r3, #0]
 8011660:	f3bf 8f4f 	dsb	sy
 8011664:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011668:	bf00      	nop
 801166a:	3728      	adds	r7, #40	@ 0x28
 801166c:	46bd      	mov	sp, r7
 801166e:	bd80      	pop	{r7, pc}
 8011670:	2000622c 	.word	0x2000622c
 8011674:	20006208 	.word	0x20006208
 8011678:	e000ed04 	.word	0xe000ed04

0801167c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801167c:	b580      	push	{r7, lr}
 801167e:	b084      	sub	sp, #16
 8011680:	af00      	add	r7, sp, #0
 8011682:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011684:	2300      	movs	r3, #0
 8011686:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	2b00      	cmp	r3, #0
 801168c:	d018      	beq.n	80116c0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801168e:	4b14      	ldr	r3, [pc, #80]	@ (80116e0 <vTaskDelay+0x64>)
 8011690:	681b      	ldr	r3, [r3, #0]
 8011692:	2b00      	cmp	r3, #0
 8011694:	d00b      	beq.n	80116ae <vTaskDelay+0x32>
	__asm volatile
 8011696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801169a:	f383 8811 	msr	BASEPRI, r3
 801169e:	f3bf 8f6f 	isb	sy
 80116a2:	f3bf 8f4f 	dsb	sy
 80116a6:	60bb      	str	r3, [r7, #8]
}
 80116a8:	bf00      	nop
 80116aa:	bf00      	nop
 80116ac:	e7fd      	b.n	80116aa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80116ae:	f000 f883 	bl	80117b8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80116b2:	2100      	movs	r1, #0
 80116b4:	6878      	ldr	r0, [r7, #4]
 80116b6:	f000 fd05 	bl	80120c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80116ba:	f000 f88b 	bl	80117d4 <xTaskResumeAll>
 80116be:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80116c0:	68fb      	ldr	r3, [r7, #12]
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	d107      	bne.n	80116d6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80116c6:	4b07      	ldr	r3, [pc, #28]	@ (80116e4 <vTaskDelay+0x68>)
 80116c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80116cc:	601a      	str	r2, [r3, #0]
 80116ce:	f3bf 8f4f 	dsb	sy
 80116d2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80116d6:	bf00      	nop
 80116d8:	3710      	adds	r7, #16
 80116da:	46bd      	mov	sp, r7
 80116dc:	bd80      	pop	{r7, pc}
 80116de:	bf00      	nop
 80116e0:	2000622c 	.word	0x2000622c
 80116e4:	e000ed04 	.word	0xe000ed04

080116e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80116e8:	b580      	push	{r7, lr}
 80116ea:	b08a      	sub	sp, #40	@ 0x28
 80116ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80116ee:	2300      	movs	r3, #0
 80116f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80116f2:	2300      	movs	r3, #0
 80116f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80116f6:	463a      	mov	r2, r7
 80116f8:	1d39      	adds	r1, r7, #4
 80116fa:	f107 0308 	add.w	r3, r7, #8
 80116fe:	4618      	mov	r0, r3
 8011700:	f7fe fb76 	bl	800fdf0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011704:	6839      	ldr	r1, [r7, #0]
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	68ba      	ldr	r2, [r7, #8]
 801170a:	9202      	str	r2, [sp, #8]
 801170c:	9301      	str	r3, [sp, #4]
 801170e:	2300      	movs	r3, #0
 8011710:	9300      	str	r3, [sp, #0]
 8011712:	2300      	movs	r3, #0
 8011714:	460a      	mov	r2, r1
 8011716:	4922      	ldr	r1, [pc, #136]	@ (80117a0 <vTaskStartScheduler+0xb8>)
 8011718:	4822      	ldr	r0, [pc, #136]	@ (80117a4 <vTaskStartScheduler+0xbc>)
 801171a:	f7ff fd89 	bl	8011230 <xTaskCreateStatic>
 801171e:	4603      	mov	r3, r0
 8011720:	4a21      	ldr	r2, [pc, #132]	@ (80117a8 <vTaskStartScheduler+0xc0>)
 8011722:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8011724:	4b20      	ldr	r3, [pc, #128]	@ (80117a8 <vTaskStartScheduler+0xc0>)
 8011726:	681b      	ldr	r3, [r3, #0]
 8011728:	2b00      	cmp	r3, #0
 801172a:	d002      	beq.n	8011732 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801172c:	2301      	movs	r3, #1
 801172e:	617b      	str	r3, [r7, #20]
 8011730:	e001      	b.n	8011736 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8011732:	2300      	movs	r3, #0
 8011734:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8011736:	697b      	ldr	r3, [r7, #20]
 8011738:	2b01      	cmp	r3, #1
 801173a:	d102      	bne.n	8011742 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 801173c:	f000 fd16 	bl	801216c <xTimerCreateTimerTask>
 8011740:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8011742:	697b      	ldr	r3, [r7, #20]
 8011744:	2b01      	cmp	r3, #1
 8011746:	d116      	bne.n	8011776 <vTaskStartScheduler+0x8e>
	__asm volatile
 8011748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801174c:	f383 8811 	msr	BASEPRI, r3
 8011750:	f3bf 8f6f 	isb	sy
 8011754:	f3bf 8f4f 	dsb	sy
 8011758:	613b      	str	r3, [r7, #16]
}
 801175a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801175c:	4b13      	ldr	r3, [pc, #76]	@ (80117ac <vTaskStartScheduler+0xc4>)
 801175e:	f04f 32ff 	mov.w	r2, #4294967295
 8011762:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8011764:	4b12      	ldr	r3, [pc, #72]	@ (80117b0 <vTaskStartScheduler+0xc8>)
 8011766:	2201      	movs	r2, #1
 8011768:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801176a:	4b12      	ldr	r3, [pc, #72]	@ (80117b4 <vTaskStartScheduler+0xcc>)
 801176c:	2200      	movs	r2, #0
 801176e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8011770:	f7fe fe9e 	bl	80104b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8011774:	e00f      	b.n	8011796 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8011776:	697b      	ldr	r3, [r7, #20]
 8011778:	f1b3 3fff 	cmp.w	r3, #4294967295
 801177c:	d10b      	bne.n	8011796 <vTaskStartScheduler+0xae>
	__asm volatile
 801177e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011782:	f383 8811 	msr	BASEPRI, r3
 8011786:	f3bf 8f6f 	isb	sy
 801178a:	f3bf 8f4f 	dsb	sy
 801178e:	60fb      	str	r3, [r7, #12]
}
 8011790:	bf00      	nop
 8011792:	bf00      	nop
 8011794:	e7fd      	b.n	8011792 <vTaskStartScheduler+0xaa>
}
 8011796:	bf00      	nop
 8011798:	3718      	adds	r7, #24
 801179a:	46bd      	mov	sp, r7
 801179c:	bd80      	pop	{r7, pc}
 801179e:	bf00      	nop
 80117a0:	08013740 	.word	0x08013740
 80117a4:	08011dfd 	.word	0x08011dfd
 80117a8:	20006228 	.word	0x20006228
 80117ac:	20006224 	.word	0x20006224
 80117b0:	20006210 	.word	0x20006210
 80117b4:	20006208 	.word	0x20006208

080117b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80117b8:	b480      	push	{r7}
 80117ba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80117bc:	4b04      	ldr	r3, [pc, #16]	@ (80117d0 <vTaskSuspendAll+0x18>)
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	3301      	adds	r3, #1
 80117c2:	4a03      	ldr	r2, [pc, #12]	@ (80117d0 <vTaskSuspendAll+0x18>)
 80117c4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80117c6:	bf00      	nop
 80117c8:	46bd      	mov	sp, r7
 80117ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117ce:	4770      	bx	lr
 80117d0:	2000622c 	.word	0x2000622c

080117d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80117d4:	b580      	push	{r7, lr}
 80117d6:	b084      	sub	sp, #16
 80117d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80117da:	2300      	movs	r3, #0
 80117dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80117de:	2300      	movs	r3, #0
 80117e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80117e2:	4b42      	ldr	r3, [pc, #264]	@ (80118ec <xTaskResumeAll+0x118>)
 80117e4:	681b      	ldr	r3, [r3, #0]
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d10b      	bne.n	8011802 <xTaskResumeAll+0x2e>
	__asm volatile
 80117ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117ee:	f383 8811 	msr	BASEPRI, r3
 80117f2:	f3bf 8f6f 	isb	sy
 80117f6:	f3bf 8f4f 	dsb	sy
 80117fa:	603b      	str	r3, [r7, #0]
}
 80117fc:	bf00      	nop
 80117fe:	bf00      	nop
 8011800:	e7fd      	b.n	80117fe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011802:	f7fe fef9 	bl	80105f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011806:	4b39      	ldr	r3, [pc, #228]	@ (80118ec <xTaskResumeAll+0x118>)
 8011808:	681b      	ldr	r3, [r3, #0]
 801180a:	3b01      	subs	r3, #1
 801180c:	4a37      	ldr	r2, [pc, #220]	@ (80118ec <xTaskResumeAll+0x118>)
 801180e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011810:	4b36      	ldr	r3, [pc, #216]	@ (80118ec <xTaskResumeAll+0x118>)
 8011812:	681b      	ldr	r3, [r3, #0]
 8011814:	2b00      	cmp	r3, #0
 8011816:	d162      	bne.n	80118de <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011818:	4b35      	ldr	r3, [pc, #212]	@ (80118f0 <xTaskResumeAll+0x11c>)
 801181a:	681b      	ldr	r3, [r3, #0]
 801181c:	2b00      	cmp	r3, #0
 801181e:	d05e      	beq.n	80118de <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011820:	e02f      	b.n	8011882 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011822:	4b34      	ldr	r3, [pc, #208]	@ (80118f4 <xTaskResumeAll+0x120>)
 8011824:	68db      	ldr	r3, [r3, #12]
 8011826:	68db      	ldr	r3, [r3, #12]
 8011828:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801182a:	68fb      	ldr	r3, [r7, #12]
 801182c:	3318      	adds	r3, #24
 801182e:	4618      	mov	r0, r3
 8011830:	f7fe fd8a 	bl	8010348 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011834:	68fb      	ldr	r3, [r7, #12]
 8011836:	3304      	adds	r3, #4
 8011838:	4618      	mov	r0, r3
 801183a:	f7fe fd85 	bl	8010348 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011842:	4b2d      	ldr	r3, [pc, #180]	@ (80118f8 <xTaskResumeAll+0x124>)
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	429a      	cmp	r2, r3
 8011848:	d903      	bls.n	8011852 <xTaskResumeAll+0x7e>
 801184a:	68fb      	ldr	r3, [r7, #12]
 801184c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801184e:	4a2a      	ldr	r2, [pc, #168]	@ (80118f8 <xTaskResumeAll+0x124>)
 8011850:	6013      	str	r3, [r2, #0]
 8011852:	68fb      	ldr	r3, [r7, #12]
 8011854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011856:	4613      	mov	r3, r2
 8011858:	009b      	lsls	r3, r3, #2
 801185a:	4413      	add	r3, r2
 801185c:	009b      	lsls	r3, r3, #2
 801185e:	4a27      	ldr	r2, [pc, #156]	@ (80118fc <xTaskResumeAll+0x128>)
 8011860:	441a      	add	r2, r3
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	3304      	adds	r3, #4
 8011866:	4619      	mov	r1, r3
 8011868:	4610      	mov	r0, r2
 801186a:	f7fe fd10 	bl	801028e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801186e:	68fb      	ldr	r3, [r7, #12]
 8011870:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011872:	4b23      	ldr	r3, [pc, #140]	@ (8011900 <xTaskResumeAll+0x12c>)
 8011874:	681b      	ldr	r3, [r3, #0]
 8011876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011878:	429a      	cmp	r2, r3
 801187a:	d302      	bcc.n	8011882 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 801187c:	4b21      	ldr	r3, [pc, #132]	@ (8011904 <xTaskResumeAll+0x130>)
 801187e:	2201      	movs	r2, #1
 8011880:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011882:	4b1c      	ldr	r3, [pc, #112]	@ (80118f4 <xTaskResumeAll+0x120>)
 8011884:	681b      	ldr	r3, [r3, #0]
 8011886:	2b00      	cmp	r3, #0
 8011888:	d1cb      	bne.n	8011822 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	2b00      	cmp	r3, #0
 801188e:	d001      	beq.n	8011894 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8011890:	f000 fb6a 	bl	8011f68 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8011894:	4b1c      	ldr	r3, [pc, #112]	@ (8011908 <xTaskResumeAll+0x134>)
 8011896:	681b      	ldr	r3, [r3, #0]
 8011898:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	2b00      	cmp	r3, #0
 801189e:	d010      	beq.n	80118c2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80118a0:	f000 f858 	bl	8011954 <xTaskIncrementTick>
 80118a4:	4603      	mov	r3, r0
 80118a6:	2b00      	cmp	r3, #0
 80118a8:	d002      	beq.n	80118b0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80118aa:	4b16      	ldr	r3, [pc, #88]	@ (8011904 <xTaskResumeAll+0x130>)
 80118ac:	2201      	movs	r2, #1
 80118ae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	3b01      	subs	r3, #1
 80118b4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	2b00      	cmp	r3, #0
 80118ba:	d1f1      	bne.n	80118a0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80118bc:	4b12      	ldr	r3, [pc, #72]	@ (8011908 <xTaskResumeAll+0x134>)
 80118be:	2200      	movs	r2, #0
 80118c0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80118c2:	4b10      	ldr	r3, [pc, #64]	@ (8011904 <xTaskResumeAll+0x130>)
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d009      	beq.n	80118de <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80118ca:	2301      	movs	r3, #1
 80118cc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80118ce:	4b0f      	ldr	r3, [pc, #60]	@ (801190c <xTaskResumeAll+0x138>)
 80118d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80118d4:	601a      	str	r2, [r3, #0]
 80118d6:	f3bf 8f4f 	dsb	sy
 80118da:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80118de:	f7fe febd 	bl	801065c <vPortExitCritical>

	return xAlreadyYielded;
 80118e2:	68bb      	ldr	r3, [r7, #8]
}
 80118e4:	4618      	mov	r0, r3
 80118e6:	3710      	adds	r7, #16
 80118e8:	46bd      	mov	sp, r7
 80118ea:	bd80      	pop	{r7, pc}
 80118ec:	2000622c 	.word	0x2000622c
 80118f0:	20006204 	.word	0x20006204
 80118f4:	200061c4 	.word	0x200061c4
 80118f8:	2000620c 	.word	0x2000620c
 80118fc:	20005d34 	.word	0x20005d34
 8011900:	20005d30 	.word	0x20005d30
 8011904:	20006218 	.word	0x20006218
 8011908:	20006214 	.word	0x20006214
 801190c:	e000ed04 	.word	0xe000ed04

08011910 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011910:	b480      	push	{r7}
 8011912:	b083      	sub	sp, #12
 8011914:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011916:	4b05      	ldr	r3, [pc, #20]	@ (801192c <xTaskGetTickCount+0x1c>)
 8011918:	681b      	ldr	r3, [r3, #0]
 801191a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801191c:	687b      	ldr	r3, [r7, #4]
}
 801191e:	4618      	mov	r0, r3
 8011920:	370c      	adds	r7, #12
 8011922:	46bd      	mov	sp, r7
 8011924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011928:	4770      	bx	lr
 801192a:	bf00      	nop
 801192c:	20006208 	.word	0x20006208

08011930 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8011930:	b580      	push	{r7, lr}
 8011932:	b082      	sub	sp, #8
 8011934:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011936:	f7fe ff3f 	bl	80107b8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 801193a:	2300      	movs	r3, #0
 801193c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801193e:	4b04      	ldr	r3, [pc, #16]	@ (8011950 <xTaskGetTickCountFromISR+0x20>)
 8011940:	681b      	ldr	r3, [r3, #0]
 8011942:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011944:	683b      	ldr	r3, [r7, #0]
}
 8011946:	4618      	mov	r0, r3
 8011948:	3708      	adds	r7, #8
 801194a:	46bd      	mov	sp, r7
 801194c:	bd80      	pop	{r7, pc}
 801194e:	bf00      	nop
 8011950:	20006208 	.word	0x20006208

08011954 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011954:	b580      	push	{r7, lr}
 8011956:	b086      	sub	sp, #24
 8011958:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801195a:	2300      	movs	r3, #0
 801195c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801195e:	4b4f      	ldr	r3, [pc, #316]	@ (8011a9c <xTaskIncrementTick+0x148>)
 8011960:	681b      	ldr	r3, [r3, #0]
 8011962:	2b00      	cmp	r3, #0
 8011964:	f040 8090 	bne.w	8011a88 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011968:	4b4d      	ldr	r3, [pc, #308]	@ (8011aa0 <xTaskIncrementTick+0x14c>)
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	3301      	adds	r3, #1
 801196e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011970:	4a4b      	ldr	r2, [pc, #300]	@ (8011aa0 <xTaskIncrementTick+0x14c>)
 8011972:	693b      	ldr	r3, [r7, #16]
 8011974:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011976:	693b      	ldr	r3, [r7, #16]
 8011978:	2b00      	cmp	r3, #0
 801197a:	d121      	bne.n	80119c0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 801197c:	4b49      	ldr	r3, [pc, #292]	@ (8011aa4 <xTaskIncrementTick+0x150>)
 801197e:	681b      	ldr	r3, [r3, #0]
 8011980:	681b      	ldr	r3, [r3, #0]
 8011982:	2b00      	cmp	r3, #0
 8011984:	d00b      	beq.n	801199e <xTaskIncrementTick+0x4a>
	__asm volatile
 8011986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801198a:	f383 8811 	msr	BASEPRI, r3
 801198e:	f3bf 8f6f 	isb	sy
 8011992:	f3bf 8f4f 	dsb	sy
 8011996:	603b      	str	r3, [r7, #0]
}
 8011998:	bf00      	nop
 801199a:	bf00      	nop
 801199c:	e7fd      	b.n	801199a <xTaskIncrementTick+0x46>
 801199e:	4b41      	ldr	r3, [pc, #260]	@ (8011aa4 <xTaskIncrementTick+0x150>)
 80119a0:	681b      	ldr	r3, [r3, #0]
 80119a2:	60fb      	str	r3, [r7, #12]
 80119a4:	4b40      	ldr	r3, [pc, #256]	@ (8011aa8 <xTaskIncrementTick+0x154>)
 80119a6:	681b      	ldr	r3, [r3, #0]
 80119a8:	4a3e      	ldr	r2, [pc, #248]	@ (8011aa4 <xTaskIncrementTick+0x150>)
 80119aa:	6013      	str	r3, [r2, #0]
 80119ac:	4a3e      	ldr	r2, [pc, #248]	@ (8011aa8 <xTaskIncrementTick+0x154>)
 80119ae:	68fb      	ldr	r3, [r7, #12]
 80119b0:	6013      	str	r3, [r2, #0]
 80119b2:	4b3e      	ldr	r3, [pc, #248]	@ (8011aac <xTaskIncrementTick+0x158>)
 80119b4:	681b      	ldr	r3, [r3, #0]
 80119b6:	3301      	adds	r3, #1
 80119b8:	4a3c      	ldr	r2, [pc, #240]	@ (8011aac <xTaskIncrementTick+0x158>)
 80119ba:	6013      	str	r3, [r2, #0]
 80119bc:	f000 fad4 	bl	8011f68 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80119c0:	4b3b      	ldr	r3, [pc, #236]	@ (8011ab0 <xTaskIncrementTick+0x15c>)
 80119c2:	681b      	ldr	r3, [r3, #0]
 80119c4:	693a      	ldr	r2, [r7, #16]
 80119c6:	429a      	cmp	r2, r3
 80119c8:	d349      	bcc.n	8011a5e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80119ca:	4b36      	ldr	r3, [pc, #216]	@ (8011aa4 <xTaskIncrementTick+0x150>)
 80119cc:	681b      	ldr	r3, [r3, #0]
 80119ce:	681b      	ldr	r3, [r3, #0]
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	d104      	bne.n	80119de <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80119d4:	4b36      	ldr	r3, [pc, #216]	@ (8011ab0 <xTaskIncrementTick+0x15c>)
 80119d6:	f04f 32ff 	mov.w	r2, #4294967295
 80119da:	601a      	str	r2, [r3, #0]
					break;
 80119dc:	e03f      	b.n	8011a5e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80119de:	4b31      	ldr	r3, [pc, #196]	@ (8011aa4 <xTaskIncrementTick+0x150>)
 80119e0:	681b      	ldr	r3, [r3, #0]
 80119e2:	68db      	ldr	r3, [r3, #12]
 80119e4:	68db      	ldr	r3, [r3, #12]
 80119e6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80119e8:	68bb      	ldr	r3, [r7, #8]
 80119ea:	685b      	ldr	r3, [r3, #4]
 80119ec:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80119ee:	693a      	ldr	r2, [r7, #16]
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	429a      	cmp	r2, r3
 80119f4:	d203      	bcs.n	80119fe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80119f6:	4a2e      	ldr	r2, [pc, #184]	@ (8011ab0 <xTaskIncrementTick+0x15c>)
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80119fc:	e02f      	b.n	8011a5e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80119fe:	68bb      	ldr	r3, [r7, #8]
 8011a00:	3304      	adds	r3, #4
 8011a02:	4618      	mov	r0, r3
 8011a04:	f7fe fca0 	bl	8010348 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011a08:	68bb      	ldr	r3, [r7, #8]
 8011a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d004      	beq.n	8011a1a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011a10:	68bb      	ldr	r3, [r7, #8]
 8011a12:	3318      	adds	r3, #24
 8011a14:	4618      	mov	r0, r3
 8011a16:	f7fe fc97 	bl	8010348 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011a1a:	68bb      	ldr	r3, [r7, #8]
 8011a1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a1e:	4b25      	ldr	r3, [pc, #148]	@ (8011ab4 <xTaskIncrementTick+0x160>)
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	429a      	cmp	r2, r3
 8011a24:	d903      	bls.n	8011a2e <xTaskIncrementTick+0xda>
 8011a26:	68bb      	ldr	r3, [r7, #8]
 8011a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a2a:	4a22      	ldr	r2, [pc, #136]	@ (8011ab4 <xTaskIncrementTick+0x160>)
 8011a2c:	6013      	str	r3, [r2, #0]
 8011a2e:	68bb      	ldr	r3, [r7, #8]
 8011a30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a32:	4613      	mov	r3, r2
 8011a34:	009b      	lsls	r3, r3, #2
 8011a36:	4413      	add	r3, r2
 8011a38:	009b      	lsls	r3, r3, #2
 8011a3a:	4a1f      	ldr	r2, [pc, #124]	@ (8011ab8 <xTaskIncrementTick+0x164>)
 8011a3c:	441a      	add	r2, r3
 8011a3e:	68bb      	ldr	r3, [r7, #8]
 8011a40:	3304      	adds	r3, #4
 8011a42:	4619      	mov	r1, r3
 8011a44:	4610      	mov	r0, r2
 8011a46:	f7fe fc22 	bl	801028e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011a4a:	68bb      	ldr	r3, [r7, #8]
 8011a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8011abc <xTaskIncrementTick+0x168>)
 8011a50:	681b      	ldr	r3, [r3, #0]
 8011a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a54:	429a      	cmp	r2, r3
 8011a56:	d3b8      	bcc.n	80119ca <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8011a58:	2301      	movs	r3, #1
 8011a5a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011a5c:	e7b5      	b.n	80119ca <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011a5e:	4b17      	ldr	r3, [pc, #92]	@ (8011abc <xTaskIncrementTick+0x168>)
 8011a60:	681b      	ldr	r3, [r3, #0]
 8011a62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a64:	4914      	ldr	r1, [pc, #80]	@ (8011ab8 <xTaskIncrementTick+0x164>)
 8011a66:	4613      	mov	r3, r2
 8011a68:	009b      	lsls	r3, r3, #2
 8011a6a:	4413      	add	r3, r2
 8011a6c:	009b      	lsls	r3, r3, #2
 8011a6e:	440b      	add	r3, r1
 8011a70:	681b      	ldr	r3, [r3, #0]
 8011a72:	2b01      	cmp	r3, #1
 8011a74:	d901      	bls.n	8011a7a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8011a76:	2301      	movs	r3, #1
 8011a78:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011a7a:	4b11      	ldr	r3, [pc, #68]	@ (8011ac0 <xTaskIncrementTick+0x16c>)
 8011a7c:	681b      	ldr	r3, [r3, #0]
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d007      	beq.n	8011a92 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8011a82:	2301      	movs	r3, #1
 8011a84:	617b      	str	r3, [r7, #20]
 8011a86:	e004      	b.n	8011a92 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011a88:	4b0e      	ldr	r3, [pc, #56]	@ (8011ac4 <xTaskIncrementTick+0x170>)
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	3301      	adds	r3, #1
 8011a8e:	4a0d      	ldr	r2, [pc, #52]	@ (8011ac4 <xTaskIncrementTick+0x170>)
 8011a90:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011a92:	697b      	ldr	r3, [r7, #20]
}
 8011a94:	4618      	mov	r0, r3
 8011a96:	3718      	adds	r7, #24
 8011a98:	46bd      	mov	sp, r7
 8011a9a:	bd80      	pop	{r7, pc}
 8011a9c:	2000622c 	.word	0x2000622c
 8011aa0:	20006208 	.word	0x20006208
 8011aa4:	200061bc 	.word	0x200061bc
 8011aa8:	200061c0 	.word	0x200061c0
 8011aac:	2000621c 	.word	0x2000621c
 8011ab0:	20006224 	.word	0x20006224
 8011ab4:	2000620c 	.word	0x2000620c
 8011ab8:	20005d34 	.word	0x20005d34
 8011abc:	20005d30 	.word	0x20005d30
 8011ac0:	20006218 	.word	0x20006218
 8011ac4:	20006214 	.word	0x20006214

08011ac8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011ac8:	b480      	push	{r7}
 8011aca:	b085      	sub	sp, #20
 8011acc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011ace:	4b28      	ldr	r3, [pc, #160]	@ (8011b70 <vTaskSwitchContext+0xa8>)
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d003      	beq.n	8011ade <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011ad6:	4b27      	ldr	r3, [pc, #156]	@ (8011b74 <vTaskSwitchContext+0xac>)
 8011ad8:	2201      	movs	r2, #1
 8011ada:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011adc:	e042      	b.n	8011b64 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8011ade:	4b25      	ldr	r3, [pc, #148]	@ (8011b74 <vTaskSwitchContext+0xac>)
 8011ae0:	2200      	movs	r2, #0
 8011ae2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011ae4:	4b24      	ldr	r3, [pc, #144]	@ (8011b78 <vTaskSwitchContext+0xb0>)
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	60fb      	str	r3, [r7, #12]
 8011aea:	e011      	b.n	8011b10 <vTaskSwitchContext+0x48>
 8011aec:	68fb      	ldr	r3, [r7, #12]
 8011aee:	2b00      	cmp	r3, #0
 8011af0:	d10b      	bne.n	8011b0a <vTaskSwitchContext+0x42>
	__asm volatile
 8011af2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011af6:	f383 8811 	msr	BASEPRI, r3
 8011afa:	f3bf 8f6f 	isb	sy
 8011afe:	f3bf 8f4f 	dsb	sy
 8011b02:	607b      	str	r3, [r7, #4]
}
 8011b04:	bf00      	nop
 8011b06:	bf00      	nop
 8011b08:	e7fd      	b.n	8011b06 <vTaskSwitchContext+0x3e>
 8011b0a:	68fb      	ldr	r3, [r7, #12]
 8011b0c:	3b01      	subs	r3, #1
 8011b0e:	60fb      	str	r3, [r7, #12]
 8011b10:	491a      	ldr	r1, [pc, #104]	@ (8011b7c <vTaskSwitchContext+0xb4>)
 8011b12:	68fa      	ldr	r2, [r7, #12]
 8011b14:	4613      	mov	r3, r2
 8011b16:	009b      	lsls	r3, r3, #2
 8011b18:	4413      	add	r3, r2
 8011b1a:	009b      	lsls	r3, r3, #2
 8011b1c:	440b      	add	r3, r1
 8011b1e:	681b      	ldr	r3, [r3, #0]
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d0e3      	beq.n	8011aec <vTaskSwitchContext+0x24>
 8011b24:	68fa      	ldr	r2, [r7, #12]
 8011b26:	4613      	mov	r3, r2
 8011b28:	009b      	lsls	r3, r3, #2
 8011b2a:	4413      	add	r3, r2
 8011b2c:	009b      	lsls	r3, r3, #2
 8011b2e:	4a13      	ldr	r2, [pc, #76]	@ (8011b7c <vTaskSwitchContext+0xb4>)
 8011b30:	4413      	add	r3, r2
 8011b32:	60bb      	str	r3, [r7, #8]
 8011b34:	68bb      	ldr	r3, [r7, #8]
 8011b36:	685b      	ldr	r3, [r3, #4]
 8011b38:	685a      	ldr	r2, [r3, #4]
 8011b3a:	68bb      	ldr	r3, [r7, #8]
 8011b3c:	605a      	str	r2, [r3, #4]
 8011b3e:	68bb      	ldr	r3, [r7, #8]
 8011b40:	685a      	ldr	r2, [r3, #4]
 8011b42:	68bb      	ldr	r3, [r7, #8]
 8011b44:	3308      	adds	r3, #8
 8011b46:	429a      	cmp	r2, r3
 8011b48:	d104      	bne.n	8011b54 <vTaskSwitchContext+0x8c>
 8011b4a:	68bb      	ldr	r3, [r7, #8]
 8011b4c:	685b      	ldr	r3, [r3, #4]
 8011b4e:	685a      	ldr	r2, [r3, #4]
 8011b50:	68bb      	ldr	r3, [r7, #8]
 8011b52:	605a      	str	r2, [r3, #4]
 8011b54:	68bb      	ldr	r3, [r7, #8]
 8011b56:	685b      	ldr	r3, [r3, #4]
 8011b58:	68db      	ldr	r3, [r3, #12]
 8011b5a:	4a09      	ldr	r2, [pc, #36]	@ (8011b80 <vTaskSwitchContext+0xb8>)
 8011b5c:	6013      	str	r3, [r2, #0]
 8011b5e:	4a06      	ldr	r2, [pc, #24]	@ (8011b78 <vTaskSwitchContext+0xb0>)
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	6013      	str	r3, [r2, #0]
}
 8011b64:	bf00      	nop
 8011b66:	3714      	adds	r7, #20
 8011b68:	46bd      	mov	sp, r7
 8011b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b6e:	4770      	bx	lr
 8011b70:	2000622c 	.word	0x2000622c
 8011b74:	20006218 	.word	0x20006218
 8011b78:	2000620c 	.word	0x2000620c
 8011b7c:	20005d34 	.word	0x20005d34
 8011b80:	20005d30 	.word	0x20005d30

08011b84 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011b84:	b580      	push	{r7, lr}
 8011b86:	b084      	sub	sp, #16
 8011b88:	af00      	add	r7, sp, #0
 8011b8a:	6078      	str	r0, [r7, #4]
 8011b8c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d10b      	bne.n	8011bac <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8011b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b98:	f383 8811 	msr	BASEPRI, r3
 8011b9c:	f3bf 8f6f 	isb	sy
 8011ba0:	f3bf 8f4f 	dsb	sy
 8011ba4:	60fb      	str	r3, [r7, #12]
}
 8011ba6:	bf00      	nop
 8011ba8:	bf00      	nop
 8011baa:	e7fd      	b.n	8011ba8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011bac:	4b07      	ldr	r3, [pc, #28]	@ (8011bcc <vTaskPlaceOnEventList+0x48>)
 8011bae:	681b      	ldr	r3, [r3, #0]
 8011bb0:	3318      	adds	r3, #24
 8011bb2:	4619      	mov	r1, r3
 8011bb4:	6878      	ldr	r0, [r7, #4]
 8011bb6:	f7fe fb8e 	bl	80102d6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011bba:	2101      	movs	r1, #1
 8011bbc:	6838      	ldr	r0, [r7, #0]
 8011bbe:	f000 fa81 	bl	80120c4 <prvAddCurrentTaskToDelayedList>
}
 8011bc2:	bf00      	nop
 8011bc4:	3710      	adds	r7, #16
 8011bc6:	46bd      	mov	sp, r7
 8011bc8:	bd80      	pop	{r7, pc}
 8011bca:	bf00      	nop
 8011bcc:	20005d30 	.word	0x20005d30

08011bd0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011bd0:	b580      	push	{r7, lr}
 8011bd2:	b086      	sub	sp, #24
 8011bd4:	af00      	add	r7, sp, #0
 8011bd6:	60f8      	str	r0, [r7, #12]
 8011bd8:	60b9      	str	r1, [r7, #8]
 8011bda:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011bdc:	68fb      	ldr	r3, [r7, #12]
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d10b      	bne.n	8011bfa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8011be2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011be6:	f383 8811 	msr	BASEPRI, r3
 8011bea:	f3bf 8f6f 	isb	sy
 8011bee:	f3bf 8f4f 	dsb	sy
 8011bf2:	617b      	str	r3, [r7, #20]
}
 8011bf4:	bf00      	nop
 8011bf6:	bf00      	nop
 8011bf8:	e7fd      	b.n	8011bf6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011bfa:	4b0a      	ldr	r3, [pc, #40]	@ (8011c24 <vTaskPlaceOnEventListRestricted+0x54>)
 8011bfc:	681b      	ldr	r3, [r3, #0]
 8011bfe:	3318      	adds	r3, #24
 8011c00:	4619      	mov	r1, r3
 8011c02:	68f8      	ldr	r0, [r7, #12]
 8011c04:	f7fe fb43 	bl	801028e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d002      	beq.n	8011c14 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8011c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8011c12:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011c14:	6879      	ldr	r1, [r7, #4]
 8011c16:	68b8      	ldr	r0, [r7, #8]
 8011c18:	f000 fa54 	bl	80120c4 <prvAddCurrentTaskToDelayedList>
	}
 8011c1c:	bf00      	nop
 8011c1e:	3718      	adds	r7, #24
 8011c20:	46bd      	mov	sp, r7
 8011c22:	bd80      	pop	{r7, pc}
 8011c24:	20005d30 	.word	0x20005d30

08011c28 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011c28:	b580      	push	{r7, lr}
 8011c2a:	b086      	sub	sp, #24
 8011c2c:	af00      	add	r7, sp, #0
 8011c2e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	68db      	ldr	r3, [r3, #12]
 8011c34:	68db      	ldr	r3, [r3, #12]
 8011c36:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011c38:	693b      	ldr	r3, [r7, #16]
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d10b      	bne.n	8011c56 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8011c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c42:	f383 8811 	msr	BASEPRI, r3
 8011c46:	f3bf 8f6f 	isb	sy
 8011c4a:	f3bf 8f4f 	dsb	sy
 8011c4e:	60fb      	str	r3, [r7, #12]
}
 8011c50:	bf00      	nop
 8011c52:	bf00      	nop
 8011c54:	e7fd      	b.n	8011c52 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011c56:	693b      	ldr	r3, [r7, #16]
 8011c58:	3318      	adds	r3, #24
 8011c5a:	4618      	mov	r0, r3
 8011c5c:	f7fe fb74 	bl	8010348 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011c60:	4b1d      	ldr	r3, [pc, #116]	@ (8011cd8 <xTaskRemoveFromEventList+0xb0>)
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	2b00      	cmp	r3, #0
 8011c66:	d11d      	bne.n	8011ca4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011c68:	693b      	ldr	r3, [r7, #16]
 8011c6a:	3304      	adds	r3, #4
 8011c6c:	4618      	mov	r0, r3
 8011c6e:	f7fe fb6b 	bl	8010348 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011c72:	693b      	ldr	r3, [r7, #16]
 8011c74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011c76:	4b19      	ldr	r3, [pc, #100]	@ (8011cdc <xTaskRemoveFromEventList+0xb4>)
 8011c78:	681b      	ldr	r3, [r3, #0]
 8011c7a:	429a      	cmp	r2, r3
 8011c7c:	d903      	bls.n	8011c86 <xTaskRemoveFromEventList+0x5e>
 8011c7e:	693b      	ldr	r3, [r7, #16]
 8011c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c82:	4a16      	ldr	r2, [pc, #88]	@ (8011cdc <xTaskRemoveFromEventList+0xb4>)
 8011c84:	6013      	str	r3, [r2, #0]
 8011c86:	693b      	ldr	r3, [r7, #16]
 8011c88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011c8a:	4613      	mov	r3, r2
 8011c8c:	009b      	lsls	r3, r3, #2
 8011c8e:	4413      	add	r3, r2
 8011c90:	009b      	lsls	r3, r3, #2
 8011c92:	4a13      	ldr	r2, [pc, #76]	@ (8011ce0 <xTaskRemoveFromEventList+0xb8>)
 8011c94:	441a      	add	r2, r3
 8011c96:	693b      	ldr	r3, [r7, #16]
 8011c98:	3304      	adds	r3, #4
 8011c9a:	4619      	mov	r1, r3
 8011c9c:	4610      	mov	r0, r2
 8011c9e:	f7fe faf6 	bl	801028e <vListInsertEnd>
 8011ca2:	e005      	b.n	8011cb0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011ca4:	693b      	ldr	r3, [r7, #16]
 8011ca6:	3318      	adds	r3, #24
 8011ca8:	4619      	mov	r1, r3
 8011caa:	480e      	ldr	r0, [pc, #56]	@ (8011ce4 <xTaskRemoveFromEventList+0xbc>)
 8011cac:	f7fe faef 	bl	801028e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011cb0:	693b      	ldr	r3, [r7, #16]
 8011cb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8011ce8 <xTaskRemoveFromEventList+0xc0>)
 8011cb6:	681b      	ldr	r3, [r3, #0]
 8011cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011cba:	429a      	cmp	r2, r3
 8011cbc:	d905      	bls.n	8011cca <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011cbe:	2301      	movs	r3, #1
 8011cc0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8011cec <xTaskRemoveFromEventList+0xc4>)
 8011cc4:	2201      	movs	r2, #1
 8011cc6:	601a      	str	r2, [r3, #0]
 8011cc8:	e001      	b.n	8011cce <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8011cca:	2300      	movs	r3, #0
 8011ccc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011cce:	697b      	ldr	r3, [r7, #20]
}
 8011cd0:	4618      	mov	r0, r3
 8011cd2:	3718      	adds	r7, #24
 8011cd4:	46bd      	mov	sp, r7
 8011cd6:	bd80      	pop	{r7, pc}
 8011cd8:	2000622c 	.word	0x2000622c
 8011cdc:	2000620c 	.word	0x2000620c
 8011ce0:	20005d34 	.word	0x20005d34
 8011ce4:	200061c4 	.word	0x200061c4
 8011ce8:	20005d30 	.word	0x20005d30
 8011cec:	20006218 	.word	0x20006218

08011cf0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011cf0:	b480      	push	{r7}
 8011cf2:	b083      	sub	sp, #12
 8011cf4:	af00      	add	r7, sp, #0
 8011cf6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011cf8:	4b06      	ldr	r3, [pc, #24]	@ (8011d14 <vTaskInternalSetTimeOutState+0x24>)
 8011cfa:	681a      	ldr	r2, [r3, #0]
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011d00:	4b05      	ldr	r3, [pc, #20]	@ (8011d18 <vTaskInternalSetTimeOutState+0x28>)
 8011d02:	681a      	ldr	r2, [r3, #0]
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	605a      	str	r2, [r3, #4]
}
 8011d08:	bf00      	nop
 8011d0a:	370c      	adds	r7, #12
 8011d0c:	46bd      	mov	sp, r7
 8011d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d12:	4770      	bx	lr
 8011d14:	2000621c 	.word	0x2000621c
 8011d18:	20006208 	.word	0x20006208

08011d1c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011d1c:	b580      	push	{r7, lr}
 8011d1e:	b088      	sub	sp, #32
 8011d20:	af00      	add	r7, sp, #0
 8011d22:	6078      	str	r0, [r7, #4]
 8011d24:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	d10b      	bne.n	8011d44 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8011d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d30:	f383 8811 	msr	BASEPRI, r3
 8011d34:	f3bf 8f6f 	isb	sy
 8011d38:	f3bf 8f4f 	dsb	sy
 8011d3c:	613b      	str	r3, [r7, #16]
}
 8011d3e:	bf00      	nop
 8011d40:	bf00      	nop
 8011d42:	e7fd      	b.n	8011d40 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8011d44:	683b      	ldr	r3, [r7, #0]
 8011d46:	2b00      	cmp	r3, #0
 8011d48:	d10b      	bne.n	8011d62 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8011d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d4e:	f383 8811 	msr	BASEPRI, r3
 8011d52:	f3bf 8f6f 	isb	sy
 8011d56:	f3bf 8f4f 	dsb	sy
 8011d5a:	60fb      	str	r3, [r7, #12]
}
 8011d5c:	bf00      	nop
 8011d5e:	bf00      	nop
 8011d60:	e7fd      	b.n	8011d5e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8011d62:	f7fe fc49 	bl	80105f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011d66:	4b1d      	ldr	r3, [pc, #116]	@ (8011ddc <xTaskCheckForTimeOut+0xc0>)
 8011d68:	681b      	ldr	r3, [r3, #0]
 8011d6a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	685b      	ldr	r3, [r3, #4]
 8011d70:	69ba      	ldr	r2, [r7, #24]
 8011d72:	1ad3      	subs	r3, r2, r3
 8011d74:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011d76:	683b      	ldr	r3, [r7, #0]
 8011d78:	681b      	ldr	r3, [r3, #0]
 8011d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d7e:	d102      	bne.n	8011d86 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011d80:	2300      	movs	r3, #0
 8011d82:	61fb      	str	r3, [r7, #28]
 8011d84:	e023      	b.n	8011dce <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	681a      	ldr	r2, [r3, #0]
 8011d8a:	4b15      	ldr	r3, [pc, #84]	@ (8011de0 <xTaskCheckForTimeOut+0xc4>)
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	429a      	cmp	r2, r3
 8011d90:	d007      	beq.n	8011da2 <xTaskCheckForTimeOut+0x86>
 8011d92:	687b      	ldr	r3, [r7, #4]
 8011d94:	685b      	ldr	r3, [r3, #4]
 8011d96:	69ba      	ldr	r2, [r7, #24]
 8011d98:	429a      	cmp	r2, r3
 8011d9a:	d302      	bcc.n	8011da2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011d9c:	2301      	movs	r3, #1
 8011d9e:	61fb      	str	r3, [r7, #28]
 8011da0:	e015      	b.n	8011dce <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011da2:	683b      	ldr	r3, [r7, #0]
 8011da4:	681b      	ldr	r3, [r3, #0]
 8011da6:	697a      	ldr	r2, [r7, #20]
 8011da8:	429a      	cmp	r2, r3
 8011daa:	d20b      	bcs.n	8011dc4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011dac:	683b      	ldr	r3, [r7, #0]
 8011dae:	681a      	ldr	r2, [r3, #0]
 8011db0:	697b      	ldr	r3, [r7, #20]
 8011db2:	1ad2      	subs	r2, r2, r3
 8011db4:	683b      	ldr	r3, [r7, #0]
 8011db6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011db8:	6878      	ldr	r0, [r7, #4]
 8011dba:	f7ff ff99 	bl	8011cf0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011dbe:	2300      	movs	r3, #0
 8011dc0:	61fb      	str	r3, [r7, #28]
 8011dc2:	e004      	b.n	8011dce <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8011dc4:	683b      	ldr	r3, [r7, #0]
 8011dc6:	2200      	movs	r2, #0
 8011dc8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011dca:	2301      	movs	r3, #1
 8011dcc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011dce:	f7fe fc45 	bl	801065c <vPortExitCritical>

	return xReturn;
 8011dd2:	69fb      	ldr	r3, [r7, #28]
}
 8011dd4:	4618      	mov	r0, r3
 8011dd6:	3720      	adds	r7, #32
 8011dd8:	46bd      	mov	sp, r7
 8011dda:	bd80      	pop	{r7, pc}
 8011ddc:	20006208 	.word	0x20006208
 8011de0:	2000621c 	.word	0x2000621c

08011de4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011de4:	b480      	push	{r7}
 8011de6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011de8:	4b03      	ldr	r3, [pc, #12]	@ (8011df8 <vTaskMissedYield+0x14>)
 8011dea:	2201      	movs	r2, #1
 8011dec:	601a      	str	r2, [r3, #0]
}
 8011dee:	bf00      	nop
 8011df0:	46bd      	mov	sp, r7
 8011df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df6:	4770      	bx	lr
 8011df8:	20006218 	.word	0x20006218

08011dfc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011dfc:	b580      	push	{r7, lr}
 8011dfe:	b082      	sub	sp, #8
 8011e00:	af00      	add	r7, sp, #0
 8011e02:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011e04:	f000 f852 	bl	8011eac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011e08:	4b06      	ldr	r3, [pc, #24]	@ (8011e24 <prvIdleTask+0x28>)
 8011e0a:	681b      	ldr	r3, [r3, #0]
 8011e0c:	2b01      	cmp	r3, #1
 8011e0e:	d9f9      	bls.n	8011e04 <prvIdleTask+0x8>
			{
				taskYIELD();
 8011e10:	4b05      	ldr	r3, [pc, #20]	@ (8011e28 <prvIdleTask+0x2c>)
 8011e12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011e16:	601a      	str	r2, [r3, #0]
 8011e18:	f3bf 8f4f 	dsb	sy
 8011e1c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011e20:	e7f0      	b.n	8011e04 <prvIdleTask+0x8>
 8011e22:	bf00      	nop
 8011e24:	20005d34 	.word	0x20005d34
 8011e28:	e000ed04 	.word	0xe000ed04

08011e2c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011e2c:	b580      	push	{r7, lr}
 8011e2e:	b082      	sub	sp, #8
 8011e30:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011e32:	2300      	movs	r3, #0
 8011e34:	607b      	str	r3, [r7, #4]
 8011e36:	e00c      	b.n	8011e52 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011e38:	687a      	ldr	r2, [r7, #4]
 8011e3a:	4613      	mov	r3, r2
 8011e3c:	009b      	lsls	r3, r3, #2
 8011e3e:	4413      	add	r3, r2
 8011e40:	009b      	lsls	r3, r3, #2
 8011e42:	4a12      	ldr	r2, [pc, #72]	@ (8011e8c <prvInitialiseTaskLists+0x60>)
 8011e44:	4413      	add	r3, r2
 8011e46:	4618      	mov	r0, r3
 8011e48:	f7fe f9f4 	bl	8010234 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	3301      	adds	r3, #1
 8011e50:	607b      	str	r3, [r7, #4]
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	2b37      	cmp	r3, #55	@ 0x37
 8011e56:	d9ef      	bls.n	8011e38 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011e58:	480d      	ldr	r0, [pc, #52]	@ (8011e90 <prvInitialiseTaskLists+0x64>)
 8011e5a:	f7fe f9eb 	bl	8010234 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011e5e:	480d      	ldr	r0, [pc, #52]	@ (8011e94 <prvInitialiseTaskLists+0x68>)
 8011e60:	f7fe f9e8 	bl	8010234 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011e64:	480c      	ldr	r0, [pc, #48]	@ (8011e98 <prvInitialiseTaskLists+0x6c>)
 8011e66:	f7fe f9e5 	bl	8010234 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011e6a:	480c      	ldr	r0, [pc, #48]	@ (8011e9c <prvInitialiseTaskLists+0x70>)
 8011e6c:	f7fe f9e2 	bl	8010234 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011e70:	480b      	ldr	r0, [pc, #44]	@ (8011ea0 <prvInitialiseTaskLists+0x74>)
 8011e72:	f7fe f9df 	bl	8010234 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011e76:	4b0b      	ldr	r3, [pc, #44]	@ (8011ea4 <prvInitialiseTaskLists+0x78>)
 8011e78:	4a05      	ldr	r2, [pc, #20]	@ (8011e90 <prvInitialiseTaskLists+0x64>)
 8011e7a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8011ea8 <prvInitialiseTaskLists+0x7c>)
 8011e7e:	4a05      	ldr	r2, [pc, #20]	@ (8011e94 <prvInitialiseTaskLists+0x68>)
 8011e80:	601a      	str	r2, [r3, #0]
}
 8011e82:	bf00      	nop
 8011e84:	3708      	adds	r7, #8
 8011e86:	46bd      	mov	sp, r7
 8011e88:	bd80      	pop	{r7, pc}
 8011e8a:	bf00      	nop
 8011e8c:	20005d34 	.word	0x20005d34
 8011e90:	20006194 	.word	0x20006194
 8011e94:	200061a8 	.word	0x200061a8
 8011e98:	200061c4 	.word	0x200061c4
 8011e9c:	200061d8 	.word	0x200061d8
 8011ea0:	200061f0 	.word	0x200061f0
 8011ea4:	200061bc 	.word	0x200061bc
 8011ea8:	200061c0 	.word	0x200061c0

08011eac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011eac:	b580      	push	{r7, lr}
 8011eae:	b082      	sub	sp, #8
 8011eb0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011eb2:	e019      	b.n	8011ee8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011eb4:	f7fe fba0 	bl	80105f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011eb8:	4b10      	ldr	r3, [pc, #64]	@ (8011efc <prvCheckTasksWaitingTermination+0x50>)
 8011eba:	68db      	ldr	r3, [r3, #12]
 8011ebc:	68db      	ldr	r3, [r3, #12]
 8011ebe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	3304      	adds	r3, #4
 8011ec4:	4618      	mov	r0, r3
 8011ec6:	f7fe fa3f 	bl	8010348 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011eca:	4b0d      	ldr	r3, [pc, #52]	@ (8011f00 <prvCheckTasksWaitingTermination+0x54>)
 8011ecc:	681b      	ldr	r3, [r3, #0]
 8011ece:	3b01      	subs	r3, #1
 8011ed0:	4a0b      	ldr	r2, [pc, #44]	@ (8011f00 <prvCheckTasksWaitingTermination+0x54>)
 8011ed2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8011f04 <prvCheckTasksWaitingTermination+0x58>)
 8011ed6:	681b      	ldr	r3, [r3, #0]
 8011ed8:	3b01      	subs	r3, #1
 8011eda:	4a0a      	ldr	r2, [pc, #40]	@ (8011f04 <prvCheckTasksWaitingTermination+0x58>)
 8011edc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011ede:	f7fe fbbd 	bl	801065c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8011ee2:	6878      	ldr	r0, [r7, #4]
 8011ee4:	f000 f810 	bl	8011f08 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011ee8:	4b06      	ldr	r3, [pc, #24]	@ (8011f04 <prvCheckTasksWaitingTermination+0x58>)
 8011eea:	681b      	ldr	r3, [r3, #0]
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d1e1      	bne.n	8011eb4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011ef0:	bf00      	nop
 8011ef2:	bf00      	nop
 8011ef4:	3708      	adds	r7, #8
 8011ef6:	46bd      	mov	sp, r7
 8011ef8:	bd80      	pop	{r7, pc}
 8011efa:	bf00      	nop
 8011efc:	200061d8 	.word	0x200061d8
 8011f00:	20006204 	.word	0x20006204
 8011f04:	200061ec 	.word	0x200061ec

08011f08 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011f08:	b580      	push	{r7, lr}
 8011f0a:	b084      	sub	sp, #16
 8011f0c:	af00      	add	r7, sp, #0
 8011f0e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d108      	bne.n	8011f2c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011f1e:	4618      	mov	r0, r3
 8011f20:	f7fe f868 	bl	800fff4 <vPortFree>
				vPortFree( pxTCB );
 8011f24:	6878      	ldr	r0, [r7, #4]
 8011f26:	f7fe f865 	bl	800fff4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011f2a:	e019      	b.n	8011f60 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8011f32:	2b01      	cmp	r3, #1
 8011f34:	d103      	bne.n	8011f3e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8011f36:	6878      	ldr	r0, [r7, #4]
 8011f38:	f7fe f85c 	bl	800fff4 <vPortFree>
	}
 8011f3c:	e010      	b.n	8011f60 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8011f44:	2b02      	cmp	r3, #2
 8011f46:	d00b      	beq.n	8011f60 <prvDeleteTCB+0x58>
	__asm volatile
 8011f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f4c:	f383 8811 	msr	BASEPRI, r3
 8011f50:	f3bf 8f6f 	isb	sy
 8011f54:	f3bf 8f4f 	dsb	sy
 8011f58:	60fb      	str	r3, [r7, #12]
}
 8011f5a:	bf00      	nop
 8011f5c:	bf00      	nop
 8011f5e:	e7fd      	b.n	8011f5c <prvDeleteTCB+0x54>
	}
 8011f60:	bf00      	nop
 8011f62:	3710      	adds	r7, #16
 8011f64:	46bd      	mov	sp, r7
 8011f66:	bd80      	pop	{r7, pc}

08011f68 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011f68:	b480      	push	{r7}
 8011f6a:	b083      	sub	sp, #12
 8011f6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8011fa0 <prvResetNextTaskUnblockTime+0x38>)
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	681b      	ldr	r3, [r3, #0]
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	d104      	bne.n	8011f82 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011f78:	4b0a      	ldr	r3, [pc, #40]	@ (8011fa4 <prvResetNextTaskUnblockTime+0x3c>)
 8011f7a:	f04f 32ff 	mov.w	r2, #4294967295
 8011f7e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011f80:	e008      	b.n	8011f94 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011f82:	4b07      	ldr	r3, [pc, #28]	@ (8011fa0 <prvResetNextTaskUnblockTime+0x38>)
 8011f84:	681b      	ldr	r3, [r3, #0]
 8011f86:	68db      	ldr	r3, [r3, #12]
 8011f88:	68db      	ldr	r3, [r3, #12]
 8011f8a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	685b      	ldr	r3, [r3, #4]
 8011f90:	4a04      	ldr	r2, [pc, #16]	@ (8011fa4 <prvResetNextTaskUnblockTime+0x3c>)
 8011f92:	6013      	str	r3, [r2, #0]
}
 8011f94:	bf00      	nop
 8011f96:	370c      	adds	r7, #12
 8011f98:	46bd      	mov	sp, r7
 8011f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f9e:	4770      	bx	lr
 8011fa0:	200061bc 	.word	0x200061bc
 8011fa4:	20006224 	.word	0x20006224

08011fa8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011fa8:	b480      	push	{r7}
 8011faa:	b083      	sub	sp, #12
 8011fac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011fae:	4b0b      	ldr	r3, [pc, #44]	@ (8011fdc <xTaskGetSchedulerState+0x34>)
 8011fb0:	681b      	ldr	r3, [r3, #0]
 8011fb2:	2b00      	cmp	r3, #0
 8011fb4:	d102      	bne.n	8011fbc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8011fb6:	2301      	movs	r3, #1
 8011fb8:	607b      	str	r3, [r7, #4]
 8011fba:	e008      	b.n	8011fce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011fbc:	4b08      	ldr	r3, [pc, #32]	@ (8011fe0 <xTaskGetSchedulerState+0x38>)
 8011fbe:	681b      	ldr	r3, [r3, #0]
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d102      	bne.n	8011fca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011fc4:	2302      	movs	r3, #2
 8011fc6:	607b      	str	r3, [r7, #4]
 8011fc8:	e001      	b.n	8011fce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011fca:	2300      	movs	r3, #0
 8011fcc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011fce:	687b      	ldr	r3, [r7, #4]
	}
 8011fd0:	4618      	mov	r0, r3
 8011fd2:	370c      	adds	r7, #12
 8011fd4:	46bd      	mov	sp, r7
 8011fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fda:	4770      	bx	lr
 8011fdc:	20006210 	.word	0x20006210
 8011fe0:	2000622c 	.word	0x2000622c

08011fe4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011fe4:	b580      	push	{r7, lr}
 8011fe6:	b086      	sub	sp, #24
 8011fe8:	af00      	add	r7, sp, #0
 8011fea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011ff0:	2300      	movs	r3, #0
 8011ff2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	2b00      	cmp	r3, #0
 8011ff8:	d058      	beq.n	80120ac <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011ffa:	4b2f      	ldr	r3, [pc, #188]	@ (80120b8 <xTaskPriorityDisinherit+0xd4>)
 8011ffc:	681b      	ldr	r3, [r3, #0]
 8011ffe:	693a      	ldr	r2, [r7, #16]
 8012000:	429a      	cmp	r2, r3
 8012002:	d00b      	beq.n	801201c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8012004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012008:	f383 8811 	msr	BASEPRI, r3
 801200c:	f3bf 8f6f 	isb	sy
 8012010:	f3bf 8f4f 	dsb	sy
 8012014:	60fb      	str	r3, [r7, #12]
}
 8012016:	bf00      	nop
 8012018:	bf00      	nop
 801201a:	e7fd      	b.n	8012018 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801201c:	693b      	ldr	r3, [r7, #16]
 801201e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012020:	2b00      	cmp	r3, #0
 8012022:	d10b      	bne.n	801203c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8012024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012028:	f383 8811 	msr	BASEPRI, r3
 801202c:	f3bf 8f6f 	isb	sy
 8012030:	f3bf 8f4f 	dsb	sy
 8012034:	60bb      	str	r3, [r7, #8]
}
 8012036:	bf00      	nop
 8012038:	bf00      	nop
 801203a:	e7fd      	b.n	8012038 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 801203c:	693b      	ldr	r3, [r7, #16]
 801203e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012040:	1e5a      	subs	r2, r3, #1
 8012042:	693b      	ldr	r3, [r7, #16]
 8012044:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8012046:	693b      	ldr	r3, [r7, #16]
 8012048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801204a:	693b      	ldr	r3, [r7, #16]
 801204c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801204e:	429a      	cmp	r2, r3
 8012050:	d02c      	beq.n	80120ac <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8012052:	693b      	ldr	r3, [r7, #16]
 8012054:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012056:	2b00      	cmp	r3, #0
 8012058:	d128      	bne.n	80120ac <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801205a:	693b      	ldr	r3, [r7, #16]
 801205c:	3304      	adds	r3, #4
 801205e:	4618      	mov	r0, r3
 8012060:	f7fe f972 	bl	8010348 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012064:	693b      	ldr	r3, [r7, #16]
 8012066:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012068:	693b      	ldr	r3, [r7, #16]
 801206a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801206c:	693b      	ldr	r3, [r7, #16]
 801206e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012070:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012074:	693b      	ldr	r3, [r7, #16]
 8012076:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8012078:	693b      	ldr	r3, [r7, #16]
 801207a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801207c:	4b0f      	ldr	r3, [pc, #60]	@ (80120bc <xTaskPriorityDisinherit+0xd8>)
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	429a      	cmp	r2, r3
 8012082:	d903      	bls.n	801208c <xTaskPriorityDisinherit+0xa8>
 8012084:	693b      	ldr	r3, [r7, #16]
 8012086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012088:	4a0c      	ldr	r2, [pc, #48]	@ (80120bc <xTaskPriorityDisinherit+0xd8>)
 801208a:	6013      	str	r3, [r2, #0]
 801208c:	693b      	ldr	r3, [r7, #16]
 801208e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012090:	4613      	mov	r3, r2
 8012092:	009b      	lsls	r3, r3, #2
 8012094:	4413      	add	r3, r2
 8012096:	009b      	lsls	r3, r3, #2
 8012098:	4a09      	ldr	r2, [pc, #36]	@ (80120c0 <xTaskPriorityDisinherit+0xdc>)
 801209a:	441a      	add	r2, r3
 801209c:	693b      	ldr	r3, [r7, #16]
 801209e:	3304      	adds	r3, #4
 80120a0:	4619      	mov	r1, r3
 80120a2:	4610      	mov	r0, r2
 80120a4:	f7fe f8f3 	bl	801028e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80120a8:	2301      	movs	r3, #1
 80120aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80120ac:	697b      	ldr	r3, [r7, #20]
	}
 80120ae:	4618      	mov	r0, r3
 80120b0:	3718      	adds	r7, #24
 80120b2:	46bd      	mov	sp, r7
 80120b4:	bd80      	pop	{r7, pc}
 80120b6:	bf00      	nop
 80120b8:	20005d30 	.word	0x20005d30
 80120bc:	2000620c 	.word	0x2000620c
 80120c0:	20005d34 	.word	0x20005d34

080120c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80120c4:	b580      	push	{r7, lr}
 80120c6:	b084      	sub	sp, #16
 80120c8:	af00      	add	r7, sp, #0
 80120ca:	6078      	str	r0, [r7, #4]
 80120cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80120ce:	4b21      	ldr	r3, [pc, #132]	@ (8012154 <prvAddCurrentTaskToDelayedList+0x90>)
 80120d0:	681b      	ldr	r3, [r3, #0]
 80120d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80120d4:	4b20      	ldr	r3, [pc, #128]	@ (8012158 <prvAddCurrentTaskToDelayedList+0x94>)
 80120d6:	681b      	ldr	r3, [r3, #0]
 80120d8:	3304      	adds	r3, #4
 80120da:	4618      	mov	r0, r3
 80120dc:	f7fe f934 	bl	8010348 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120e6:	d10a      	bne.n	80120fe <prvAddCurrentTaskToDelayedList+0x3a>
 80120e8:	683b      	ldr	r3, [r7, #0]
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d007      	beq.n	80120fe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80120ee:	4b1a      	ldr	r3, [pc, #104]	@ (8012158 <prvAddCurrentTaskToDelayedList+0x94>)
 80120f0:	681b      	ldr	r3, [r3, #0]
 80120f2:	3304      	adds	r3, #4
 80120f4:	4619      	mov	r1, r3
 80120f6:	4819      	ldr	r0, [pc, #100]	@ (801215c <prvAddCurrentTaskToDelayedList+0x98>)
 80120f8:	f7fe f8c9 	bl	801028e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80120fc:	e026      	b.n	801214c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80120fe:	68fa      	ldr	r2, [r7, #12]
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	4413      	add	r3, r2
 8012104:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8012106:	4b14      	ldr	r3, [pc, #80]	@ (8012158 <prvAddCurrentTaskToDelayedList+0x94>)
 8012108:	681b      	ldr	r3, [r3, #0]
 801210a:	68ba      	ldr	r2, [r7, #8]
 801210c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801210e:	68ba      	ldr	r2, [r7, #8]
 8012110:	68fb      	ldr	r3, [r7, #12]
 8012112:	429a      	cmp	r2, r3
 8012114:	d209      	bcs.n	801212a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012116:	4b12      	ldr	r3, [pc, #72]	@ (8012160 <prvAddCurrentTaskToDelayedList+0x9c>)
 8012118:	681a      	ldr	r2, [r3, #0]
 801211a:	4b0f      	ldr	r3, [pc, #60]	@ (8012158 <prvAddCurrentTaskToDelayedList+0x94>)
 801211c:	681b      	ldr	r3, [r3, #0]
 801211e:	3304      	adds	r3, #4
 8012120:	4619      	mov	r1, r3
 8012122:	4610      	mov	r0, r2
 8012124:	f7fe f8d7 	bl	80102d6 <vListInsert>
}
 8012128:	e010      	b.n	801214c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801212a:	4b0e      	ldr	r3, [pc, #56]	@ (8012164 <prvAddCurrentTaskToDelayedList+0xa0>)
 801212c:	681a      	ldr	r2, [r3, #0]
 801212e:	4b0a      	ldr	r3, [pc, #40]	@ (8012158 <prvAddCurrentTaskToDelayedList+0x94>)
 8012130:	681b      	ldr	r3, [r3, #0]
 8012132:	3304      	adds	r3, #4
 8012134:	4619      	mov	r1, r3
 8012136:	4610      	mov	r0, r2
 8012138:	f7fe f8cd 	bl	80102d6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801213c:	4b0a      	ldr	r3, [pc, #40]	@ (8012168 <prvAddCurrentTaskToDelayedList+0xa4>)
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	68ba      	ldr	r2, [r7, #8]
 8012142:	429a      	cmp	r2, r3
 8012144:	d202      	bcs.n	801214c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8012146:	4a08      	ldr	r2, [pc, #32]	@ (8012168 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012148:	68bb      	ldr	r3, [r7, #8]
 801214a:	6013      	str	r3, [r2, #0]
}
 801214c:	bf00      	nop
 801214e:	3710      	adds	r7, #16
 8012150:	46bd      	mov	sp, r7
 8012152:	bd80      	pop	{r7, pc}
 8012154:	20006208 	.word	0x20006208
 8012158:	20005d30 	.word	0x20005d30
 801215c:	200061f0 	.word	0x200061f0
 8012160:	200061c0 	.word	0x200061c0
 8012164:	200061bc 	.word	0x200061bc
 8012168:	20006224 	.word	0x20006224

0801216c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801216c:	b580      	push	{r7, lr}
 801216e:	b08a      	sub	sp, #40	@ 0x28
 8012170:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8012172:	2300      	movs	r3, #0
 8012174:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8012176:	f000 fb13 	bl	80127a0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801217a:	4b1d      	ldr	r3, [pc, #116]	@ (80121f0 <xTimerCreateTimerTask+0x84>)
 801217c:	681b      	ldr	r3, [r3, #0]
 801217e:	2b00      	cmp	r3, #0
 8012180:	d021      	beq.n	80121c6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8012182:	2300      	movs	r3, #0
 8012184:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8012186:	2300      	movs	r3, #0
 8012188:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801218a:	1d3a      	adds	r2, r7, #4
 801218c:	f107 0108 	add.w	r1, r7, #8
 8012190:	f107 030c 	add.w	r3, r7, #12
 8012194:	4618      	mov	r0, r3
 8012196:	f7fd fe45 	bl	800fe24 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801219a:	6879      	ldr	r1, [r7, #4]
 801219c:	68bb      	ldr	r3, [r7, #8]
 801219e:	68fa      	ldr	r2, [r7, #12]
 80121a0:	9202      	str	r2, [sp, #8]
 80121a2:	9301      	str	r3, [sp, #4]
 80121a4:	2302      	movs	r3, #2
 80121a6:	9300      	str	r3, [sp, #0]
 80121a8:	2300      	movs	r3, #0
 80121aa:	460a      	mov	r2, r1
 80121ac:	4911      	ldr	r1, [pc, #68]	@ (80121f4 <xTimerCreateTimerTask+0x88>)
 80121ae:	4812      	ldr	r0, [pc, #72]	@ (80121f8 <xTimerCreateTimerTask+0x8c>)
 80121b0:	f7ff f83e 	bl	8011230 <xTaskCreateStatic>
 80121b4:	4603      	mov	r3, r0
 80121b6:	4a11      	ldr	r2, [pc, #68]	@ (80121fc <xTimerCreateTimerTask+0x90>)
 80121b8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80121ba:	4b10      	ldr	r3, [pc, #64]	@ (80121fc <xTimerCreateTimerTask+0x90>)
 80121bc:	681b      	ldr	r3, [r3, #0]
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d001      	beq.n	80121c6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80121c2:	2301      	movs	r3, #1
 80121c4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80121c6:	697b      	ldr	r3, [r7, #20]
 80121c8:	2b00      	cmp	r3, #0
 80121ca:	d10b      	bne.n	80121e4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80121cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121d0:	f383 8811 	msr	BASEPRI, r3
 80121d4:	f3bf 8f6f 	isb	sy
 80121d8:	f3bf 8f4f 	dsb	sy
 80121dc:	613b      	str	r3, [r7, #16]
}
 80121de:	bf00      	nop
 80121e0:	bf00      	nop
 80121e2:	e7fd      	b.n	80121e0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80121e4:	697b      	ldr	r3, [r7, #20]
}
 80121e6:	4618      	mov	r0, r3
 80121e8:	3718      	adds	r7, #24
 80121ea:	46bd      	mov	sp, r7
 80121ec:	bd80      	pop	{r7, pc}
 80121ee:	bf00      	nop
 80121f0:	20006260 	.word	0x20006260
 80121f4:	08013748 	.word	0x08013748
 80121f8:	08012339 	.word	0x08012339
 80121fc:	20006264 	.word	0x20006264

08012200 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8012200:	b580      	push	{r7, lr}
 8012202:	b08a      	sub	sp, #40	@ 0x28
 8012204:	af00      	add	r7, sp, #0
 8012206:	60f8      	str	r0, [r7, #12]
 8012208:	60b9      	str	r1, [r7, #8]
 801220a:	607a      	str	r2, [r7, #4]
 801220c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801220e:	2300      	movs	r3, #0
 8012210:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8012212:	68fb      	ldr	r3, [r7, #12]
 8012214:	2b00      	cmp	r3, #0
 8012216:	d10b      	bne.n	8012230 <xTimerGenericCommand+0x30>
	__asm volatile
 8012218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801221c:	f383 8811 	msr	BASEPRI, r3
 8012220:	f3bf 8f6f 	isb	sy
 8012224:	f3bf 8f4f 	dsb	sy
 8012228:	623b      	str	r3, [r7, #32]
}
 801222a:	bf00      	nop
 801222c:	bf00      	nop
 801222e:	e7fd      	b.n	801222c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8012230:	4b19      	ldr	r3, [pc, #100]	@ (8012298 <xTimerGenericCommand+0x98>)
 8012232:	681b      	ldr	r3, [r3, #0]
 8012234:	2b00      	cmp	r3, #0
 8012236:	d02a      	beq.n	801228e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8012238:	68bb      	ldr	r3, [r7, #8]
 801223a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8012240:	68fb      	ldr	r3, [r7, #12]
 8012242:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012244:	68bb      	ldr	r3, [r7, #8]
 8012246:	2b05      	cmp	r3, #5
 8012248:	dc18      	bgt.n	801227c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801224a:	f7ff fead 	bl	8011fa8 <xTaskGetSchedulerState>
 801224e:	4603      	mov	r3, r0
 8012250:	2b02      	cmp	r3, #2
 8012252:	d109      	bne.n	8012268 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012254:	4b10      	ldr	r3, [pc, #64]	@ (8012298 <xTimerGenericCommand+0x98>)
 8012256:	6818      	ldr	r0, [r3, #0]
 8012258:	f107 0110 	add.w	r1, r7, #16
 801225c:	2300      	movs	r3, #0
 801225e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012260:	f7fe fbf6 	bl	8010a50 <xQueueGenericSend>
 8012264:	6278      	str	r0, [r7, #36]	@ 0x24
 8012266:	e012      	b.n	801228e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012268:	4b0b      	ldr	r3, [pc, #44]	@ (8012298 <xTimerGenericCommand+0x98>)
 801226a:	6818      	ldr	r0, [r3, #0]
 801226c:	f107 0110 	add.w	r1, r7, #16
 8012270:	2300      	movs	r3, #0
 8012272:	2200      	movs	r2, #0
 8012274:	f7fe fbec 	bl	8010a50 <xQueueGenericSend>
 8012278:	6278      	str	r0, [r7, #36]	@ 0x24
 801227a:	e008      	b.n	801228e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801227c:	4b06      	ldr	r3, [pc, #24]	@ (8012298 <xTimerGenericCommand+0x98>)
 801227e:	6818      	ldr	r0, [r3, #0]
 8012280:	f107 0110 	add.w	r1, r7, #16
 8012284:	2300      	movs	r3, #0
 8012286:	683a      	ldr	r2, [r7, #0]
 8012288:	f7fe fce4 	bl	8010c54 <xQueueGenericSendFromISR>
 801228c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801228e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012290:	4618      	mov	r0, r3
 8012292:	3728      	adds	r7, #40	@ 0x28
 8012294:	46bd      	mov	sp, r7
 8012296:	bd80      	pop	{r7, pc}
 8012298:	20006260 	.word	0x20006260

0801229c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 801229c:	b580      	push	{r7, lr}
 801229e:	b088      	sub	sp, #32
 80122a0:	af02      	add	r7, sp, #8
 80122a2:	6078      	str	r0, [r7, #4]
 80122a4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80122a6:	4b23      	ldr	r3, [pc, #140]	@ (8012334 <prvProcessExpiredTimer+0x98>)
 80122a8:	681b      	ldr	r3, [r3, #0]
 80122aa:	68db      	ldr	r3, [r3, #12]
 80122ac:	68db      	ldr	r3, [r3, #12]
 80122ae:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80122b0:	697b      	ldr	r3, [r7, #20]
 80122b2:	3304      	adds	r3, #4
 80122b4:	4618      	mov	r0, r3
 80122b6:	f7fe f847 	bl	8010348 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80122ba:	697b      	ldr	r3, [r7, #20]
 80122bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80122c0:	f003 0304 	and.w	r3, r3, #4
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	d023      	beq.n	8012310 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80122c8:	697b      	ldr	r3, [r7, #20]
 80122ca:	699a      	ldr	r2, [r3, #24]
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	18d1      	adds	r1, r2, r3
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	683a      	ldr	r2, [r7, #0]
 80122d4:	6978      	ldr	r0, [r7, #20]
 80122d6:	f000 f8d5 	bl	8012484 <prvInsertTimerInActiveList>
 80122da:	4603      	mov	r3, r0
 80122dc:	2b00      	cmp	r3, #0
 80122de:	d020      	beq.n	8012322 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80122e0:	2300      	movs	r3, #0
 80122e2:	9300      	str	r3, [sp, #0]
 80122e4:	2300      	movs	r3, #0
 80122e6:	687a      	ldr	r2, [r7, #4]
 80122e8:	2100      	movs	r1, #0
 80122ea:	6978      	ldr	r0, [r7, #20]
 80122ec:	f7ff ff88 	bl	8012200 <xTimerGenericCommand>
 80122f0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80122f2:	693b      	ldr	r3, [r7, #16]
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	d114      	bne.n	8012322 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80122f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122fc:	f383 8811 	msr	BASEPRI, r3
 8012300:	f3bf 8f6f 	isb	sy
 8012304:	f3bf 8f4f 	dsb	sy
 8012308:	60fb      	str	r3, [r7, #12]
}
 801230a:	bf00      	nop
 801230c:	bf00      	nop
 801230e:	e7fd      	b.n	801230c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012310:	697b      	ldr	r3, [r7, #20]
 8012312:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012316:	f023 0301 	bic.w	r3, r3, #1
 801231a:	b2da      	uxtb	r2, r3
 801231c:	697b      	ldr	r3, [r7, #20]
 801231e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012322:	697b      	ldr	r3, [r7, #20]
 8012324:	6a1b      	ldr	r3, [r3, #32]
 8012326:	6978      	ldr	r0, [r7, #20]
 8012328:	4798      	blx	r3
}
 801232a:	bf00      	nop
 801232c:	3718      	adds	r7, #24
 801232e:	46bd      	mov	sp, r7
 8012330:	bd80      	pop	{r7, pc}
 8012332:	bf00      	nop
 8012334:	20006258 	.word	0x20006258

08012338 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8012338:	b580      	push	{r7, lr}
 801233a:	b084      	sub	sp, #16
 801233c:	af00      	add	r7, sp, #0
 801233e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012340:	f107 0308 	add.w	r3, r7, #8
 8012344:	4618      	mov	r0, r3
 8012346:	f000 f859 	bl	80123fc <prvGetNextExpireTime>
 801234a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801234c:	68bb      	ldr	r3, [r7, #8]
 801234e:	4619      	mov	r1, r3
 8012350:	68f8      	ldr	r0, [r7, #12]
 8012352:	f000 f805 	bl	8012360 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012356:	f000 f8d7 	bl	8012508 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801235a:	bf00      	nop
 801235c:	e7f0      	b.n	8012340 <prvTimerTask+0x8>
	...

08012360 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8012360:	b580      	push	{r7, lr}
 8012362:	b084      	sub	sp, #16
 8012364:	af00      	add	r7, sp, #0
 8012366:	6078      	str	r0, [r7, #4]
 8012368:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801236a:	f7ff fa25 	bl	80117b8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801236e:	f107 0308 	add.w	r3, r7, #8
 8012372:	4618      	mov	r0, r3
 8012374:	f000 f866 	bl	8012444 <prvSampleTimeNow>
 8012378:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801237a:	68bb      	ldr	r3, [r7, #8]
 801237c:	2b00      	cmp	r3, #0
 801237e:	d130      	bne.n	80123e2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8012380:	683b      	ldr	r3, [r7, #0]
 8012382:	2b00      	cmp	r3, #0
 8012384:	d10a      	bne.n	801239c <prvProcessTimerOrBlockTask+0x3c>
 8012386:	687a      	ldr	r2, [r7, #4]
 8012388:	68fb      	ldr	r3, [r7, #12]
 801238a:	429a      	cmp	r2, r3
 801238c:	d806      	bhi.n	801239c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801238e:	f7ff fa21 	bl	80117d4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8012392:	68f9      	ldr	r1, [r7, #12]
 8012394:	6878      	ldr	r0, [r7, #4]
 8012396:	f7ff ff81 	bl	801229c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801239a:	e024      	b.n	80123e6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 801239c:	683b      	ldr	r3, [r7, #0]
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d008      	beq.n	80123b4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80123a2:	4b13      	ldr	r3, [pc, #76]	@ (80123f0 <prvProcessTimerOrBlockTask+0x90>)
 80123a4:	681b      	ldr	r3, [r3, #0]
 80123a6:	681b      	ldr	r3, [r3, #0]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d101      	bne.n	80123b0 <prvProcessTimerOrBlockTask+0x50>
 80123ac:	2301      	movs	r3, #1
 80123ae:	e000      	b.n	80123b2 <prvProcessTimerOrBlockTask+0x52>
 80123b0:	2300      	movs	r3, #0
 80123b2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80123b4:	4b0f      	ldr	r3, [pc, #60]	@ (80123f4 <prvProcessTimerOrBlockTask+0x94>)
 80123b6:	6818      	ldr	r0, [r3, #0]
 80123b8:	687a      	ldr	r2, [r7, #4]
 80123ba:	68fb      	ldr	r3, [r7, #12]
 80123bc:	1ad3      	subs	r3, r2, r3
 80123be:	683a      	ldr	r2, [r7, #0]
 80123c0:	4619      	mov	r1, r3
 80123c2:	f7fe ff01 	bl	80111c8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80123c6:	f7ff fa05 	bl	80117d4 <xTaskResumeAll>
 80123ca:	4603      	mov	r3, r0
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d10a      	bne.n	80123e6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80123d0:	4b09      	ldr	r3, [pc, #36]	@ (80123f8 <prvProcessTimerOrBlockTask+0x98>)
 80123d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80123d6:	601a      	str	r2, [r3, #0]
 80123d8:	f3bf 8f4f 	dsb	sy
 80123dc:	f3bf 8f6f 	isb	sy
}
 80123e0:	e001      	b.n	80123e6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80123e2:	f7ff f9f7 	bl	80117d4 <xTaskResumeAll>
}
 80123e6:	bf00      	nop
 80123e8:	3710      	adds	r7, #16
 80123ea:	46bd      	mov	sp, r7
 80123ec:	bd80      	pop	{r7, pc}
 80123ee:	bf00      	nop
 80123f0:	2000625c 	.word	0x2000625c
 80123f4:	20006260 	.word	0x20006260
 80123f8:	e000ed04 	.word	0xe000ed04

080123fc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80123fc:	b480      	push	{r7}
 80123fe:	b085      	sub	sp, #20
 8012400:	af00      	add	r7, sp, #0
 8012402:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012404:	4b0e      	ldr	r3, [pc, #56]	@ (8012440 <prvGetNextExpireTime+0x44>)
 8012406:	681b      	ldr	r3, [r3, #0]
 8012408:	681b      	ldr	r3, [r3, #0]
 801240a:	2b00      	cmp	r3, #0
 801240c:	d101      	bne.n	8012412 <prvGetNextExpireTime+0x16>
 801240e:	2201      	movs	r2, #1
 8012410:	e000      	b.n	8012414 <prvGetNextExpireTime+0x18>
 8012412:	2200      	movs	r2, #0
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	681b      	ldr	r3, [r3, #0]
 801241c:	2b00      	cmp	r3, #0
 801241e:	d105      	bne.n	801242c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012420:	4b07      	ldr	r3, [pc, #28]	@ (8012440 <prvGetNextExpireTime+0x44>)
 8012422:	681b      	ldr	r3, [r3, #0]
 8012424:	68db      	ldr	r3, [r3, #12]
 8012426:	681b      	ldr	r3, [r3, #0]
 8012428:	60fb      	str	r3, [r7, #12]
 801242a:	e001      	b.n	8012430 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 801242c:	2300      	movs	r3, #0
 801242e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012430:	68fb      	ldr	r3, [r7, #12]
}
 8012432:	4618      	mov	r0, r3
 8012434:	3714      	adds	r7, #20
 8012436:	46bd      	mov	sp, r7
 8012438:	f85d 7b04 	ldr.w	r7, [sp], #4
 801243c:	4770      	bx	lr
 801243e:	bf00      	nop
 8012440:	20006258 	.word	0x20006258

08012444 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012444:	b580      	push	{r7, lr}
 8012446:	b084      	sub	sp, #16
 8012448:	af00      	add	r7, sp, #0
 801244a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 801244c:	f7ff fa60 	bl	8011910 <xTaskGetTickCount>
 8012450:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8012452:	4b0b      	ldr	r3, [pc, #44]	@ (8012480 <prvSampleTimeNow+0x3c>)
 8012454:	681b      	ldr	r3, [r3, #0]
 8012456:	68fa      	ldr	r2, [r7, #12]
 8012458:	429a      	cmp	r2, r3
 801245a:	d205      	bcs.n	8012468 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 801245c:	f000 f93a 	bl	80126d4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8012460:	687b      	ldr	r3, [r7, #4]
 8012462:	2201      	movs	r2, #1
 8012464:	601a      	str	r2, [r3, #0]
 8012466:	e002      	b.n	801246e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	2200      	movs	r2, #0
 801246c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801246e:	4a04      	ldr	r2, [pc, #16]	@ (8012480 <prvSampleTimeNow+0x3c>)
 8012470:	68fb      	ldr	r3, [r7, #12]
 8012472:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8012474:	68fb      	ldr	r3, [r7, #12]
}
 8012476:	4618      	mov	r0, r3
 8012478:	3710      	adds	r7, #16
 801247a:	46bd      	mov	sp, r7
 801247c:	bd80      	pop	{r7, pc}
 801247e:	bf00      	nop
 8012480:	20006268 	.word	0x20006268

08012484 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8012484:	b580      	push	{r7, lr}
 8012486:	b086      	sub	sp, #24
 8012488:	af00      	add	r7, sp, #0
 801248a:	60f8      	str	r0, [r7, #12]
 801248c:	60b9      	str	r1, [r7, #8]
 801248e:	607a      	str	r2, [r7, #4]
 8012490:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8012492:	2300      	movs	r3, #0
 8012494:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8012496:	68fb      	ldr	r3, [r7, #12]
 8012498:	68ba      	ldr	r2, [r7, #8]
 801249a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801249c:	68fb      	ldr	r3, [r7, #12]
 801249e:	68fa      	ldr	r2, [r7, #12]
 80124a0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80124a2:	68ba      	ldr	r2, [r7, #8]
 80124a4:	687b      	ldr	r3, [r7, #4]
 80124a6:	429a      	cmp	r2, r3
 80124a8:	d812      	bhi.n	80124d0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80124aa:	687a      	ldr	r2, [r7, #4]
 80124ac:	683b      	ldr	r3, [r7, #0]
 80124ae:	1ad2      	subs	r2, r2, r3
 80124b0:	68fb      	ldr	r3, [r7, #12]
 80124b2:	699b      	ldr	r3, [r3, #24]
 80124b4:	429a      	cmp	r2, r3
 80124b6:	d302      	bcc.n	80124be <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80124b8:	2301      	movs	r3, #1
 80124ba:	617b      	str	r3, [r7, #20]
 80124bc:	e01b      	b.n	80124f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80124be:	4b10      	ldr	r3, [pc, #64]	@ (8012500 <prvInsertTimerInActiveList+0x7c>)
 80124c0:	681a      	ldr	r2, [r3, #0]
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	3304      	adds	r3, #4
 80124c6:	4619      	mov	r1, r3
 80124c8:	4610      	mov	r0, r2
 80124ca:	f7fd ff04 	bl	80102d6 <vListInsert>
 80124ce:	e012      	b.n	80124f6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80124d0:	687a      	ldr	r2, [r7, #4]
 80124d2:	683b      	ldr	r3, [r7, #0]
 80124d4:	429a      	cmp	r2, r3
 80124d6:	d206      	bcs.n	80124e6 <prvInsertTimerInActiveList+0x62>
 80124d8:	68ba      	ldr	r2, [r7, #8]
 80124da:	683b      	ldr	r3, [r7, #0]
 80124dc:	429a      	cmp	r2, r3
 80124de:	d302      	bcc.n	80124e6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80124e0:	2301      	movs	r3, #1
 80124e2:	617b      	str	r3, [r7, #20]
 80124e4:	e007      	b.n	80124f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80124e6:	4b07      	ldr	r3, [pc, #28]	@ (8012504 <prvInsertTimerInActiveList+0x80>)
 80124e8:	681a      	ldr	r2, [r3, #0]
 80124ea:	68fb      	ldr	r3, [r7, #12]
 80124ec:	3304      	adds	r3, #4
 80124ee:	4619      	mov	r1, r3
 80124f0:	4610      	mov	r0, r2
 80124f2:	f7fd fef0 	bl	80102d6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80124f6:	697b      	ldr	r3, [r7, #20]
}
 80124f8:	4618      	mov	r0, r3
 80124fa:	3718      	adds	r7, #24
 80124fc:	46bd      	mov	sp, r7
 80124fe:	bd80      	pop	{r7, pc}
 8012500:	2000625c 	.word	0x2000625c
 8012504:	20006258 	.word	0x20006258

08012508 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8012508:	b580      	push	{r7, lr}
 801250a:	b08e      	sub	sp, #56	@ 0x38
 801250c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801250e:	e0ce      	b.n	80126ae <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012510:	687b      	ldr	r3, [r7, #4]
 8012512:	2b00      	cmp	r3, #0
 8012514:	da19      	bge.n	801254a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8012516:	1d3b      	adds	r3, r7, #4
 8012518:	3304      	adds	r3, #4
 801251a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 801251c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801251e:	2b00      	cmp	r3, #0
 8012520:	d10b      	bne.n	801253a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8012522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012526:	f383 8811 	msr	BASEPRI, r3
 801252a:	f3bf 8f6f 	isb	sy
 801252e:	f3bf 8f4f 	dsb	sy
 8012532:	61fb      	str	r3, [r7, #28]
}
 8012534:	bf00      	nop
 8012536:	bf00      	nop
 8012538:	e7fd      	b.n	8012536 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 801253a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801253c:	681b      	ldr	r3, [r3, #0]
 801253e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012540:	6850      	ldr	r0, [r2, #4]
 8012542:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012544:	6892      	ldr	r2, [r2, #8]
 8012546:	4611      	mov	r1, r2
 8012548:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	2b00      	cmp	r3, #0
 801254e:	f2c0 80ae 	blt.w	80126ae <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012552:	68fb      	ldr	r3, [r7, #12]
 8012554:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012558:	695b      	ldr	r3, [r3, #20]
 801255a:	2b00      	cmp	r3, #0
 801255c:	d004      	beq.n	8012568 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801255e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012560:	3304      	adds	r3, #4
 8012562:	4618      	mov	r0, r3
 8012564:	f7fd fef0 	bl	8010348 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012568:	463b      	mov	r3, r7
 801256a:	4618      	mov	r0, r3
 801256c:	f7ff ff6a 	bl	8012444 <prvSampleTimeNow>
 8012570:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8012572:	687b      	ldr	r3, [r7, #4]
 8012574:	2b09      	cmp	r3, #9
 8012576:	f200 8097 	bhi.w	80126a8 <prvProcessReceivedCommands+0x1a0>
 801257a:	a201      	add	r2, pc, #4	@ (adr r2, 8012580 <prvProcessReceivedCommands+0x78>)
 801257c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012580:	080125a9 	.word	0x080125a9
 8012584:	080125a9 	.word	0x080125a9
 8012588:	080125a9 	.word	0x080125a9
 801258c:	0801261f 	.word	0x0801261f
 8012590:	08012633 	.word	0x08012633
 8012594:	0801267f 	.word	0x0801267f
 8012598:	080125a9 	.word	0x080125a9
 801259c:	080125a9 	.word	0x080125a9
 80125a0:	0801261f 	.word	0x0801261f
 80125a4:	08012633 	.word	0x08012633
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80125a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80125ae:	f043 0301 	orr.w	r3, r3, #1
 80125b2:	b2da      	uxtb	r2, r3
 80125b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80125ba:	68ba      	ldr	r2, [r7, #8]
 80125bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125be:	699b      	ldr	r3, [r3, #24]
 80125c0:	18d1      	adds	r1, r2, r3
 80125c2:	68bb      	ldr	r3, [r7, #8]
 80125c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80125c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80125c8:	f7ff ff5c 	bl	8012484 <prvInsertTimerInActiveList>
 80125cc:	4603      	mov	r3, r0
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	d06c      	beq.n	80126ac <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80125d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125d4:	6a1b      	ldr	r3, [r3, #32]
 80125d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80125d8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80125da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80125e0:	f003 0304 	and.w	r3, r3, #4
 80125e4:	2b00      	cmp	r3, #0
 80125e6:	d061      	beq.n	80126ac <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80125e8:	68ba      	ldr	r2, [r7, #8]
 80125ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125ec:	699b      	ldr	r3, [r3, #24]
 80125ee:	441a      	add	r2, r3
 80125f0:	2300      	movs	r3, #0
 80125f2:	9300      	str	r3, [sp, #0]
 80125f4:	2300      	movs	r3, #0
 80125f6:	2100      	movs	r1, #0
 80125f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80125fa:	f7ff fe01 	bl	8012200 <xTimerGenericCommand>
 80125fe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012600:	6a3b      	ldr	r3, [r7, #32]
 8012602:	2b00      	cmp	r3, #0
 8012604:	d152      	bne.n	80126ac <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8012606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801260a:	f383 8811 	msr	BASEPRI, r3
 801260e:	f3bf 8f6f 	isb	sy
 8012612:	f3bf 8f4f 	dsb	sy
 8012616:	61bb      	str	r3, [r7, #24]
}
 8012618:	bf00      	nop
 801261a:	bf00      	nop
 801261c:	e7fd      	b.n	801261a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801261e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012620:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012624:	f023 0301 	bic.w	r3, r3, #1
 8012628:	b2da      	uxtb	r2, r3
 801262a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801262c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012630:	e03d      	b.n	80126ae <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012634:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012638:	f043 0301 	orr.w	r3, r3, #1
 801263c:	b2da      	uxtb	r2, r3
 801263e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012640:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012644:	68ba      	ldr	r2, [r7, #8]
 8012646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012648:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801264a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801264c:	699b      	ldr	r3, [r3, #24]
 801264e:	2b00      	cmp	r3, #0
 8012650:	d10b      	bne.n	801266a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8012652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012656:	f383 8811 	msr	BASEPRI, r3
 801265a:	f3bf 8f6f 	isb	sy
 801265e:	f3bf 8f4f 	dsb	sy
 8012662:	617b      	str	r3, [r7, #20]
}
 8012664:	bf00      	nop
 8012666:	bf00      	nop
 8012668:	e7fd      	b.n	8012666 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801266a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801266c:	699a      	ldr	r2, [r3, #24]
 801266e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012670:	18d1      	adds	r1, r2, r3
 8012672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012674:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012676:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012678:	f7ff ff04 	bl	8012484 <prvInsertTimerInActiveList>
					break;
 801267c:	e017      	b.n	80126ae <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801267e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012680:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012684:	f003 0302 	and.w	r3, r3, #2
 8012688:	2b00      	cmp	r3, #0
 801268a:	d103      	bne.n	8012694 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 801268c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801268e:	f7fd fcb1 	bl	800fff4 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8012692:	e00c      	b.n	80126ae <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012696:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801269a:	f023 0301 	bic.w	r3, r3, #1
 801269e:	b2da      	uxtb	r2, r3
 80126a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80126a6:	e002      	b.n	80126ae <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80126a8:	bf00      	nop
 80126aa:	e000      	b.n	80126ae <prvProcessReceivedCommands+0x1a6>
					break;
 80126ac:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80126ae:	4b08      	ldr	r3, [pc, #32]	@ (80126d0 <prvProcessReceivedCommands+0x1c8>)
 80126b0:	681b      	ldr	r3, [r3, #0]
 80126b2:	1d39      	adds	r1, r7, #4
 80126b4:	2200      	movs	r2, #0
 80126b6:	4618      	mov	r0, r3
 80126b8:	f7fe fb6a 	bl	8010d90 <xQueueReceive>
 80126bc:	4603      	mov	r3, r0
 80126be:	2b00      	cmp	r3, #0
 80126c0:	f47f af26 	bne.w	8012510 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80126c4:	bf00      	nop
 80126c6:	bf00      	nop
 80126c8:	3730      	adds	r7, #48	@ 0x30
 80126ca:	46bd      	mov	sp, r7
 80126cc:	bd80      	pop	{r7, pc}
 80126ce:	bf00      	nop
 80126d0:	20006260 	.word	0x20006260

080126d4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80126d4:	b580      	push	{r7, lr}
 80126d6:	b088      	sub	sp, #32
 80126d8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80126da:	e049      	b.n	8012770 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80126dc:	4b2e      	ldr	r3, [pc, #184]	@ (8012798 <prvSwitchTimerLists+0xc4>)
 80126de:	681b      	ldr	r3, [r3, #0]
 80126e0:	68db      	ldr	r3, [r3, #12]
 80126e2:	681b      	ldr	r3, [r3, #0]
 80126e4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80126e6:	4b2c      	ldr	r3, [pc, #176]	@ (8012798 <prvSwitchTimerLists+0xc4>)
 80126e8:	681b      	ldr	r3, [r3, #0]
 80126ea:	68db      	ldr	r3, [r3, #12]
 80126ec:	68db      	ldr	r3, [r3, #12]
 80126ee:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80126f0:	68fb      	ldr	r3, [r7, #12]
 80126f2:	3304      	adds	r3, #4
 80126f4:	4618      	mov	r0, r3
 80126f6:	f7fd fe27 	bl	8010348 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80126fa:	68fb      	ldr	r3, [r7, #12]
 80126fc:	6a1b      	ldr	r3, [r3, #32]
 80126fe:	68f8      	ldr	r0, [r7, #12]
 8012700:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012702:	68fb      	ldr	r3, [r7, #12]
 8012704:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012708:	f003 0304 	and.w	r3, r3, #4
 801270c:	2b00      	cmp	r3, #0
 801270e:	d02f      	beq.n	8012770 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012710:	68fb      	ldr	r3, [r7, #12]
 8012712:	699b      	ldr	r3, [r3, #24]
 8012714:	693a      	ldr	r2, [r7, #16]
 8012716:	4413      	add	r3, r2
 8012718:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801271a:	68ba      	ldr	r2, [r7, #8]
 801271c:	693b      	ldr	r3, [r7, #16]
 801271e:	429a      	cmp	r2, r3
 8012720:	d90e      	bls.n	8012740 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012722:	68fb      	ldr	r3, [r7, #12]
 8012724:	68ba      	ldr	r2, [r7, #8]
 8012726:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	68fa      	ldr	r2, [r7, #12]
 801272c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801272e:	4b1a      	ldr	r3, [pc, #104]	@ (8012798 <prvSwitchTimerLists+0xc4>)
 8012730:	681a      	ldr	r2, [r3, #0]
 8012732:	68fb      	ldr	r3, [r7, #12]
 8012734:	3304      	adds	r3, #4
 8012736:	4619      	mov	r1, r3
 8012738:	4610      	mov	r0, r2
 801273a:	f7fd fdcc 	bl	80102d6 <vListInsert>
 801273e:	e017      	b.n	8012770 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012740:	2300      	movs	r3, #0
 8012742:	9300      	str	r3, [sp, #0]
 8012744:	2300      	movs	r3, #0
 8012746:	693a      	ldr	r2, [r7, #16]
 8012748:	2100      	movs	r1, #0
 801274a:	68f8      	ldr	r0, [r7, #12]
 801274c:	f7ff fd58 	bl	8012200 <xTimerGenericCommand>
 8012750:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8012752:	687b      	ldr	r3, [r7, #4]
 8012754:	2b00      	cmp	r3, #0
 8012756:	d10b      	bne.n	8012770 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8012758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801275c:	f383 8811 	msr	BASEPRI, r3
 8012760:	f3bf 8f6f 	isb	sy
 8012764:	f3bf 8f4f 	dsb	sy
 8012768:	603b      	str	r3, [r7, #0]
}
 801276a:	bf00      	nop
 801276c:	bf00      	nop
 801276e:	e7fd      	b.n	801276c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012770:	4b09      	ldr	r3, [pc, #36]	@ (8012798 <prvSwitchTimerLists+0xc4>)
 8012772:	681b      	ldr	r3, [r3, #0]
 8012774:	681b      	ldr	r3, [r3, #0]
 8012776:	2b00      	cmp	r3, #0
 8012778:	d1b0      	bne.n	80126dc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801277a:	4b07      	ldr	r3, [pc, #28]	@ (8012798 <prvSwitchTimerLists+0xc4>)
 801277c:	681b      	ldr	r3, [r3, #0]
 801277e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8012780:	4b06      	ldr	r3, [pc, #24]	@ (801279c <prvSwitchTimerLists+0xc8>)
 8012782:	681b      	ldr	r3, [r3, #0]
 8012784:	4a04      	ldr	r2, [pc, #16]	@ (8012798 <prvSwitchTimerLists+0xc4>)
 8012786:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012788:	4a04      	ldr	r2, [pc, #16]	@ (801279c <prvSwitchTimerLists+0xc8>)
 801278a:	697b      	ldr	r3, [r7, #20]
 801278c:	6013      	str	r3, [r2, #0]
}
 801278e:	bf00      	nop
 8012790:	3718      	adds	r7, #24
 8012792:	46bd      	mov	sp, r7
 8012794:	bd80      	pop	{r7, pc}
 8012796:	bf00      	nop
 8012798:	20006258 	.word	0x20006258
 801279c:	2000625c 	.word	0x2000625c

080127a0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80127a0:	b580      	push	{r7, lr}
 80127a2:	b082      	sub	sp, #8
 80127a4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80127a6:	f7fd ff27 	bl	80105f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80127aa:	4b15      	ldr	r3, [pc, #84]	@ (8012800 <prvCheckForValidListAndQueue+0x60>)
 80127ac:	681b      	ldr	r3, [r3, #0]
 80127ae:	2b00      	cmp	r3, #0
 80127b0:	d120      	bne.n	80127f4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80127b2:	4814      	ldr	r0, [pc, #80]	@ (8012804 <prvCheckForValidListAndQueue+0x64>)
 80127b4:	f7fd fd3e 	bl	8010234 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80127b8:	4813      	ldr	r0, [pc, #76]	@ (8012808 <prvCheckForValidListAndQueue+0x68>)
 80127ba:	f7fd fd3b 	bl	8010234 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80127be:	4b13      	ldr	r3, [pc, #76]	@ (801280c <prvCheckForValidListAndQueue+0x6c>)
 80127c0:	4a10      	ldr	r2, [pc, #64]	@ (8012804 <prvCheckForValidListAndQueue+0x64>)
 80127c2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80127c4:	4b12      	ldr	r3, [pc, #72]	@ (8012810 <prvCheckForValidListAndQueue+0x70>)
 80127c6:	4a10      	ldr	r2, [pc, #64]	@ (8012808 <prvCheckForValidListAndQueue+0x68>)
 80127c8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80127ca:	2300      	movs	r3, #0
 80127cc:	9300      	str	r3, [sp, #0]
 80127ce:	4b11      	ldr	r3, [pc, #68]	@ (8012814 <prvCheckForValidListAndQueue+0x74>)
 80127d0:	4a11      	ldr	r2, [pc, #68]	@ (8012818 <prvCheckForValidListAndQueue+0x78>)
 80127d2:	2110      	movs	r1, #16
 80127d4:	200a      	movs	r0, #10
 80127d6:	f7fe f89b 	bl	8010910 <xQueueGenericCreateStatic>
 80127da:	4603      	mov	r3, r0
 80127dc:	4a08      	ldr	r2, [pc, #32]	@ (8012800 <prvCheckForValidListAndQueue+0x60>)
 80127de:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80127e0:	4b07      	ldr	r3, [pc, #28]	@ (8012800 <prvCheckForValidListAndQueue+0x60>)
 80127e2:	681b      	ldr	r3, [r3, #0]
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	d005      	beq.n	80127f4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80127e8:	4b05      	ldr	r3, [pc, #20]	@ (8012800 <prvCheckForValidListAndQueue+0x60>)
 80127ea:	681b      	ldr	r3, [r3, #0]
 80127ec:	490b      	ldr	r1, [pc, #44]	@ (801281c <prvCheckForValidListAndQueue+0x7c>)
 80127ee:	4618      	mov	r0, r3
 80127f0:	f7fe fcc0 	bl	8011174 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80127f4:	f7fd ff32 	bl	801065c <vPortExitCritical>
}
 80127f8:	bf00      	nop
 80127fa:	46bd      	mov	sp, r7
 80127fc:	bd80      	pop	{r7, pc}
 80127fe:	bf00      	nop
 8012800:	20006260 	.word	0x20006260
 8012804:	20006230 	.word	0x20006230
 8012808:	20006244 	.word	0x20006244
 801280c:	20006258 	.word	0x20006258
 8012810:	2000625c 	.word	0x2000625c
 8012814:	2000630c 	.word	0x2000630c
 8012818:	2000626c 	.word	0x2000626c
 801281c:	08013750 	.word	0x08013750

08012820 <sniprintf>:
 8012820:	b40c      	push	{r2, r3}
 8012822:	b530      	push	{r4, r5, lr}
 8012824:	4b18      	ldr	r3, [pc, #96]	@ (8012888 <sniprintf+0x68>)
 8012826:	1e0c      	subs	r4, r1, #0
 8012828:	681d      	ldr	r5, [r3, #0]
 801282a:	b09d      	sub	sp, #116	@ 0x74
 801282c:	da08      	bge.n	8012840 <sniprintf+0x20>
 801282e:	238b      	movs	r3, #139	@ 0x8b
 8012830:	602b      	str	r3, [r5, #0]
 8012832:	f04f 30ff 	mov.w	r0, #4294967295
 8012836:	b01d      	add	sp, #116	@ 0x74
 8012838:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801283c:	b002      	add	sp, #8
 801283e:	4770      	bx	lr
 8012840:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012844:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012848:	f04f 0300 	mov.w	r3, #0
 801284c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801284e:	bf14      	ite	ne
 8012850:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012854:	4623      	moveq	r3, r4
 8012856:	9304      	str	r3, [sp, #16]
 8012858:	9307      	str	r3, [sp, #28]
 801285a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801285e:	9002      	str	r0, [sp, #8]
 8012860:	9006      	str	r0, [sp, #24]
 8012862:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012866:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012868:	ab21      	add	r3, sp, #132	@ 0x84
 801286a:	a902      	add	r1, sp, #8
 801286c:	4628      	mov	r0, r5
 801286e:	9301      	str	r3, [sp, #4]
 8012870:	f000 f9c4 	bl	8012bfc <_svfiprintf_r>
 8012874:	1c43      	adds	r3, r0, #1
 8012876:	bfbc      	itt	lt
 8012878:	238b      	movlt	r3, #139	@ 0x8b
 801287a:	602b      	strlt	r3, [r5, #0]
 801287c:	2c00      	cmp	r4, #0
 801287e:	d0da      	beq.n	8012836 <sniprintf+0x16>
 8012880:	9b02      	ldr	r3, [sp, #8]
 8012882:	2200      	movs	r2, #0
 8012884:	701a      	strb	r2, [r3, #0]
 8012886:	e7d6      	b.n	8012836 <sniprintf+0x16>
 8012888:	2000051c 	.word	0x2000051c

0801288c <siprintf>:
 801288c:	b40e      	push	{r1, r2, r3}
 801288e:	b510      	push	{r4, lr}
 8012890:	b09d      	sub	sp, #116	@ 0x74
 8012892:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012894:	9002      	str	r0, [sp, #8]
 8012896:	9006      	str	r0, [sp, #24]
 8012898:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801289c:	480a      	ldr	r0, [pc, #40]	@ (80128c8 <siprintf+0x3c>)
 801289e:	9107      	str	r1, [sp, #28]
 80128a0:	9104      	str	r1, [sp, #16]
 80128a2:	490a      	ldr	r1, [pc, #40]	@ (80128cc <siprintf+0x40>)
 80128a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80128a8:	9105      	str	r1, [sp, #20]
 80128aa:	2400      	movs	r4, #0
 80128ac:	a902      	add	r1, sp, #8
 80128ae:	6800      	ldr	r0, [r0, #0]
 80128b0:	9301      	str	r3, [sp, #4]
 80128b2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80128b4:	f000 f9a2 	bl	8012bfc <_svfiprintf_r>
 80128b8:	9b02      	ldr	r3, [sp, #8]
 80128ba:	701c      	strb	r4, [r3, #0]
 80128bc:	b01d      	add	sp, #116	@ 0x74
 80128be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80128c2:	b003      	add	sp, #12
 80128c4:	4770      	bx	lr
 80128c6:	bf00      	nop
 80128c8:	2000051c 	.word	0x2000051c
 80128cc:	ffff0208 	.word	0xffff0208

080128d0 <memset>:
 80128d0:	4402      	add	r2, r0
 80128d2:	4603      	mov	r3, r0
 80128d4:	4293      	cmp	r3, r2
 80128d6:	d100      	bne.n	80128da <memset+0xa>
 80128d8:	4770      	bx	lr
 80128da:	f803 1b01 	strb.w	r1, [r3], #1
 80128de:	e7f9      	b.n	80128d4 <memset+0x4>

080128e0 <__errno>:
 80128e0:	4b01      	ldr	r3, [pc, #4]	@ (80128e8 <__errno+0x8>)
 80128e2:	6818      	ldr	r0, [r3, #0]
 80128e4:	4770      	bx	lr
 80128e6:	bf00      	nop
 80128e8:	2000051c 	.word	0x2000051c

080128ec <__libc_init_array>:
 80128ec:	b570      	push	{r4, r5, r6, lr}
 80128ee:	4d0d      	ldr	r5, [pc, #52]	@ (8012924 <__libc_init_array+0x38>)
 80128f0:	4c0d      	ldr	r4, [pc, #52]	@ (8012928 <__libc_init_array+0x3c>)
 80128f2:	1b64      	subs	r4, r4, r5
 80128f4:	10a4      	asrs	r4, r4, #2
 80128f6:	2600      	movs	r6, #0
 80128f8:	42a6      	cmp	r6, r4
 80128fa:	d109      	bne.n	8012910 <__libc_init_array+0x24>
 80128fc:	4d0b      	ldr	r5, [pc, #44]	@ (801292c <__libc_init_array+0x40>)
 80128fe:	4c0c      	ldr	r4, [pc, #48]	@ (8012930 <__libc_init_array+0x44>)
 8012900:	f000 fc64 	bl	80131cc <_init>
 8012904:	1b64      	subs	r4, r4, r5
 8012906:	10a4      	asrs	r4, r4, #2
 8012908:	2600      	movs	r6, #0
 801290a:	42a6      	cmp	r6, r4
 801290c:	d105      	bne.n	801291a <__libc_init_array+0x2e>
 801290e:	bd70      	pop	{r4, r5, r6, pc}
 8012910:	f855 3b04 	ldr.w	r3, [r5], #4
 8012914:	4798      	blx	r3
 8012916:	3601      	adds	r6, #1
 8012918:	e7ee      	b.n	80128f8 <__libc_init_array+0xc>
 801291a:	f855 3b04 	ldr.w	r3, [r5], #4
 801291e:	4798      	blx	r3
 8012920:	3601      	adds	r6, #1
 8012922:	e7f2      	b.n	801290a <__libc_init_array+0x1e>
 8012924:	080216b4 	.word	0x080216b4
 8012928:	080216b4 	.word	0x080216b4
 801292c:	080216b4 	.word	0x080216b4
 8012930:	080216b8 	.word	0x080216b8

08012934 <__retarget_lock_acquire_recursive>:
 8012934:	4770      	bx	lr

08012936 <__retarget_lock_release_recursive>:
 8012936:	4770      	bx	lr

08012938 <memcpy>:
 8012938:	440a      	add	r2, r1
 801293a:	4291      	cmp	r1, r2
 801293c:	f100 33ff 	add.w	r3, r0, #4294967295
 8012940:	d100      	bne.n	8012944 <memcpy+0xc>
 8012942:	4770      	bx	lr
 8012944:	b510      	push	{r4, lr}
 8012946:	f811 4b01 	ldrb.w	r4, [r1], #1
 801294a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801294e:	4291      	cmp	r1, r2
 8012950:	d1f9      	bne.n	8012946 <memcpy+0xe>
 8012952:	bd10      	pop	{r4, pc}

08012954 <_free_r>:
 8012954:	b538      	push	{r3, r4, r5, lr}
 8012956:	4605      	mov	r5, r0
 8012958:	2900      	cmp	r1, #0
 801295a:	d041      	beq.n	80129e0 <_free_r+0x8c>
 801295c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012960:	1f0c      	subs	r4, r1, #4
 8012962:	2b00      	cmp	r3, #0
 8012964:	bfb8      	it	lt
 8012966:	18e4      	addlt	r4, r4, r3
 8012968:	f000 f8e0 	bl	8012b2c <__malloc_lock>
 801296c:	4a1d      	ldr	r2, [pc, #116]	@ (80129e4 <_free_r+0x90>)
 801296e:	6813      	ldr	r3, [r2, #0]
 8012970:	b933      	cbnz	r3, 8012980 <_free_r+0x2c>
 8012972:	6063      	str	r3, [r4, #4]
 8012974:	6014      	str	r4, [r2, #0]
 8012976:	4628      	mov	r0, r5
 8012978:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801297c:	f000 b8dc 	b.w	8012b38 <__malloc_unlock>
 8012980:	42a3      	cmp	r3, r4
 8012982:	d908      	bls.n	8012996 <_free_r+0x42>
 8012984:	6820      	ldr	r0, [r4, #0]
 8012986:	1821      	adds	r1, r4, r0
 8012988:	428b      	cmp	r3, r1
 801298a:	bf01      	itttt	eq
 801298c:	6819      	ldreq	r1, [r3, #0]
 801298e:	685b      	ldreq	r3, [r3, #4]
 8012990:	1809      	addeq	r1, r1, r0
 8012992:	6021      	streq	r1, [r4, #0]
 8012994:	e7ed      	b.n	8012972 <_free_r+0x1e>
 8012996:	461a      	mov	r2, r3
 8012998:	685b      	ldr	r3, [r3, #4]
 801299a:	b10b      	cbz	r3, 80129a0 <_free_r+0x4c>
 801299c:	42a3      	cmp	r3, r4
 801299e:	d9fa      	bls.n	8012996 <_free_r+0x42>
 80129a0:	6811      	ldr	r1, [r2, #0]
 80129a2:	1850      	adds	r0, r2, r1
 80129a4:	42a0      	cmp	r0, r4
 80129a6:	d10b      	bne.n	80129c0 <_free_r+0x6c>
 80129a8:	6820      	ldr	r0, [r4, #0]
 80129aa:	4401      	add	r1, r0
 80129ac:	1850      	adds	r0, r2, r1
 80129ae:	4283      	cmp	r3, r0
 80129b0:	6011      	str	r1, [r2, #0]
 80129b2:	d1e0      	bne.n	8012976 <_free_r+0x22>
 80129b4:	6818      	ldr	r0, [r3, #0]
 80129b6:	685b      	ldr	r3, [r3, #4]
 80129b8:	6053      	str	r3, [r2, #4]
 80129ba:	4408      	add	r0, r1
 80129bc:	6010      	str	r0, [r2, #0]
 80129be:	e7da      	b.n	8012976 <_free_r+0x22>
 80129c0:	d902      	bls.n	80129c8 <_free_r+0x74>
 80129c2:	230c      	movs	r3, #12
 80129c4:	602b      	str	r3, [r5, #0]
 80129c6:	e7d6      	b.n	8012976 <_free_r+0x22>
 80129c8:	6820      	ldr	r0, [r4, #0]
 80129ca:	1821      	adds	r1, r4, r0
 80129cc:	428b      	cmp	r3, r1
 80129ce:	bf04      	itt	eq
 80129d0:	6819      	ldreq	r1, [r3, #0]
 80129d2:	685b      	ldreq	r3, [r3, #4]
 80129d4:	6063      	str	r3, [r4, #4]
 80129d6:	bf04      	itt	eq
 80129d8:	1809      	addeq	r1, r1, r0
 80129da:	6021      	streq	r1, [r4, #0]
 80129dc:	6054      	str	r4, [r2, #4]
 80129de:	e7ca      	b.n	8012976 <_free_r+0x22>
 80129e0:	bd38      	pop	{r3, r4, r5, pc}
 80129e2:	bf00      	nop
 80129e4:	200064a0 	.word	0x200064a0

080129e8 <sbrk_aligned>:
 80129e8:	b570      	push	{r4, r5, r6, lr}
 80129ea:	4e0f      	ldr	r6, [pc, #60]	@ (8012a28 <sbrk_aligned+0x40>)
 80129ec:	460c      	mov	r4, r1
 80129ee:	6831      	ldr	r1, [r6, #0]
 80129f0:	4605      	mov	r5, r0
 80129f2:	b911      	cbnz	r1, 80129fa <sbrk_aligned+0x12>
 80129f4:	f000 fba4 	bl	8013140 <_sbrk_r>
 80129f8:	6030      	str	r0, [r6, #0]
 80129fa:	4621      	mov	r1, r4
 80129fc:	4628      	mov	r0, r5
 80129fe:	f000 fb9f 	bl	8013140 <_sbrk_r>
 8012a02:	1c43      	adds	r3, r0, #1
 8012a04:	d103      	bne.n	8012a0e <sbrk_aligned+0x26>
 8012a06:	f04f 34ff 	mov.w	r4, #4294967295
 8012a0a:	4620      	mov	r0, r4
 8012a0c:	bd70      	pop	{r4, r5, r6, pc}
 8012a0e:	1cc4      	adds	r4, r0, #3
 8012a10:	f024 0403 	bic.w	r4, r4, #3
 8012a14:	42a0      	cmp	r0, r4
 8012a16:	d0f8      	beq.n	8012a0a <sbrk_aligned+0x22>
 8012a18:	1a21      	subs	r1, r4, r0
 8012a1a:	4628      	mov	r0, r5
 8012a1c:	f000 fb90 	bl	8013140 <_sbrk_r>
 8012a20:	3001      	adds	r0, #1
 8012a22:	d1f2      	bne.n	8012a0a <sbrk_aligned+0x22>
 8012a24:	e7ef      	b.n	8012a06 <sbrk_aligned+0x1e>
 8012a26:	bf00      	nop
 8012a28:	2000649c 	.word	0x2000649c

08012a2c <_malloc_r>:
 8012a2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012a30:	1ccd      	adds	r5, r1, #3
 8012a32:	f025 0503 	bic.w	r5, r5, #3
 8012a36:	3508      	adds	r5, #8
 8012a38:	2d0c      	cmp	r5, #12
 8012a3a:	bf38      	it	cc
 8012a3c:	250c      	movcc	r5, #12
 8012a3e:	2d00      	cmp	r5, #0
 8012a40:	4606      	mov	r6, r0
 8012a42:	db01      	blt.n	8012a48 <_malloc_r+0x1c>
 8012a44:	42a9      	cmp	r1, r5
 8012a46:	d904      	bls.n	8012a52 <_malloc_r+0x26>
 8012a48:	230c      	movs	r3, #12
 8012a4a:	6033      	str	r3, [r6, #0]
 8012a4c:	2000      	movs	r0, #0
 8012a4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012a52:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012b28 <_malloc_r+0xfc>
 8012a56:	f000 f869 	bl	8012b2c <__malloc_lock>
 8012a5a:	f8d8 3000 	ldr.w	r3, [r8]
 8012a5e:	461c      	mov	r4, r3
 8012a60:	bb44      	cbnz	r4, 8012ab4 <_malloc_r+0x88>
 8012a62:	4629      	mov	r1, r5
 8012a64:	4630      	mov	r0, r6
 8012a66:	f7ff ffbf 	bl	80129e8 <sbrk_aligned>
 8012a6a:	1c43      	adds	r3, r0, #1
 8012a6c:	4604      	mov	r4, r0
 8012a6e:	d158      	bne.n	8012b22 <_malloc_r+0xf6>
 8012a70:	f8d8 4000 	ldr.w	r4, [r8]
 8012a74:	4627      	mov	r7, r4
 8012a76:	2f00      	cmp	r7, #0
 8012a78:	d143      	bne.n	8012b02 <_malloc_r+0xd6>
 8012a7a:	2c00      	cmp	r4, #0
 8012a7c:	d04b      	beq.n	8012b16 <_malloc_r+0xea>
 8012a7e:	6823      	ldr	r3, [r4, #0]
 8012a80:	4639      	mov	r1, r7
 8012a82:	4630      	mov	r0, r6
 8012a84:	eb04 0903 	add.w	r9, r4, r3
 8012a88:	f000 fb5a 	bl	8013140 <_sbrk_r>
 8012a8c:	4581      	cmp	r9, r0
 8012a8e:	d142      	bne.n	8012b16 <_malloc_r+0xea>
 8012a90:	6821      	ldr	r1, [r4, #0]
 8012a92:	1a6d      	subs	r5, r5, r1
 8012a94:	4629      	mov	r1, r5
 8012a96:	4630      	mov	r0, r6
 8012a98:	f7ff ffa6 	bl	80129e8 <sbrk_aligned>
 8012a9c:	3001      	adds	r0, #1
 8012a9e:	d03a      	beq.n	8012b16 <_malloc_r+0xea>
 8012aa0:	6823      	ldr	r3, [r4, #0]
 8012aa2:	442b      	add	r3, r5
 8012aa4:	6023      	str	r3, [r4, #0]
 8012aa6:	f8d8 3000 	ldr.w	r3, [r8]
 8012aaa:	685a      	ldr	r2, [r3, #4]
 8012aac:	bb62      	cbnz	r2, 8012b08 <_malloc_r+0xdc>
 8012aae:	f8c8 7000 	str.w	r7, [r8]
 8012ab2:	e00f      	b.n	8012ad4 <_malloc_r+0xa8>
 8012ab4:	6822      	ldr	r2, [r4, #0]
 8012ab6:	1b52      	subs	r2, r2, r5
 8012ab8:	d420      	bmi.n	8012afc <_malloc_r+0xd0>
 8012aba:	2a0b      	cmp	r2, #11
 8012abc:	d917      	bls.n	8012aee <_malloc_r+0xc2>
 8012abe:	1961      	adds	r1, r4, r5
 8012ac0:	42a3      	cmp	r3, r4
 8012ac2:	6025      	str	r5, [r4, #0]
 8012ac4:	bf18      	it	ne
 8012ac6:	6059      	strne	r1, [r3, #4]
 8012ac8:	6863      	ldr	r3, [r4, #4]
 8012aca:	bf08      	it	eq
 8012acc:	f8c8 1000 	streq.w	r1, [r8]
 8012ad0:	5162      	str	r2, [r4, r5]
 8012ad2:	604b      	str	r3, [r1, #4]
 8012ad4:	4630      	mov	r0, r6
 8012ad6:	f000 f82f 	bl	8012b38 <__malloc_unlock>
 8012ada:	f104 000b 	add.w	r0, r4, #11
 8012ade:	1d23      	adds	r3, r4, #4
 8012ae0:	f020 0007 	bic.w	r0, r0, #7
 8012ae4:	1ac2      	subs	r2, r0, r3
 8012ae6:	bf1c      	itt	ne
 8012ae8:	1a1b      	subne	r3, r3, r0
 8012aea:	50a3      	strne	r3, [r4, r2]
 8012aec:	e7af      	b.n	8012a4e <_malloc_r+0x22>
 8012aee:	6862      	ldr	r2, [r4, #4]
 8012af0:	42a3      	cmp	r3, r4
 8012af2:	bf0c      	ite	eq
 8012af4:	f8c8 2000 	streq.w	r2, [r8]
 8012af8:	605a      	strne	r2, [r3, #4]
 8012afa:	e7eb      	b.n	8012ad4 <_malloc_r+0xa8>
 8012afc:	4623      	mov	r3, r4
 8012afe:	6864      	ldr	r4, [r4, #4]
 8012b00:	e7ae      	b.n	8012a60 <_malloc_r+0x34>
 8012b02:	463c      	mov	r4, r7
 8012b04:	687f      	ldr	r7, [r7, #4]
 8012b06:	e7b6      	b.n	8012a76 <_malloc_r+0x4a>
 8012b08:	461a      	mov	r2, r3
 8012b0a:	685b      	ldr	r3, [r3, #4]
 8012b0c:	42a3      	cmp	r3, r4
 8012b0e:	d1fb      	bne.n	8012b08 <_malloc_r+0xdc>
 8012b10:	2300      	movs	r3, #0
 8012b12:	6053      	str	r3, [r2, #4]
 8012b14:	e7de      	b.n	8012ad4 <_malloc_r+0xa8>
 8012b16:	230c      	movs	r3, #12
 8012b18:	6033      	str	r3, [r6, #0]
 8012b1a:	4630      	mov	r0, r6
 8012b1c:	f000 f80c 	bl	8012b38 <__malloc_unlock>
 8012b20:	e794      	b.n	8012a4c <_malloc_r+0x20>
 8012b22:	6005      	str	r5, [r0, #0]
 8012b24:	e7d6      	b.n	8012ad4 <_malloc_r+0xa8>
 8012b26:	bf00      	nop
 8012b28:	200064a0 	.word	0x200064a0

08012b2c <__malloc_lock>:
 8012b2c:	4801      	ldr	r0, [pc, #4]	@ (8012b34 <__malloc_lock+0x8>)
 8012b2e:	f7ff bf01 	b.w	8012934 <__retarget_lock_acquire_recursive>
 8012b32:	bf00      	nop
 8012b34:	20006498 	.word	0x20006498

08012b38 <__malloc_unlock>:
 8012b38:	4801      	ldr	r0, [pc, #4]	@ (8012b40 <__malloc_unlock+0x8>)
 8012b3a:	f7ff befc 	b.w	8012936 <__retarget_lock_release_recursive>
 8012b3e:	bf00      	nop
 8012b40:	20006498 	.word	0x20006498

08012b44 <__ssputs_r>:
 8012b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012b48:	688e      	ldr	r6, [r1, #8]
 8012b4a:	461f      	mov	r7, r3
 8012b4c:	42be      	cmp	r6, r7
 8012b4e:	680b      	ldr	r3, [r1, #0]
 8012b50:	4682      	mov	sl, r0
 8012b52:	460c      	mov	r4, r1
 8012b54:	4690      	mov	r8, r2
 8012b56:	d82d      	bhi.n	8012bb4 <__ssputs_r+0x70>
 8012b58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012b5c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012b60:	d026      	beq.n	8012bb0 <__ssputs_r+0x6c>
 8012b62:	6965      	ldr	r5, [r4, #20]
 8012b64:	6909      	ldr	r1, [r1, #16]
 8012b66:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012b6a:	eba3 0901 	sub.w	r9, r3, r1
 8012b6e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012b72:	1c7b      	adds	r3, r7, #1
 8012b74:	444b      	add	r3, r9
 8012b76:	106d      	asrs	r5, r5, #1
 8012b78:	429d      	cmp	r5, r3
 8012b7a:	bf38      	it	cc
 8012b7c:	461d      	movcc	r5, r3
 8012b7e:	0553      	lsls	r3, r2, #21
 8012b80:	d527      	bpl.n	8012bd2 <__ssputs_r+0x8e>
 8012b82:	4629      	mov	r1, r5
 8012b84:	f7ff ff52 	bl	8012a2c <_malloc_r>
 8012b88:	4606      	mov	r6, r0
 8012b8a:	b360      	cbz	r0, 8012be6 <__ssputs_r+0xa2>
 8012b8c:	6921      	ldr	r1, [r4, #16]
 8012b8e:	464a      	mov	r2, r9
 8012b90:	f7ff fed2 	bl	8012938 <memcpy>
 8012b94:	89a3      	ldrh	r3, [r4, #12]
 8012b96:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012b9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012b9e:	81a3      	strh	r3, [r4, #12]
 8012ba0:	6126      	str	r6, [r4, #16]
 8012ba2:	6165      	str	r5, [r4, #20]
 8012ba4:	444e      	add	r6, r9
 8012ba6:	eba5 0509 	sub.w	r5, r5, r9
 8012baa:	6026      	str	r6, [r4, #0]
 8012bac:	60a5      	str	r5, [r4, #8]
 8012bae:	463e      	mov	r6, r7
 8012bb0:	42be      	cmp	r6, r7
 8012bb2:	d900      	bls.n	8012bb6 <__ssputs_r+0x72>
 8012bb4:	463e      	mov	r6, r7
 8012bb6:	6820      	ldr	r0, [r4, #0]
 8012bb8:	4632      	mov	r2, r6
 8012bba:	4641      	mov	r1, r8
 8012bbc:	f000 faa6 	bl	801310c <memmove>
 8012bc0:	68a3      	ldr	r3, [r4, #8]
 8012bc2:	1b9b      	subs	r3, r3, r6
 8012bc4:	60a3      	str	r3, [r4, #8]
 8012bc6:	6823      	ldr	r3, [r4, #0]
 8012bc8:	4433      	add	r3, r6
 8012bca:	6023      	str	r3, [r4, #0]
 8012bcc:	2000      	movs	r0, #0
 8012bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012bd2:	462a      	mov	r2, r5
 8012bd4:	f000 fac4 	bl	8013160 <_realloc_r>
 8012bd8:	4606      	mov	r6, r0
 8012bda:	2800      	cmp	r0, #0
 8012bdc:	d1e0      	bne.n	8012ba0 <__ssputs_r+0x5c>
 8012bde:	6921      	ldr	r1, [r4, #16]
 8012be0:	4650      	mov	r0, sl
 8012be2:	f7ff feb7 	bl	8012954 <_free_r>
 8012be6:	230c      	movs	r3, #12
 8012be8:	f8ca 3000 	str.w	r3, [sl]
 8012bec:	89a3      	ldrh	r3, [r4, #12]
 8012bee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012bf2:	81a3      	strh	r3, [r4, #12]
 8012bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8012bf8:	e7e9      	b.n	8012bce <__ssputs_r+0x8a>
	...

08012bfc <_svfiprintf_r>:
 8012bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c00:	4698      	mov	r8, r3
 8012c02:	898b      	ldrh	r3, [r1, #12]
 8012c04:	061b      	lsls	r3, r3, #24
 8012c06:	b09d      	sub	sp, #116	@ 0x74
 8012c08:	4607      	mov	r7, r0
 8012c0a:	460d      	mov	r5, r1
 8012c0c:	4614      	mov	r4, r2
 8012c0e:	d510      	bpl.n	8012c32 <_svfiprintf_r+0x36>
 8012c10:	690b      	ldr	r3, [r1, #16]
 8012c12:	b973      	cbnz	r3, 8012c32 <_svfiprintf_r+0x36>
 8012c14:	2140      	movs	r1, #64	@ 0x40
 8012c16:	f7ff ff09 	bl	8012a2c <_malloc_r>
 8012c1a:	6028      	str	r0, [r5, #0]
 8012c1c:	6128      	str	r0, [r5, #16]
 8012c1e:	b930      	cbnz	r0, 8012c2e <_svfiprintf_r+0x32>
 8012c20:	230c      	movs	r3, #12
 8012c22:	603b      	str	r3, [r7, #0]
 8012c24:	f04f 30ff 	mov.w	r0, #4294967295
 8012c28:	b01d      	add	sp, #116	@ 0x74
 8012c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c2e:	2340      	movs	r3, #64	@ 0x40
 8012c30:	616b      	str	r3, [r5, #20]
 8012c32:	2300      	movs	r3, #0
 8012c34:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c36:	2320      	movs	r3, #32
 8012c38:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012c3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012c40:	2330      	movs	r3, #48	@ 0x30
 8012c42:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012de0 <_svfiprintf_r+0x1e4>
 8012c46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012c4a:	f04f 0901 	mov.w	r9, #1
 8012c4e:	4623      	mov	r3, r4
 8012c50:	469a      	mov	sl, r3
 8012c52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012c56:	b10a      	cbz	r2, 8012c5c <_svfiprintf_r+0x60>
 8012c58:	2a25      	cmp	r2, #37	@ 0x25
 8012c5a:	d1f9      	bne.n	8012c50 <_svfiprintf_r+0x54>
 8012c5c:	ebba 0b04 	subs.w	fp, sl, r4
 8012c60:	d00b      	beq.n	8012c7a <_svfiprintf_r+0x7e>
 8012c62:	465b      	mov	r3, fp
 8012c64:	4622      	mov	r2, r4
 8012c66:	4629      	mov	r1, r5
 8012c68:	4638      	mov	r0, r7
 8012c6a:	f7ff ff6b 	bl	8012b44 <__ssputs_r>
 8012c6e:	3001      	adds	r0, #1
 8012c70:	f000 80a7 	beq.w	8012dc2 <_svfiprintf_r+0x1c6>
 8012c74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012c76:	445a      	add	r2, fp
 8012c78:	9209      	str	r2, [sp, #36]	@ 0x24
 8012c7a:	f89a 3000 	ldrb.w	r3, [sl]
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	f000 809f 	beq.w	8012dc2 <_svfiprintf_r+0x1c6>
 8012c84:	2300      	movs	r3, #0
 8012c86:	f04f 32ff 	mov.w	r2, #4294967295
 8012c8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012c8e:	f10a 0a01 	add.w	sl, sl, #1
 8012c92:	9304      	str	r3, [sp, #16]
 8012c94:	9307      	str	r3, [sp, #28]
 8012c96:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012c9a:	931a      	str	r3, [sp, #104]	@ 0x68
 8012c9c:	4654      	mov	r4, sl
 8012c9e:	2205      	movs	r2, #5
 8012ca0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012ca4:	484e      	ldr	r0, [pc, #312]	@ (8012de0 <_svfiprintf_r+0x1e4>)
 8012ca6:	f7ed faa3 	bl	80001f0 <memchr>
 8012caa:	9a04      	ldr	r2, [sp, #16]
 8012cac:	b9d8      	cbnz	r0, 8012ce6 <_svfiprintf_r+0xea>
 8012cae:	06d0      	lsls	r0, r2, #27
 8012cb0:	bf44      	itt	mi
 8012cb2:	2320      	movmi	r3, #32
 8012cb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012cb8:	0711      	lsls	r1, r2, #28
 8012cba:	bf44      	itt	mi
 8012cbc:	232b      	movmi	r3, #43	@ 0x2b
 8012cbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012cc2:	f89a 3000 	ldrb.w	r3, [sl]
 8012cc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8012cc8:	d015      	beq.n	8012cf6 <_svfiprintf_r+0xfa>
 8012cca:	9a07      	ldr	r2, [sp, #28]
 8012ccc:	4654      	mov	r4, sl
 8012cce:	2000      	movs	r0, #0
 8012cd0:	f04f 0c0a 	mov.w	ip, #10
 8012cd4:	4621      	mov	r1, r4
 8012cd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012cda:	3b30      	subs	r3, #48	@ 0x30
 8012cdc:	2b09      	cmp	r3, #9
 8012cde:	d94b      	bls.n	8012d78 <_svfiprintf_r+0x17c>
 8012ce0:	b1b0      	cbz	r0, 8012d10 <_svfiprintf_r+0x114>
 8012ce2:	9207      	str	r2, [sp, #28]
 8012ce4:	e014      	b.n	8012d10 <_svfiprintf_r+0x114>
 8012ce6:	eba0 0308 	sub.w	r3, r0, r8
 8012cea:	fa09 f303 	lsl.w	r3, r9, r3
 8012cee:	4313      	orrs	r3, r2
 8012cf0:	9304      	str	r3, [sp, #16]
 8012cf2:	46a2      	mov	sl, r4
 8012cf4:	e7d2      	b.n	8012c9c <_svfiprintf_r+0xa0>
 8012cf6:	9b03      	ldr	r3, [sp, #12]
 8012cf8:	1d19      	adds	r1, r3, #4
 8012cfa:	681b      	ldr	r3, [r3, #0]
 8012cfc:	9103      	str	r1, [sp, #12]
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	bfbb      	ittet	lt
 8012d02:	425b      	neglt	r3, r3
 8012d04:	f042 0202 	orrlt.w	r2, r2, #2
 8012d08:	9307      	strge	r3, [sp, #28]
 8012d0a:	9307      	strlt	r3, [sp, #28]
 8012d0c:	bfb8      	it	lt
 8012d0e:	9204      	strlt	r2, [sp, #16]
 8012d10:	7823      	ldrb	r3, [r4, #0]
 8012d12:	2b2e      	cmp	r3, #46	@ 0x2e
 8012d14:	d10a      	bne.n	8012d2c <_svfiprintf_r+0x130>
 8012d16:	7863      	ldrb	r3, [r4, #1]
 8012d18:	2b2a      	cmp	r3, #42	@ 0x2a
 8012d1a:	d132      	bne.n	8012d82 <_svfiprintf_r+0x186>
 8012d1c:	9b03      	ldr	r3, [sp, #12]
 8012d1e:	1d1a      	adds	r2, r3, #4
 8012d20:	681b      	ldr	r3, [r3, #0]
 8012d22:	9203      	str	r2, [sp, #12]
 8012d24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012d28:	3402      	adds	r4, #2
 8012d2a:	9305      	str	r3, [sp, #20]
 8012d2c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012df0 <_svfiprintf_r+0x1f4>
 8012d30:	7821      	ldrb	r1, [r4, #0]
 8012d32:	2203      	movs	r2, #3
 8012d34:	4650      	mov	r0, sl
 8012d36:	f7ed fa5b 	bl	80001f0 <memchr>
 8012d3a:	b138      	cbz	r0, 8012d4c <_svfiprintf_r+0x150>
 8012d3c:	9b04      	ldr	r3, [sp, #16]
 8012d3e:	eba0 000a 	sub.w	r0, r0, sl
 8012d42:	2240      	movs	r2, #64	@ 0x40
 8012d44:	4082      	lsls	r2, r0
 8012d46:	4313      	orrs	r3, r2
 8012d48:	3401      	adds	r4, #1
 8012d4a:	9304      	str	r3, [sp, #16]
 8012d4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d50:	4824      	ldr	r0, [pc, #144]	@ (8012de4 <_svfiprintf_r+0x1e8>)
 8012d52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012d56:	2206      	movs	r2, #6
 8012d58:	f7ed fa4a 	bl	80001f0 <memchr>
 8012d5c:	2800      	cmp	r0, #0
 8012d5e:	d036      	beq.n	8012dce <_svfiprintf_r+0x1d2>
 8012d60:	4b21      	ldr	r3, [pc, #132]	@ (8012de8 <_svfiprintf_r+0x1ec>)
 8012d62:	bb1b      	cbnz	r3, 8012dac <_svfiprintf_r+0x1b0>
 8012d64:	9b03      	ldr	r3, [sp, #12]
 8012d66:	3307      	adds	r3, #7
 8012d68:	f023 0307 	bic.w	r3, r3, #7
 8012d6c:	3308      	adds	r3, #8
 8012d6e:	9303      	str	r3, [sp, #12]
 8012d70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d72:	4433      	add	r3, r6
 8012d74:	9309      	str	r3, [sp, #36]	@ 0x24
 8012d76:	e76a      	b.n	8012c4e <_svfiprintf_r+0x52>
 8012d78:	fb0c 3202 	mla	r2, ip, r2, r3
 8012d7c:	460c      	mov	r4, r1
 8012d7e:	2001      	movs	r0, #1
 8012d80:	e7a8      	b.n	8012cd4 <_svfiprintf_r+0xd8>
 8012d82:	2300      	movs	r3, #0
 8012d84:	3401      	adds	r4, #1
 8012d86:	9305      	str	r3, [sp, #20]
 8012d88:	4619      	mov	r1, r3
 8012d8a:	f04f 0c0a 	mov.w	ip, #10
 8012d8e:	4620      	mov	r0, r4
 8012d90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012d94:	3a30      	subs	r2, #48	@ 0x30
 8012d96:	2a09      	cmp	r2, #9
 8012d98:	d903      	bls.n	8012da2 <_svfiprintf_r+0x1a6>
 8012d9a:	2b00      	cmp	r3, #0
 8012d9c:	d0c6      	beq.n	8012d2c <_svfiprintf_r+0x130>
 8012d9e:	9105      	str	r1, [sp, #20]
 8012da0:	e7c4      	b.n	8012d2c <_svfiprintf_r+0x130>
 8012da2:	fb0c 2101 	mla	r1, ip, r1, r2
 8012da6:	4604      	mov	r4, r0
 8012da8:	2301      	movs	r3, #1
 8012daa:	e7f0      	b.n	8012d8e <_svfiprintf_r+0x192>
 8012dac:	ab03      	add	r3, sp, #12
 8012dae:	9300      	str	r3, [sp, #0]
 8012db0:	462a      	mov	r2, r5
 8012db2:	4b0e      	ldr	r3, [pc, #56]	@ (8012dec <_svfiprintf_r+0x1f0>)
 8012db4:	a904      	add	r1, sp, #16
 8012db6:	4638      	mov	r0, r7
 8012db8:	f3af 8000 	nop.w
 8012dbc:	1c42      	adds	r2, r0, #1
 8012dbe:	4606      	mov	r6, r0
 8012dc0:	d1d6      	bne.n	8012d70 <_svfiprintf_r+0x174>
 8012dc2:	89ab      	ldrh	r3, [r5, #12]
 8012dc4:	065b      	lsls	r3, r3, #25
 8012dc6:	f53f af2d 	bmi.w	8012c24 <_svfiprintf_r+0x28>
 8012dca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012dcc:	e72c      	b.n	8012c28 <_svfiprintf_r+0x2c>
 8012dce:	ab03      	add	r3, sp, #12
 8012dd0:	9300      	str	r3, [sp, #0]
 8012dd2:	462a      	mov	r2, r5
 8012dd4:	4b05      	ldr	r3, [pc, #20]	@ (8012dec <_svfiprintf_r+0x1f0>)
 8012dd6:	a904      	add	r1, sp, #16
 8012dd8:	4638      	mov	r0, r7
 8012dda:	f000 f879 	bl	8012ed0 <_printf_i>
 8012dde:	e7ed      	b.n	8012dbc <_svfiprintf_r+0x1c0>
 8012de0:	08021678 	.word	0x08021678
 8012de4:	08021682 	.word	0x08021682
 8012de8:	00000000 	.word	0x00000000
 8012dec:	08012b45 	.word	0x08012b45
 8012df0:	0802167e 	.word	0x0802167e

08012df4 <_printf_common>:
 8012df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012df8:	4616      	mov	r6, r2
 8012dfa:	4698      	mov	r8, r3
 8012dfc:	688a      	ldr	r2, [r1, #8]
 8012dfe:	690b      	ldr	r3, [r1, #16]
 8012e00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012e04:	4293      	cmp	r3, r2
 8012e06:	bfb8      	it	lt
 8012e08:	4613      	movlt	r3, r2
 8012e0a:	6033      	str	r3, [r6, #0]
 8012e0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012e10:	4607      	mov	r7, r0
 8012e12:	460c      	mov	r4, r1
 8012e14:	b10a      	cbz	r2, 8012e1a <_printf_common+0x26>
 8012e16:	3301      	adds	r3, #1
 8012e18:	6033      	str	r3, [r6, #0]
 8012e1a:	6823      	ldr	r3, [r4, #0]
 8012e1c:	0699      	lsls	r1, r3, #26
 8012e1e:	bf42      	ittt	mi
 8012e20:	6833      	ldrmi	r3, [r6, #0]
 8012e22:	3302      	addmi	r3, #2
 8012e24:	6033      	strmi	r3, [r6, #0]
 8012e26:	6825      	ldr	r5, [r4, #0]
 8012e28:	f015 0506 	ands.w	r5, r5, #6
 8012e2c:	d106      	bne.n	8012e3c <_printf_common+0x48>
 8012e2e:	f104 0a19 	add.w	sl, r4, #25
 8012e32:	68e3      	ldr	r3, [r4, #12]
 8012e34:	6832      	ldr	r2, [r6, #0]
 8012e36:	1a9b      	subs	r3, r3, r2
 8012e38:	42ab      	cmp	r3, r5
 8012e3a:	dc26      	bgt.n	8012e8a <_printf_common+0x96>
 8012e3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012e40:	6822      	ldr	r2, [r4, #0]
 8012e42:	3b00      	subs	r3, #0
 8012e44:	bf18      	it	ne
 8012e46:	2301      	movne	r3, #1
 8012e48:	0692      	lsls	r2, r2, #26
 8012e4a:	d42b      	bmi.n	8012ea4 <_printf_common+0xb0>
 8012e4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012e50:	4641      	mov	r1, r8
 8012e52:	4638      	mov	r0, r7
 8012e54:	47c8      	blx	r9
 8012e56:	3001      	adds	r0, #1
 8012e58:	d01e      	beq.n	8012e98 <_printf_common+0xa4>
 8012e5a:	6823      	ldr	r3, [r4, #0]
 8012e5c:	6922      	ldr	r2, [r4, #16]
 8012e5e:	f003 0306 	and.w	r3, r3, #6
 8012e62:	2b04      	cmp	r3, #4
 8012e64:	bf02      	ittt	eq
 8012e66:	68e5      	ldreq	r5, [r4, #12]
 8012e68:	6833      	ldreq	r3, [r6, #0]
 8012e6a:	1aed      	subeq	r5, r5, r3
 8012e6c:	68a3      	ldr	r3, [r4, #8]
 8012e6e:	bf0c      	ite	eq
 8012e70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012e74:	2500      	movne	r5, #0
 8012e76:	4293      	cmp	r3, r2
 8012e78:	bfc4      	itt	gt
 8012e7a:	1a9b      	subgt	r3, r3, r2
 8012e7c:	18ed      	addgt	r5, r5, r3
 8012e7e:	2600      	movs	r6, #0
 8012e80:	341a      	adds	r4, #26
 8012e82:	42b5      	cmp	r5, r6
 8012e84:	d11a      	bne.n	8012ebc <_printf_common+0xc8>
 8012e86:	2000      	movs	r0, #0
 8012e88:	e008      	b.n	8012e9c <_printf_common+0xa8>
 8012e8a:	2301      	movs	r3, #1
 8012e8c:	4652      	mov	r2, sl
 8012e8e:	4641      	mov	r1, r8
 8012e90:	4638      	mov	r0, r7
 8012e92:	47c8      	blx	r9
 8012e94:	3001      	adds	r0, #1
 8012e96:	d103      	bne.n	8012ea0 <_printf_common+0xac>
 8012e98:	f04f 30ff 	mov.w	r0, #4294967295
 8012e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ea0:	3501      	adds	r5, #1
 8012ea2:	e7c6      	b.n	8012e32 <_printf_common+0x3e>
 8012ea4:	18e1      	adds	r1, r4, r3
 8012ea6:	1c5a      	adds	r2, r3, #1
 8012ea8:	2030      	movs	r0, #48	@ 0x30
 8012eaa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012eae:	4422      	add	r2, r4
 8012eb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012eb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012eb8:	3302      	adds	r3, #2
 8012eba:	e7c7      	b.n	8012e4c <_printf_common+0x58>
 8012ebc:	2301      	movs	r3, #1
 8012ebe:	4622      	mov	r2, r4
 8012ec0:	4641      	mov	r1, r8
 8012ec2:	4638      	mov	r0, r7
 8012ec4:	47c8      	blx	r9
 8012ec6:	3001      	adds	r0, #1
 8012ec8:	d0e6      	beq.n	8012e98 <_printf_common+0xa4>
 8012eca:	3601      	adds	r6, #1
 8012ecc:	e7d9      	b.n	8012e82 <_printf_common+0x8e>
	...

08012ed0 <_printf_i>:
 8012ed0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012ed4:	7e0f      	ldrb	r7, [r1, #24]
 8012ed6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012ed8:	2f78      	cmp	r7, #120	@ 0x78
 8012eda:	4691      	mov	r9, r2
 8012edc:	4680      	mov	r8, r0
 8012ede:	460c      	mov	r4, r1
 8012ee0:	469a      	mov	sl, r3
 8012ee2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012ee6:	d807      	bhi.n	8012ef8 <_printf_i+0x28>
 8012ee8:	2f62      	cmp	r7, #98	@ 0x62
 8012eea:	d80a      	bhi.n	8012f02 <_printf_i+0x32>
 8012eec:	2f00      	cmp	r7, #0
 8012eee:	f000 80d1 	beq.w	8013094 <_printf_i+0x1c4>
 8012ef2:	2f58      	cmp	r7, #88	@ 0x58
 8012ef4:	f000 80b8 	beq.w	8013068 <_printf_i+0x198>
 8012ef8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012efc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012f00:	e03a      	b.n	8012f78 <_printf_i+0xa8>
 8012f02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012f06:	2b15      	cmp	r3, #21
 8012f08:	d8f6      	bhi.n	8012ef8 <_printf_i+0x28>
 8012f0a:	a101      	add	r1, pc, #4	@ (adr r1, 8012f10 <_printf_i+0x40>)
 8012f0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012f10:	08012f69 	.word	0x08012f69
 8012f14:	08012f7d 	.word	0x08012f7d
 8012f18:	08012ef9 	.word	0x08012ef9
 8012f1c:	08012ef9 	.word	0x08012ef9
 8012f20:	08012ef9 	.word	0x08012ef9
 8012f24:	08012ef9 	.word	0x08012ef9
 8012f28:	08012f7d 	.word	0x08012f7d
 8012f2c:	08012ef9 	.word	0x08012ef9
 8012f30:	08012ef9 	.word	0x08012ef9
 8012f34:	08012ef9 	.word	0x08012ef9
 8012f38:	08012ef9 	.word	0x08012ef9
 8012f3c:	0801307b 	.word	0x0801307b
 8012f40:	08012fa7 	.word	0x08012fa7
 8012f44:	08013035 	.word	0x08013035
 8012f48:	08012ef9 	.word	0x08012ef9
 8012f4c:	08012ef9 	.word	0x08012ef9
 8012f50:	0801309d 	.word	0x0801309d
 8012f54:	08012ef9 	.word	0x08012ef9
 8012f58:	08012fa7 	.word	0x08012fa7
 8012f5c:	08012ef9 	.word	0x08012ef9
 8012f60:	08012ef9 	.word	0x08012ef9
 8012f64:	0801303d 	.word	0x0801303d
 8012f68:	6833      	ldr	r3, [r6, #0]
 8012f6a:	1d1a      	adds	r2, r3, #4
 8012f6c:	681b      	ldr	r3, [r3, #0]
 8012f6e:	6032      	str	r2, [r6, #0]
 8012f70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012f74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012f78:	2301      	movs	r3, #1
 8012f7a:	e09c      	b.n	80130b6 <_printf_i+0x1e6>
 8012f7c:	6833      	ldr	r3, [r6, #0]
 8012f7e:	6820      	ldr	r0, [r4, #0]
 8012f80:	1d19      	adds	r1, r3, #4
 8012f82:	6031      	str	r1, [r6, #0]
 8012f84:	0606      	lsls	r6, r0, #24
 8012f86:	d501      	bpl.n	8012f8c <_printf_i+0xbc>
 8012f88:	681d      	ldr	r5, [r3, #0]
 8012f8a:	e003      	b.n	8012f94 <_printf_i+0xc4>
 8012f8c:	0645      	lsls	r5, r0, #25
 8012f8e:	d5fb      	bpl.n	8012f88 <_printf_i+0xb8>
 8012f90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012f94:	2d00      	cmp	r5, #0
 8012f96:	da03      	bge.n	8012fa0 <_printf_i+0xd0>
 8012f98:	232d      	movs	r3, #45	@ 0x2d
 8012f9a:	426d      	negs	r5, r5
 8012f9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012fa0:	4858      	ldr	r0, [pc, #352]	@ (8013104 <_printf_i+0x234>)
 8012fa2:	230a      	movs	r3, #10
 8012fa4:	e011      	b.n	8012fca <_printf_i+0xfa>
 8012fa6:	6821      	ldr	r1, [r4, #0]
 8012fa8:	6833      	ldr	r3, [r6, #0]
 8012faa:	0608      	lsls	r0, r1, #24
 8012fac:	f853 5b04 	ldr.w	r5, [r3], #4
 8012fb0:	d402      	bmi.n	8012fb8 <_printf_i+0xe8>
 8012fb2:	0649      	lsls	r1, r1, #25
 8012fb4:	bf48      	it	mi
 8012fb6:	b2ad      	uxthmi	r5, r5
 8012fb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8012fba:	4852      	ldr	r0, [pc, #328]	@ (8013104 <_printf_i+0x234>)
 8012fbc:	6033      	str	r3, [r6, #0]
 8012fbe:	bf14      	ite	ne
 8012fc0:	230a      	movne	r3, #10
 8012fc2:	2308      	moveq	r3, #8
 8012fc4:	2100      	movs	r1, #0
 8012fc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012fca:	6866      	ldr	r6, [r4, #4]
 8012fcc:	60a6      	str	r6, [r4, #8]
 8012fce:	2e00      	cmp	r6, #0
 8012fd0:	db05      	blt.n	8012fde <_printf_i+0x10e>
 8012fd2:	6821      	ldr	r1, [r4, #0]
 8012fd4:	432e      	orrs	r6, r5
 8012fd6:	f021 0104 	bic.w	r1, r1, #4
 8012fda:	6021      	str	r1, [r4, #0]
 8012fdc:	d04b      	beq.n	8013076 <_printf_i+0x1a6>
 8012fde:	4616      	mov	r6, r2
 8012fe0:	fbb5 f1f3 	udiv	r1, r5, r3
 8012fe4:	fb03 5711 	mls	r7, r3, r1, r5
 8012fe8:	5dc7      	ldrb	r7, [r0, r7]
 8012fea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012fee:	462f      	mov	r7, r5
 8012ff0:	42bb      	cmp	r3, r7
 8012ff2:	460d      	mov	r5, r1
 8012ff4:	d9f4      	bls.n	8012fe0 <_printf_i+0x110>
 8012ff6:	2b08      	cmp	r3, #8
 8012ff8:	d10b      	bne.n	8013012 <_printf_i+0x142>
 8012ffa:	6823      	ldr	r3, [r4, #0]
 8012ffc:	07df      	lsls	r7, r3, #31
 8012ffe:	d508      	bpl.n	8013012 <_printf_i+0x142>
 8013000:	6923      	ldr	r3, [r4, #16]
 8013002:	6861      	ldr	r1, [r4, #4]
 8013004:	4299      	cmp	r1, r3
 8013006:	bfde      	ittt	le
 8013008:	2330      	movle	r3, #48	@ 0x30
 801300a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801300e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013012:	1b92      	subs	r2, r2, r6
 8013014:	6122      	str	r2, [r4, #16]
 8013016:	f8cd a000 	str.w	sl, [sp]
 801301a:	464b      	mov	r3, r9
 801301c:	aa03      	add	r2, sp, #12
 801301e:	4621      	mov	r1, r4
 8013020:	4640      	mov	r0, r8
 8013022:	f7ff fee7 	bl	8012df4 <_printf_common>
 8013026:	3001      	adds	r0, #1
 8013028:	d14a      	bne.n	80130c0 <_printf_i+0x1f0>
 801302a:	f04f 30ff 	mov.w	r0, #4294967295
 801302e:	b004      	add	sp, #16
 8013030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013034:	6823      	ldr	r3, [r4, #0]
 8013036:	f043 0320 	orr.w	r3, r3, #32
 801303a:	6023      	str	r3, [r4, #0]
 801303c:	4832      	ldr	r0, [pc, #200]	@ (8013108 <_printf_i+0x238>)
 801303e:	2778      	movs	r7, #120	@ 0x78
 8013040:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013044:	6823      	ldr	r3, [r4, #0]
 8013046:	6831      	ldr	r1, [r6, #0]
 8013048:	061f      	lsls	r7, r3, #24
 801304a:	f851 5b04 	ldr.w	r5, [r1], #4
 801304e:	d402      	bmi.n	8013056 <_printf_i+0x186>
 8013050:	065f      	lsls	r7, r3, #25
 8013052:	bf48      	it	mi
 8013054:	b2ad      	uxthmi	r5, r5
 8013056:	6031      	str	r1, [r6, #0]
 8013058:	07d9      	lsls	r1, r3, #31
 801305a:	bf44      	itt	mi
 801305c:	f043 0320 	orrmi.w	r3, r3, #32
 8013060:	6023      	strmi	r3, [r4, #0]
 8013062:	b11d      	cbz	r5, 801306c <_printf_i+0x19c>
 8013064:	2310      	movs	r3, #16
 8013066:	e7ad      	b.n	8012fc4 <_printf_i+0xf4>
 8013068:	4826      	ldr	r0, [pc, #152]	@ (8013104 <_printf_i+0x234>)
 801306a:	e7e9      	b.n	8013040 <_printf_i+0x170>
 801306c:	6823      	ldr	r3, [r4, #0]
 801306e:	f023 0320 	bic.w	r3, r3, #32
 8013072:	6023      	str	r3, [r4, #0]
 8013074:	e7f6      	b.n	8013064 <_printf_i+0x194>
 8013076:	4616      	mov	r6, r2
 8013078:	e7bd      	b.n	8012ff6 <_printf_i+0x126>
 801307a:	6833      	ldr	r3, [r6, #0]
 801307c:	6825      	ldr	r5, [r4, #0]
 801307e:	6961      	ldr	r1, [r4, #20]
 8013080:	1d18      	adds	r0, r3, #4
 8013082:	6030      	str	r0, [r6, #0]
 8013084:	062e      	lsls	r6, r5, #24
 8013086:	681b      	ldr	r3, [r3, #0]
 8013088:	d501      	bpl.n	801308e <_printf_i+0x1be>
 801308a:	6019      	str	r1, [r3, #0]
 801308c:	e002      	b.n	8013094 <_printf_i+0x1c4>
 801308e:	0668      	lsls	r0, r5, #25
 8013090:	d5fb      	bpl.n	801308a <_printf_i+0x1ba>
 8013092:	8019      	strh	r1, [r3, #0]
 8013094:	2300      	movs	r3, #0
 8013096:	6123      	str	r3, [r4, #16]
 8013098:	4616      	mov	r6, r2
 801309a:	e7bc      	b.n	8013016 <_printf_i+0x146>
 801309c:	6833      	ldr	r3, [r6, #0]
 801309e:	1d1a      	adds	r2, r3, #4
 80130a0:	6032      	str	r2, [r6, #0]
 80130a2:	681e      	ldr	r6, [r3, #0]
 80130a4:	6862      	ldr	r2, [r4, #4]
 80130a6:	2100      	movs	r1, #0
 80130a8:	4630      	mov	r0, r6
 80130aa:	f7ed f8a1 	bl	80001f0 <memchr>
 80130ae:	b108      	cbz	r0, 80130b4 <_printf_i+0x1e4>
 80130b0:	1b80      	subs	r0, r0, r6
 80130b2:	6060      	str	r0, [r4, #4]
 80130b4:	6863      	ldr	r3, [r4, #4]
 80130b6:	6123      	str	r3, [r4, #16]
 80130b8:	2300      	movs	r3, #0
 80130ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80130be:	e7aa      	b.n	8013016 <_printf_i+0x146>
 80130c0:	6923      	ldr	r3, [r4, #16]
 80130c2:	4632      	mov	r2, r6
 80130c4:	4649      	mov	r1, r9
 80130c6:	4640      	mov	r0, r8
 80130c8:	47d0      	blx	sl
 80130ca:	3001      	adds	r0, #1
 80130cc:	d0ad      	beq.n	801302a <_printf_i+0x15a>
 80130ce:	6823      	ldr	r3, [r4, #0]
 80130d0:	079b      	lsls	r3, r3, #30
 80130d2:	d413      	bmi.n	80130fc <_printf_i+0x22c>
 80130d4:	68e0      	ldr	r0, [r4, #12]
 80130d6:	9b03      	ldr	r3, [sp, #12]
 80130d8:	4298      	cmp	r0, r3
 80130da:	bfb8      	it	lt
 80130dc:	4618      	movlt	r0, r3
 80130de:	e7a6      	b.n	801302e <_printf_i+0x15e>
 80130e0:	2301      	movs	r3, #1
 80130e2:	4632      	mov	r2, r6
 80130e4:	4649      	mov	r1, r9
 80130e6:	4640      	mov	r0, r8
 80130e8:	47d0      	blx	sl
 80130ea:	3001      	adds	r0, #1
 80130ec:	d09d      	beq.n	801302a <_printf_i+0x15a>
 80130ee:	3501      	adds	r5, #1
 80130f0:	68e3      	ldr	r3, [r4, #12]
 80130f2:	9903      	ldr	r1, [sp, #12]
 80130f4:	1a5b      	subs	r3, r3, r1
 80130f6:	42ab      	cmp	r3, r5
 80130f8:	dcf2      	bgt.n	80130e0 <_printf_i+0x210>
 80130fa:	e7eb      	b.n	80130d4 <_printf_i+0x204>
 80130fc:	2500      	movs	r5, #0
 80130fe:	f104 0619 	add.w	r6, r4, #25
 8013102:	e7f5      	b.n	80130f0 <_printf_i+0x220>
 8013104:	08021689 	.word	0x08021689
 8013108:	0802169a 	.word	0x0802169a

0801310c <memmove>:
 801310c:	4288      	cmp	r0, r1
 801310e:	b510      	push	{r4, lr}
 8013110:	eb01 0402 	add.w	r4, r1, r2
 8013114:	d902      	bls.n	801311c <memmove+0x10>
 8013116:	4284      	cmp	r4, r0
 8013118:	4623      	mov	r3, r4
 801311a:	d807      	bhi.n	801312c <memmove+0x20>
 801311c:	1e43      	subs	r3, r0, #1
 801311e:	42a1      	cmp	r1, r4
 8013120:	d008      	beq.n	8013134 <memmove+0x28>
 8013122:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013126:	f803 2f01 	strb.w	r2, [r3, #1]!
 801312a:	e7f8      	b.n	801311e <memmove+0x12>
 801312c:	4402      	add	r2, r0
 801312e:	4601      	mov	r1, r0
 8013130:	428a      	cmp	r2, r1
 8013132:	d100      	bne.n	8013136 <memmove+0x2a>
 8013134:	bd10      	pop	{r4, pc}
 8013136:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801313a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801313e:	e7f7      	b.n	8013130 <memmove+0x24>

08013140 <_sbrk_r>:
 8013140:	b538      	push	{r3, r4, r5, lr}
 8013142:	4d06      	ldr	r5, [pc, #24]	@ (801315c <_sbrk_r+0x1c>)
 8013144:	2300      	movs	r3, #0
 8013146:	4604      	mov	r4, r0
 8013148:	4608      	mov	r0, r1
 801314a:	602b      	str	r3, [r5, #0]
 801314c:	f7ee fa98 	bl	8001680 <_sbrk>
 8013150:	1c43      	adds	r3, r0, #1
 8013152:	d102      	bne.n	801315a <_sbrk_r+0x1a>
 8013154:	682b      	ldr	r3, [r5, #0]
 8013156:	b103      	cbz	r3, 801315a <_sbrk_r+0x1a>
 8013158:	6023      	str	r3, [r4, #0]
 801315a:	bd38      	pop	{r3, r4, r5, pc}
 801315c:	20006494 	.word	0x20006494

08013160 <_realloc_r>:
 8013160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013164:	4607      	mov	r7, r0
 8013166:	4614      	mov	r4, r2
 8013168:	460d      	mov	r5, r1
 801316a:	b921      	cbnz	r1, 8013176 <_realloc_r+0x16>
 801316c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013170:	4611      	mov	r1, r2
 8013172:	f7ff bc5b 	b.w	8012a2c <_malloc_r>
 8013176:	b92a      	cbnz	r2, 8013184 <_realloc_r+0x24>
 8013178:	f7ff fbec 	bl	8012954 <_free_r>
 801317c:	4625      	mov	r5, r4
 801317e:	4628      	mov	r0, r5
 8013180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013184:	f000 f81a 	bl	80131bc <_malloc_usable_size_r>
 8013188:	4284      	cmp	r4, r0
 801318a:	4606      	mov	r6, r0
 801318c:	d802      	bhi.n	8013194 <_realloc_r+0x34>
 801318e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013192:	d8f4      	bhi.n	801317e <_realloc_r+0x1e>
 8013194:	4621      	mov	r1, r4
 8013196:	4638      	mov	r0, r7
 8013198:	f7ff fc48 	bl	8012a2c <_malloc_r>
 801319c:	4680      	mov	r8, r0
 801319e:	b908      	cbnz	r0, 80131a4 <_realloc_r+0x44>
 80131a0:	4645      	mov	r5, r8
 80131a2:	e7ec      	b.n	801317e <_realloc_r+0x1e>
 80131a4:	42b4      	cmp	r4, r6
 80131a6:	4622      	mov	r2, r4
 80131a8:	4629      	mov	r1, r5
 80131aa:	bf28      	it	cs
 80131ac:	4632      	movcs	r2, r6
 80131ae:	f7ff fbc3 	bl	8012938 <memcpy>
 80131b2:	4629      	mov	r1, r5
 80131b4:	4638      	mov	r0, r7
 80131b6:	f7ff fbcd 	bl	8012954 <_free_r>
 80131ba:	e7f1      	b.n	80131a0 <_realloc_r+0x40>

080131bc <_malloc_usable_size_r>:
 80131bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80131c0:	1f18      	subs	r0, r3, #4
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	bfbc      	itt	lt
 80131c6:	580b      	ldrlt	r3, [r1, r0]
 80131c8:	18c0      	addlt	r0, r0, r3
 80131ca:	4770      	bx	lr

080131cc <_init>:
 80131cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131ce:	bf00      	nop
 80131d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80131d2:	bc08      	pop	{r3}
 80131d4:	469e      	mov	lr, r3
 80131d6:	4770      	bx	lr

080131d8 <_fini>:
 80131d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131da:	bf00      	nop
 80131dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80131de:	bc08      	pop	{r3}
 80131e0:	469e      	mov	lr, r3
 80131e2:	4770      	bx	lr
