
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bridge_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401d68 <.init>:
  401d68:	stp	x29, x30, [sp, #-16]!
  401d6c:	mov	x29, sp
  401d70:	bl	4023f0 <ferror@plt+0x60>
  401d74:	ldp	x29, x30, [sp], #16
  401d78:	ret

Disassembly of section .plt:

0000000000401d80 <memcpy@plt-0x20>:
  401d80:	stp	x16, x30, [sp, #-16]!
  401d84:	adrp	x16, 423000 <ferror@plt+0x20c70>
  401d88:	ldr	x17, [x16, #4088]
  401d8c:	add	x16, x16, #0xff8
  401d90:	br	x17
  401d94:	nop
  401d98:	nop
  401d9c:	nop

0000000000401da0 <memcpy@plt>:
  401da0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401da4:	ldr	x17, [x16]
  401da8:	add	x16, x16, #0x0
  401dac:	br	x17

0000000000401db0 <freopen64@plt>:
  401db0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401db4:	ldr	x17, [x16, #8]
  401db8:	add	x16, x16, #0x8
  401dbc:	br	x17

0000000000401dc0 <recvmsg@plt>:
  401dc0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401dc4:	ldr	x17, [x16, #16]
  401dc8:	add	x16, x16, #0x10
  401dcc:	br	x17

0000000000401dd0 <strtoul@plt>:
  401dd0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401dd4:	ldr	x17, [x16, #24]
  401dd8:	add	x16, x16, #0x18
  401ddc:	br	x17

0000000000401de0 <strlen@plt>:
  401de0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401de4:	ldr	x17, [x16, #32]
  401de8:	add	x16, x16, #0x20
  401dec:	br	x17

0000000000401df0 <exit@plt>:
  401df0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401df4:	ldr	x17, [x16, #40]
  401df8:	add	x16, x16, #0x28
  401dfc:	br	x17

0000000000401e00 <mount@plt>:
  401e00:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401e04:	ldr	x17, [x16, #48]
  401e08:	add	x16, x16, #0x30
  401e0c:	br	x17

0000000000401e10 <perror@plt>:
  401e10:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401e14:	ldr	x17, [x16, #56]
  401e18:	add	x16, x16, #0x38
  401e1c:	br	x17

0000000000401e20 <strtoll@plt>:
  401e20:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401e24:	ldr	x17, [x16, #64]
  401e28:	add	x16, x16, #0x40
  401e2c:	br	x17

0000000000401e30 <strtod@plt>:
  401e30:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401e34:	ldr	x17, [x16, #72]
  401e38:	add	x16, x16, #0x48
  401e3c:	br	x17

0000000000401e40 <geteuid@plt>:
  401e40:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401e44:	ldr	x17, [x16, #80]
  401e48:	add	x16, x16, #0x50
  401e4c:	br	x17

0000000000401e50 <sethostent@plt>:
  401e50:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401e54:	ldr	x17, [x16, #88]
  401e58:	add	x16, x16, #0x58
  401e5c:	br	x17

0000000000401e60 <bind@plt>:
  401e60:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401e64:	ldr	x17, [x16, #96]
  401e68:	add	x16, x16, #0x60
  401e6c:	br	x17

0000000000401e70 <ftell@plt>:
  401e70:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401e74:	ldr	x17, [x16, #104]
  401e78:	add	x16, x16, #0x68
  401e7c:	br	x17

0000000000401e80 <sprintf@plt>:
  401e80:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401e84:	ldr	x17, [x16, #112]
  401e88:	add	x16, x16, #0x70
  401e8c:	br	x17

0000000000401e90 <getuid@plt>:
  401e90:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401e94:	ldr	x17, [x16, #120]
  401e98:	add	x16, x16, #0x78
  401e9c:	br	x17

0000000000401ea0 <putc@plt>:
  401ea0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401ea4:	ldr	x17, [x16, #128]
  401ea8:	add	x16, x16, #0x80
  401eac:	br	x17

0000000000401eb0 <opendir@plt>:
  401eb0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401eb4:	ldr	x17, [x16, #136]
  401eb8:	add	x16, x16, #0x88
  401ebc:	br	x17

0000000000401ec0 <strftime@plt>:
  401ec0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401ec4:	ldr	x17, [x16, #144]
  401ec8:	add	x16, x16, #0x90
  401ecc:	br	x17

0000000000401ed0 <fputc@plt>:
  401ed0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401ed4:	ldr	x17, [x16, #152]
  401ed8:	add	x16, x16, #0x98
  401edc:	br	x17

0000000000401ee0 <unshare@plt>:
  401ee0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401ee4:	ldr	x17, [x16, #160]
  401ee8:	add	x16, x16, #0xa0
  401eec:	br	x17

0000000000401ef0 <snprintf@plt>:
  401ef0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401ef4:	ldr	x17, [x16, #168]
  401ef8:	add	x16, x16, #0xa8
  401efc:	br	x17

0000000000401f00 <umount2@plt>:
  401f00:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401f04:	ldr	x17, [x16, #176]
  401f08:	add	x16, x16, #0xb0
  401f0c:	br	x17

0000000000401f10 <fileno@plt>:
  401f10:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401f14:	ldr	x17, [x16, #184]
  401f18:	add	x16, x16, #0xb8
  401f1c:	br	x17

0000000000401f20 <localtime@plt>:
  401f20:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401f24:	ldr	x17, [x16, #192]
  401f28:	add	x16, x16, #0xc0
  401f2c:	br	x17

0000000000401f30 <fclose@plt>:
  401f30:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401f34:	ldr	x17, [x16, #200]
  401f38:	add	x16, x16, #0xc8
  401f3c:	br	x17

0000000000401f40 <time@plt>:
  401f40:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401f44:	ldr	x17, [x16, #208]
  401f48:	add	x16, x16, #0xd0
  401f4c:	br	x17

0000000000401f50 <malloc@plt>:
  401f50:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401f54:	ldr	x17, [x16, #216]
  401f58:	add	x16, x16, #0xd8
  401f5c:	br	x17

0000000000401f60 <setsockopt@plt>:
  401f60:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401f64:	ldr	x17, [x16, #224]
  401f68:	add	x16, x16, #0xe0
  401f6c:	br	x17

0000000000401f70 <__isoc99_fscanf@plt>:
  401f70:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401f74:	ldr	x17, [x16, #232]
  401f78:	add	x16, x16, #0xe8
  401f7c:	br	x17

0000000000401f80 <__libc_start_main@plt>:
  401f80:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401f84:	ldr	x17, [x16, #240]
  401f88:	add	x16, x16, #0xf0
  401f8c:	br	x17

0000000000401f90 <strcat@plt>:
  401f90:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401f94:	ldr	x17, [x16, #248]
  401f98:	add	x16, x16, #0xf8
  401f9c:	br	x17

0000000000401fa0 <if_indextoname@plt>:
  401fa0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401fa4:	ldr	x17, [x16, #256]
  401fa8:	add	x16, x16, #0x100
  401fac:	br	x17

0000000000401fb0 <memset@plt>:
  401fb0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401fb4:	ldr	x17, [x16, #264]
  401fb8:	add	x16, x16, #0x108
  401fbc:	br	x17

0000000000401fc0 <gettimeofday@plt>:
  401fc0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401fc4:	ldr	x17, [x16, #272]
  401fc8:	add	x16, x16, #0x110
  401fcc:	br	x17

0000000000401fd0 <sendmsg@plt>:
  401fd0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401fd4:	ldr	x17, [x16, #280]
  401fd8:	add	x16, x16, #0x118
  401fdc:	br	x17

0000000000401fe0 <cap_get_flag@plt>:
  401fe0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401fe4:	ldr	x17, [x16, #288]
  401fe8:	add	x16, x16, #0x120
  401fec:	br	x17

0000000000401ff0 <bcmp@plt>:
  401ff0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  401ff4:	ldr	x17, [x16, #296]
  401ff8:	add	x16, x16, #0x128
  401ffc:	br	x17

0000000000402000 <strcasecmp@plt>:
  402000:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402004:	ldr	x17, [x16, #304]
  402008:	add	x16, x16, #0x130
  40200c:	br	x17

0000000000402010 <realloc@plt>:
  402010:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402014:	ldr	x17, [x16, #312]
  402018:	add	x16, x16, #0x138
  40201c:	br	x17

0000000000402020 <cap_set_proc@plt>:
  402020:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402024:	ldr	x17, [x16, #320]
  402028:	add	x16, x16, #0x140
  40202c:	br	x17

0000000000402030 <strdup@plt>:
  402030:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402034:	ldr	x17, [x16, #328]
  402038:	add	x16, x16, #0x148
  40203c:	br	x17

0000000000402040 <closedir@plt>:
  402040:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402044:	ldr	x17, [x16, #336]
  402048:	add	x16, x16, #0x150
  40204c:	br	x17

0000000000402050 <strerror@plt>:
  402050:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402054:	ldr	x17, [x16, #344]
  402058:	add	x16, x16, #0x158
  40205c:	br	x17

0000000000402060 <close@plt>:
  402060:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402064:	ldr	x17, [x16, #352]
  402068:	add	x16, x16, #0x160
  40206c:	br	x17

0000000000402070 <strrchr@plt>:
  402070:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402074:	ldr	x17, [x16, #360]
  402078:	add	x16, x16, #0x168
  40207c:	br	x17

0000000000402080 <recv@plt>:
  402080:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402084:	ldr	x17, [x16, #368]
  402088:	add	x16, x16, #0x170
  40208c:	br	x17

0000000000402090 <__gmon_start__@plt>:
  402090:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402094:	ldr	x17, [x16, #376]
  402098:	add	x16, x16, #0x178
  40209c:	br	x17

00000000004020a0 <abort@plt>:
  4020a0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4020a4:	ldr	x17, [x16, #384]
  4020a8:	add	x16, x16, #0x180
  4020ac:	br	x17

00000000004020b0 <feof@plt>:
  4020b0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4020b4:	ldr	x17, [x16, #392]
  4020b8:	add	x16, x16, #0x188
  4020bc:	br	x17

00000000004020c0 <puts@plt>:
  4020c0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4020c4:	ldr	x17, [x16, #400]
  4020c8:	add	x16, x16, #0x190
  4020cc:	br	x17

00000000004020d0 <strcmp@plt>:
  4020d0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4020d4:	ldr	x17, [x16, #408]
  4020d8:	add	x16, x16, #0x198
  4020dc:	br	x17

00000000004020e0 <__ctype_b_loc@plt>:
  4020e0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4020e4:	ldr	x17, [x16, #416]
  4020e8:	add	x16, x16, #0x1a0
  4020ec:	br	x17

00000000004020f0 <strtol@plt>:
  4020f0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4020f4:	ldr	x17, [x16, #424]
  4020f8:	add	x16, x16, #0x1a8
  4020fc:	br	x17

0000000000402100 <cap_get_proc@plt>:
  402100:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402104:	ldr	x17, [x16, #432]
  402108:	add	x16, x16, #0x1b0
  40210c:	br	x17

0000000000402110 <fread@plt>:
  402110:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402114:	ldr	x17, [x16, #440]
  402118:	add	x16, x16, #0x1b8
  40211c:	br	x17

0000000000402120 <gethostbyaddr@plt>:
  402120:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402124:	ldr	x17, [x16, #448]
  402128:	add	x16, x16, #0x1c0
  40212c:	br	x17

0000000000402130 <statvfs64@plt>:
  402130:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402134:	ldr	x17, [x16, #456]
  402138:	add	x16, x16, #0x1c8
  40213c:	br	x17

0000000000402140 <free@plt>:
  402140:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402144:	ldr	x17, [x16, #464]
  402148:	add	x16, x16, #0x1d0
  40214c:	br	x17

0000000000402150 <inet_pton@plt>:
  402150:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402154:	ldr	x17, [x16, #472]
  402158:	add	x16, x16, #0x1d8
  40215c:	br	x17

0000000000402160 <readdir64@plt>:
  402160:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402164:	ldr	x17, [x16, #480]
  402168:	add	x16, x16, #0x1e0
  40216c:	br	x17

0000000000402170 <send@plt>:
  402170:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402174:	ldr	x17, [x16, #488]
  402178:	add	x16, x16, #0x1e8
  40217c:	br	x17

0000000000402180 <strspn@plt>:
  402180:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402184:	ldr	x17, [x16, #496]
  402188:	add	x16, x16, #0x1f0
  40218c:	br	x17

0000000000402190 <strchr@plt>:
  402190:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402194:	ldr	x17, [x16, #504]
  402198:	add	x16, x16, #0x1f8
  40219c:	br	x17

00000000004021a0 <strtoull@plt>:
  4021a0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4021a4:	ldr	x17, [x16, #512]
  4021a8:	add	x16, x16, #0x200
  4021ac:	br	x17

00000000004021b0 <fwrite@plt>:
  4021b0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4021b4:	ldr	x17, [x16, #520]
  4021b8:	add	x16, x16, #0x208
  4021bc:	br	x17

00000000004021c0 <socket@plt>:
  4021c0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4021c4:	ldr	x17, [x16, #528]
  4021c8:	add	x16, x16, #0x210
  4021cc:	br	x17

00000000004021d0 <fflush@plt>:
  4021d0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4021d4:	ldr	x17, [x16, #536]
  4021d8:	add	x16, x16, #0x218
  4021dc:	br	x17

00000000004021e0 <strcpy@plt>:
  4021e0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4021e4:	ldr	x17, [x16, #544]
  4021e8:	add	x16, x16, #0x220
  4021ec:	br	x17

00000000004021f0 <fopen64@plt>:
  4021f0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4021f4:	ldr	x17, [x16, #552]
  4021f8:	add	x16, x16, #0x228
  4021fc:	br	x17

0000000000402200 <setns@plt>:
  402200:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402204:	ldr	x17, [x16, #560]
  402208:	add	x16, x16, #0x230
  40220c:	br	x17

0000000000402210 <cap_clear@plt>:
  402210:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402214:	ldr	x17, [x16, #568]
  402218:	add	x16, x16, #0x238
  40221c:	br	x17

0000000000402220 <isatty@plt>:
  402220:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402224:	ldr	x17, [x16, #576]
  402228:	add	x16, x16, #0x240
  40222c:	br	x17

0000000000402230 <sysconf@plt>:
  402230:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402234:	ldr	x17, [x16, #584]
  402238:	add	x16, x16, #0x248
  40223c:	br	x17

0000000000402240 <open64@plt>:
  402240:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402244:	ldr	x17, [x16, #592]
  402248:	add	x16, x16, #0x250
  40224c:	br	x17

0000000000402250 <asctime@plt>:
  402250:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402254:	ldr	x17, [x16, #600]
  402258:	add	x16, x16, #0x258
  40225c:	br	x17

0000000000402260 <cap_free@plt>:
  402260:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402264:	ldr	x17, [x16, #608]
  402268:	add	x16, x16, #0x260
  40226c:	br	x17

0000000000402270 <if_nametoindex@plt>:
  402270:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402274:	ldr	x17, [x16, #616]
  402278:	add	x16, x16, #0x268
  40227c:	br	x17

0000000000402280 <strchrnul@plt>:
  402280:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402284:	ldr	x17, [x16, #624]
  402288:	add	x16, x16, #0x270
  40228c:	br	x17

0000000000402290 <strstr@plt>:
  402290:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402294:	ldr	x17, [x16, #632]
  402298:	add	x16, x16, #0x278
  40229c:	br	x17

00000000004022a0 <__isoc99_sscanf@plt>:
  4022a0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4022a4:	ldr	x17, [x16, #640]
  4022a8:	add	x16, x16, #0x280
  4022ac:	br	x17

00000000004022b0 <strncpy@plt>:
  4022b0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4022b4:	ldr	x17, [x16, #648]
  4022b8:	add	x16, x16, #0x288
  4022bc:	br	x17

00000000004022c0 <strcspn@plt>:
  4022c0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4022c4:	ldr	x17, [x16, #656]
  4022c8:	add	x16, x16, #0x290
  4022cc:	br	x17

00000000004022d0 <vfprintf@plt>:
  4022d0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4022d4:	ldr	x17, [x16, #664]
  4022d8:	add	x16, x16, #0x298
  4022dc:	br	x17

00000000004022e0 <printf@plt>:
  4022e0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4022e4:	ldr	x17, [x16, #672]
  4022e8:	add	x16, x16, #0x2a0
  4022ec:	br	x17

00000000004022f0 <__assert_fail@plt>:
  4022f0:	adrp	x16, 424000 <ferror@plt+0x21c70>
  4022f4:	ldr	x17, [x16, #680]
  4022f8:	add	x16, x16, #0x2a8
  4022fc:	br	x17

0000000000402300 <__errno_location@plt>:
  402300:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402304:	ldr	x17, [x16, #688]
  402308:	add	x16, x16, #0x2b0
  40230c:	br	x17

0000000000402310 <getenv@plt>:
  402310:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402314:	ldr	x17, [x16, #696]
  402318:	add	x16, x16, #0x2b8
  40231c:	br	x17

0000000000402320 <putchar@plt>:
  402320:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402324:	ldr	x17, [x16, #704]
  402328:	add	x16, x16, #0x2c0
  40232c:	br	x17

0000000000402330 <__getdelim@plt>:
  402330:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402334:	ldr	x17, [x16, #712]
  402338:	add	x16, x16, #0x2c8
  40233c:	br	x17

0000000000402340 <getsockname@plt>:
  402340:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402344:	ldr	x17, [x16, #720]
  402348:	add	x16, x16, #0x2d0
  40234c:	br	x17

0000000000402350 <getservbyname@plt>:
  402350:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402354:	ldr	x17, [x16, #728]
  402358:	add	x16, x16, #0x2d8
  40235c:	br	x17

0000000000402360 <fprintf@plt>:
  402360:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402364:	ldr	x17, [x16, #736]
  402368:	add	x16, x16, #0x2e0
  40236c:	br	x17

0000000000402370 <fgets@plt>:
  402370:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402374:	ldr	x17, [x16, #744]
  402378:	add	x16, x16, #0x2e8
  40237c:	br	x17

0000000000402380 <inet_ntop@plt>:
  402380:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402384:	ldr	x17, [x16, #752]
  402388:	add	x16, x16, #0x2f0
  40238c:	br	x17

0000000000402390 <ferror@plt>:
  402390:	adrp	x16, 424000 <ferror@plt+0x21c70>
  402394:	ldr	x17, [x16, #760]
  402398:	add	x16, x16, #0x2f8
  40239c:	br	x17

Disassembly of section .text:

00000000004023a0 <.text>:
  4023a0:	mov	x29, #0x0                   	// #0
  4023a4:	mov	x30, #0x0                   	// #0
  4023a8:	mov	x5, x0
  4023ac:	ldr	x1, [sp]
  4023b0:	add	x2, sp, #0x8
  4023b4:	mov	x6, sp
  4023b8:	movz	x0, #0x0, lsl #48
  4023bc:	movk	x0, #0x0, lsl #32
  4023c0:	movk	x0, #0x40, lsl #16
  4023c4:	movk	x0, #0x24ac
  4023c8:	movz	x3, #0x0, lsl #48
  4023cc:	movk	x3, #0x0, lsl #32
  4023d0:	movk	x3, #0x41, lsl #16
  4023d4:	movk	x3, #0xb60
  4023d8:	movz	x4, #0x0, lsl #48
  4023dc:	movk	x4, #0x0, lsl #32
  4023e0:	movk	x4, #0x41, lsl #16
  4023e4:	movk	x4, #0xbe0
  4023e8:	bl	401f80 <__libc_start_main@plt>
  4023ec:	bl	4020a0 <abort@plt>
  4023f0:	adrp	x0, 423000 <ferror@plt+0x20c70>
  4023f4:	ldr	x0, [x0, #4040]
  4023f8:	cbz	x0, 402400 <ferror@plt+0x70>
  4023fc:	b	402090 <__gmon_start__@plt>
  402400:	ret
  402404:	nop
  402408:	adrp	x0, 424000 <ferror@plt+0x21c70>
  40240c:	add	x0, x0, #0x358
  402410:	adrp	x1, 424000 <ferror@plt+0x21c70>
  402414:	add	x1, x1, #0x358
  402418:	cmp	x1, x0
  40241c:	b.eq	402434 <ferror@plt+0xa4>  // b.none
  402420:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402424:	ldr	x1, [x1, #3072]
  402428:	cbz	x1, 402434 <ferror@plt+0xa4>
  40242c:	mov	x16, x1
  402430:	br	x16
  402434:	ret
  402438:	adrp	x0, 424000 <ferror@plt+0x21c70>
  40243c:	add	x0, x0, #0x358
  402440:	adrp	x1, 424000 <ferror@plt+0x21c70>
  402444:	add	x1, x1, #0x358
  402448:	sub	x1, x1, x0
  40244c:	lsr	x2, x1, #63
  402450:	add	x1, x2, x1, asr #3
  402454:	cmp	xzr, x1, asr #1
  402458:	asr	x1, x1, #1
  40245c:	b.eq	402474 <ferror@plt+0xe4>  // b.none
  402460:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402464:	ldr	x2, [x2, #3080]
  402468:	cbz	x2, 402474 <ferror@plt+0xe4>
  40246c:	mov	x16, x2
  402470:	br	x16
  402474:	ret
  402478:	stp	x29, x30, [sp, #-32]!
  40247c:	mov	x29, sp
  402480:	str	x19, [sp, #16]
  402484:	adrp	x19, 424000 <ferror@plt+0x21c70>
  402488:	ldrb	w0, [x19, #880]
  40248c:	cbnz	w0, 40249c <ferror@plt+0x10c>
  402490:	bl	402408 <ferror@plt+0x78>
  402494:	mov	w0, #0x1                   	// #1
  402498:	strb	w0, [x19, #880]
  40249c:	ldr	x19, [sp, #16]
  4024a0:	ldp	x29, x30, [sp], #32
  4024a4:	ret
  4024a8:	b	402438 <ferror@plt+0xa8>
  4024ac:	stp	x29, x30, [sp, #-96]!
  4024b0:	stp	x28, x27, [sp, #16]
  4024b4:	stp	x26, x25, [sp, #32]
  4024b8:	stp	x24, x23, [sp, #48]
  4024bc:	stp	x22, x21, [sp, #64]
  4024c0:	stp	x20, x19, [sp, #80]
  4024c4:	mov	x29, sp
  4024c8:	sub	sp, sp, #0x340
  4024cc:	mov	x26, x1
  4024d0:	mov	w20, w0
  4024d4:	cmp	w0, #0x2
  4024d8:	b.lt	4027dc <ferror@plt+0x44c>  // b.tstop
  4024dc:	adrp	x21, 410000 <ferror@plt+0xdc70>
  4024e0:	adrp	x22, 410000 <ferror@plt+0xdc70>
  4024e4:	adrp	x23, 410000 <ferror@plt+0xdc70>
  4024e8:	adrp	x24, 410000 <ferror@plt+0xdc70>
  4024ec:	adrp	x25, 410000 <ferror@plt+0xdc70>
  4024f0:	add	x21, x21, #0xc10
  4024f4:	add	x22, x22, #0xc13
  4024f8:	add	x23, x23, #0xc19
  4024fc:	add	x24, x24, #0xc22
  402500:	add	x25, x25, #0xc29
  402504:	adrp	x27, 428000 <stdin@@GLIBC_2.17+0x3c98>
  402508:	b	40252c <ferror@plt+0x19c>
  40250c:	ldr	w8, [x27, #3680]
  402510:	add	w8, w8, #0x1
  402514:	str	w8, [x27, #3680]
  402518:	sub	w28, w20, #0x1
  40251c:	cmp	w20, #0x2
  402520:	add	x26, x26, #0x8
  402524:	mov	w20, w28
  402528:	b.le	4027ec <ferror@plt+0x45c>
  40252c:	mov	x19, x26
  402530:	ldr	x28, [x19, #8]!
  402534:	mov	x1, x21
  402538:	mov	x0, x28
  40253c:	bl	4020d0 <strcmp@plt>
  402540:	cbz	w0, 4027e4 <ferror@plt+0x454>
  402544:	ldrb	w8, [x28]
  402548:	cmp	w8, #0x2d
  40254c:	b.ne	4027dc <ferror@plt+0x44c>  // b.any
  402550:	mov	x8, x28
  402554:	ldrb	w9, [x8, #1]!
  402558:	mov	x1, x22
  40255c:	cmp	w9, #0x2d
  402560:	csel	x28, x8, x28, eq  // eq = none
  402564:	mov	x0, x28
  402568:	bl	409d3c <ferror@plt+0x79ac>
  40256c:	tbz	w0, #0, 402a94 <ferror@plt+0x704>
  402570:	mov	x0, x28
  402574:	mov	x1, x23
  402578:	bl	409d3c <ferror@plt+0x79ac>
  40257c:	tbz	w0, #0, 402a20 <ferror@plt+0x690>
  402580:	mov	x0, x28
  402584:	mov	x1, x24
  402588:	bl	409d3c <ferror@plt+0x79ac>
  40258c:	tbz	w0, #0, 40250c <ferror@plt+0x17c>
  402590:	mov	x0, x28
  402594:	mov	x1, x25
  402598:	bl	409d3c <ferror@plt+0x79ac>
  40259c:	tbz	w0, #0, 40250c <ferror@plt+0x17c>
  4025a0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4025a4:	mov	x0, x28
  4025a8:	add	x1, x1, #0xc35
  4025ac:	bl	409d3c <ferror@plt+0x79ac>
  4025b0:	tbz	w0, #0, 4026c0 <ferror@plt+0x330>
  4025b4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4025b8:	mov	x0, x28
  4025bc:	add	x1, x1, #0xc3e
  4025c0:	bl	409d3c <ferror@plt+0x79ac>
  4025c4:	tbz	w0, #0, 4026d4 <ferror@plt+0x344>
  4025c8:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4025cc:	mov	x0, x28
  4025d0:	add	x1, x1, #0xc47
  4025d4:	bl	409d3c <ferror@plt+0x79ac>
  4025d8:	tbz	w0, #0, 4026e8 <ferror@plt+0x358>
  4025dc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4025e0:	mov	x0, x28
  4025e4:	add	x1, x1, #0xc52
  4025e8:	bl	409d3c <ferror@plt+0x79ac>
  4025ec:	tbz	w0, #0, 4026fc <ferror@plt+0x36c>
  4025f0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4025f4:	mov	x0, x28
  4025f8:	add	x1, x1, #0xc7d
  4025fc:	bl	4020d0 <strcmp@plt>
  402600:	cbz	w0, 402744 <ferror@plt+0x3b4>
  402604:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402608:	mov	x0, x28
  40260c:	add	x1, x1, #0xc80
  402610:	bl	4020d0 <strcmp@plt>
  402614:	cbz	w0, 402764 <ferror@plt+0x3d4>
  402618:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40261c:	mov	x0, x28
  402620:	add	x1, x1, #0xc83
  402624:	bl	409d3c <ferror@plt+0x79ac>
  402628:	tbz	w0, #0, 402774 <ferror@plt+0x3e4>
  40262c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402630:	mov	x0, x28
  402634:	add	x1, x1, #0xc8a
  402638:	bl	409d3c <ferror@plt+0x79ac>
  40263c:	tbz	w0, #0, 40278c <ferror@plt+0x3fc>
  402640:	adrp	x1, 424000 <ferror@plt+0x21c70>
  402644:	mov	x0, x28
  402648:	add	x1, x1, #0x380
  40264c:	bl	40d4dc <ferror@plt+0xb14c>
  402650:	tbnz	w0, #0, 402518 <ferror@plt+0x188>
  402654:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402658:	mov	x0, x28
  40265c:	add	x1, x1, #0xc99
  402660:	bl	409d3c <ferror@plt+0x79ac>
  402664:	tbz	w0, #0, 4027a0 <ferror@plt+0x410>
  402668:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40266c:	mov	x0, x28
  402670:	add	x1, x1, #0xca0
  402674:	bl	409d3c <ferror@plt+0x79ac>
  402678:	tbz	w0, #0, 4027b4 <ferror@plt+0x424>
  40267c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402680:	mov	x0, x28
  402684:	add	x1, x1, #0xca6
  402688:	bl	409d3c <ferror@plt+0x79ac>
  40268c:	tbz	w0, #0, 4027c8 <ferror@plt+0x438>
  402690:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402694:	mov	x0, x28
  402698:	add	x1, x1, #0xcae
  40269c:	bl	409d3c <ferror@plt+0x79ac>
  4026a0:	tbnz	w0, #0, 402a34 <ferror@plt+0x6a4>
  4026a4:	cmp	w20, #0x2
  4026a8:	b.le	402a94 <ferror@plt+0x704>
  4026ac:	ldr	x8, [x26, #16]
  4026b0:	sub	w20, w20, #0x1
  4026b4:	adrp	x9, 424000 <ferror@plt+0x21c70>
  4026b8:	str	x8, [x9, #904]
  4026bc:	b	402784 <ferror@plt+0x3f4>
  4026c0:	adrp	x9, 428000 <stdin@@GLIBC_2.17+0x3c98>
  4026c4:	ldr	w8, [x9, #3664]
  4026c8:	add	w8, w8, #0x1
  4026cc:	str	w8, [x9, #3664]
  4026d0:	b	402518 <ferror@plt+0x188>
  4026d4:	adrp	x9, 428000 <stdin@@GLIBC_2.17+0x3c98>
  4026d8:	ldr	w8, [x9, #3676]
  4026dc:	add	w8, w8, #0x1
  4026e0:	str	w8, [x9, #3676]
  4026e4:	b	402518 <ferror@plt+0x188>
  4026e8:	adrp	x9, 428000 <stdin@@GLIBC_2.17+0x3c98>
  4026ec:	ldr	w8, [x9, #3656]
  4026f0:	add	w8, w8, #0x1
  4026f4:	str	w8, [x9, #3656]
  4026f8:	b	402518 <ferror@plt+0x188>
  4026fc:	cmp	w20, #0x2
  402700:	b.le	402a94 <ferror@plt+0x704>
  402704:	ldr	x26, [x26, #16]
  402708:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40270c:	add	x1, x1, #0xc5a
  402710:	sub	w20, w20, #0x1
  402714:	mov	x0, x26
  402718:	bl	4020d0 <strcmp@plt>
  40271c:	cbz	w0, 402754 <ferror@plt+0x3c4>
  402720:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402724:	mov	x0, x26
  402728:	add	x1, x1, #0xc5f
  40272c:	bl	4020d0 <strcmp@plt>
  402730:	cbnz	w0, 402a54 <ferror@plt+0x6c4>
  402734:	adrp	x8, 424000 <ferror@plt+0x21c70>
  402738:	mov	w9, #0xa                   	// #10
  40273c:	str	w9, [x8, #888]
  402740:	b	402784 <ferror@plt+0x3f4>
  402744:	adrp	x8, 424000 <ferror@plt+0x21c70>
  402748:	mov	w9, #0x2                   	// #2
  40274c:	str	w9, [x8, #888]
  402750:	b	402518 <ferror@plt+0x188>
  402754:	adrp	x8, 424000 <ferror@plt+0x21c70>
  402758:	mov	w9, #0x2                   	// #2
  40275c:	str	w9, [x8, #888]
  402760:	b	402784 <ferror@plt+0x3f4>
  402764:	adrp	x8, 424000 <ferror@plt+0x21c70>
  402768:	mov	w9, #0xa                   	// #10
  40276c:	str	w9, [x8, #888]
  402770:	b	402518 <ferror@plt+0x188>
  402774:	ldr	x0, [x26, #16]
  402778:	bl	40c5c4 <ferror@plt+0xa234>
  40277c:	cbnz	w0, 402a78 <ferror@plt+0x6e8>
  402780:	sub	w20, w20, #0x1
  402784:	mov	x26, x19
  402788:	b	402518 <ferror@plt+0x188>
  40278c:	adrp	x9, 428000 <stdin@@GLIBC_2.17+0x3c98>
  402790:	ldr	w8, [x9, #3668]
  402794:	add	w8, w8, #0x1
  402798:	str	w8, [x9, #3668]
  40279c:	b	402518 <ferror@plt+0x188>
  4027a0:	adrp	x9, 428000 <stdin@@GLIBC_2.17+0x3c98>
  4027a4:	ldr	w8, [x9, #3672]
  4027a8:	add	w8, w8, #0x1
  4027ac:	str	w8, [x9, #3672]
  4027b0:	b	402518 <ferror@plt+0x188>
  4027b4:	adrp	x9, 428000 <stdin@@GLIBC_2.17+0x3c98>
  4027b8:	ldr	w8, [x9, #3660]
  4027bc:	add	w8, w8, #0x1
  4027c0:	str	w8, [x9, #3660]
  4027c4:	b	402518 <ferror@plt+0x188>
  4027c8:	adrp	x9, 428000 <stdin@@GLIBC_2.17+0x3c98>
  4027cc:	ldr	w8, [x9, #3696]
  4027d0:	add	w8, w8, #0x1
  4027d4:	str	w8, [x9, #3696]
  4027d8:	b	402518 <ferror@plt+0x188>
  4027dc:	mov	w28, w20
  4027e0:	b	4027ec <ferror@plt+0x45c>
  4027e4:	sub	w28, w20, #0x1
  4027e8:	mov	x26, x19
  4027ec:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  4027f0:	ldr	w8, [x8, #3676]
  4027f4:	adrp	x19, 424000 <ferror@plt+0x21c70>
  4027f8:	add	x19, x19, #0x380
  4027fc:	adrp	x11, 428000 <stdin@@GLIBC_2.17+0x3c98>
  402800:	ldr	w1, [x11, #3660]
  402804:	ldr	w0, [x19]
  402808:	adrp	x9, 412000 <ferror@plt+0xfc70>
  40280c:	adrp	x10, 412000 <ferror@plt+0xfc70>
  402810:	add	x9, x9, #0x94b
  402814:	add	x10, x10, #0xd05
  402818:	cmp	w8, #0x0
  40281c:	csel	x8, x10, x9, eq  // eq = none
  402820:	adrp	x9, 424000 <ferror@plt+0x21c70>
  402824:	str	x8, [x9, #840]
  402828:	bl	40d408 <ferror@plt+0xb078>
  40282c:	ldr	x20, [x19, #8]
  402830:	cbz	x20, 402924 <ferror@plt+0x594>
  402834:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402838:	add	x1, x1, #0xc11
  40283c:	mov	x0, x20
  402840:	stp	xzr, xzr, [x29, #-24]
  402844:	bl	4020d0 <strcmp@plt>
  402848:	adrp	x22, 424000 <ferror@plt+0x21c70>
  40284c:	cbz	w0, 402868 <ferror@plt+0x4d8>
  402850:	ldr	x2, [x22, #872]
  402854:	adrp	x1, 412000 <ferror@plt+0xfc70>
  402858:	add	x1, x1, #0x942
  40285c:	mov	x0, x20
  402860:	bl	401db0 <freopen64@plt>
  402864:	cbz	x0, 4029dc <ferror@plt+0x64c>
  402868:	adrp	x0, 424000 <ferror@plt+0x21c70>
  40286c:	add	x0, x0, #0x310
  402870:	mov	w1, wzr
  402874:	bl	40e4dc <ferror@plt+0xc14c>
  402878:	tbnz	w0, #31, 4029b8 <ferror@plt+0x628>
  40287c:	adrp	x0, 424000 <ferror@plt+0x21c70>
  402880:	add	x0, x0, #0x310
  402884:	bl	40e28c <ferror@plt+0xbefc>
  402888:	ldr	x2, [x22, #872]
  40288c:	adrp	x23, 428000 <stdin@@GLIBC_2.17+0x3c98>
  402890:	sub	x0, x29, #0x10
  402894:	sub	x1, x29, #0x18
  402898:	str	wzr, [x23, #3684]
  40289c:	bl	40abc0 <ferror@plt+0x8830>
  4028a0:	cmn	x0, #0x1
  4028a4:	b.eq	402978 <ferror@plt+0x5e8>  // b.none
  4028a8:	adrp	x21, 410000 <ferror@plt+0xdc70>
  4028ac:	mov	w19, wzr
  4028b0:	adrp	x24, 424000 <ferror@plt+0x21c70>
  4028b4:	add	x21, x21, #0xe51
  4028b8:	adrp	x25, 428000 <stdin@@GLIBC_2.17+0x3c98>
  4028bc:	b	4028d8 <ferror@plt+0x548>
  4028c0:	ldr	x2, [x22, #872]
  4028c4:	sub	x0, x29, #0x10
  4028c8:	sub	x1, x29, #0x18
  4028cc:	bl	40abc0 <ferror@plt+0x8830>
  4028d0:	cmn	x0, #0x1
  4028d4:	b.eq	40297c <ferror@plt+0x5ec>  // b.none
  4028d8:	ldur	x0, [x29, #-16]
  4028dc:	add	x1, sp, #0x8
  4028e0:	mov	w2, #0x64                  	// #100
  4028e4:	bl	40ad74 <ferror@plt+0x89e4>
  4028e8:	cbz	w0, 4028c0 <ferror@plt+0x530>
  4028ec:	mov	w1, w0
  4028f0:	ldr	x0, [sp, #8]
  4028f4:	add	x2, sp, #0x8
  4028f8:	bl	402ac4 <ferror@plt+0x734>
  4028fc:	cbz	w0, 4028c0 <ferror@plt+0x530>
  402900:	ldr	x0, [x24, #856]
  402904:	ldr	w3, [x23, #3684]
  402908:	mov	x1, x21
  40290c:	mov	x2, x20
  402910:	bl	402360 <fprintf@plt>
  402914:	ldr	w8, [x25, #3672]
  402918:	cbz	w8, 402a10 <ferror@plt+0x680>
  40291c:	mov	w19, #0x1                   	// #1
  402920:	b	4028c0 <ferror@plt+0x530>
  402924:	adrp	x0, 424000 <ferror@plt+0x21c70>
  402928:	add	x0, x0, #0x310
  40292c:	mov	w1, wzr
  402930:	bl	40e4dc <ferror@plt+0xc14c>
  402934:	tbnz	w0, #31, 402a80 <ferror@plt+0x6f0>
  402938:	adrp	x0, 424000 <ferror@plt+0x21c70>
  40293c:	add	x0, x0, #0x310
  402940:	bl	40e28c <ferror@plt+0xbefc>
  402944:	cmp	w28, #0x2
  402948:	b.lt	402a88 <ferror@plt+0x6f8>  // b.tstop
  40294c:	ldr	x0, [x26, #8]!
  402950:	sub	w1, w28, #0x1
  402954:	mov	x2, x26
  402958:	add	sp, sp, #0x340
  40295c:	ldp	x20, x19, [sp, #80]
  402960:	ldp	x22, x21, [sp, #64]
  402964:	ldp	x24, x23, [sp, #48]
  402968:	ldp	x26, x25, [sp, #32]
  40296c:	ldp	x28, x27, [sp, #16]
  402970:	ldp	x29, x30, [sp], #96
  402974:	b	402ac4 <ferror@plt+0x734>
  402978:	mov	w19, wzr
  40297c:	ldur	x0, [x29, #-16]
  402980:	cbz	x0, 402988 <ferror@plt+0x5f8>
  402984:	bl	402140 <free@plt>
  402988:	adrp	x0, 424000 <ferror@plt+0x21c70>
  40298c:	add	x0, x0, #0x310
  402990:	bl	40e30c <ferror@plt+0xbf7c>
  402994:	mov	w0, w19
  402998:	add	sp, sp, #0x340
  40299c:	ldp	x20, x19, [sp, #80]
  4029a0:	ldp	x22, x21, [sp, #64]
  4029a4:	ldp	x24, x23, [sp, #48]
  4029a8:	ldp	x26, x25, [sp, #32]
  4029ac:	ldp	x28, x27, [sp, #16]
  4029b0:	ldp	x29, x30, [sp], #96
  4029b4:	ret
  4029b8:	adrp	x8, 424000 <ferror@plt+0x21c70>
  4029bc:	ldr	x3, [x8, #856]
  4029c0:	adrp	x0, 410000 <ferror@plt+0xdc70>
  4029c4:	add	x0, x0, #0xe3a
  4029c8:	mov	w1, #0x16                  	// #22
  4029cc:	mov	w2, #0x1                   	// #1
  4029d0:	mov	w19, #0x1                   	// #1
  4029d4:	bl	4021b0 <fwrite@plt>
  4029d8:	b	402994 <ferror@plt+0x604>
  4029dc:	adrp	x8, 424000 <ferror@plt+0x21c70>
  4029e0:	ldr	x19, [x8, #856]
  4029e4:	bl	402300 <__errno_location@plt>
  4029e8:	ldr	w0, [x0]
  4029ec:	bl	402050 <strerror@plt>
  4029f0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4029f4:	mov	x3, x0
  4029f8:	add	x1, x1, #0xe13
  4029fc:	mov	x0, x19
  402a00:	mov	x2, x20
  402a04:	bl	402360 <fprintf@plt>
  402a08:	mov	w19, #0x1                   	// #1
  402a0c:	b	402994 <ferror@plt+0x604>
  402a10:	mov	w19, #0x1                   	// #1
  402a14:	ldur	x0, [x29, #-16]
  402a18:	cbnz	x0, 402984 <ferror@plt+0x5f4>
  402a1c:	b	402988 <ferror@plt+0x5f8>
  402a20:	adrp	x0, 410000 <ferror@plt+0xdc70>
  402a24:	add	x0, x0, #0xea8
  402a28:	bl	4020c0 <puts@plt>
  402a2c:	mov	w0, wzr
  402a30:	bl	401df0 <exit@plt>
  402a34:	adrp	x8, 424000 <ferror@plt+0x21c70>
  402a38:	ldr	x0, [x8, #856]
  402a3c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402a40:	add	x1, x1, #0xcb5
  402a44:	mov	x2, x28
  402a48:	bl	402360 <fprintf@plt>
  402a4c:	mov	w0, #0xffffffff            	// #-1
  402a50:	bl	401df0 <exit@plt>
  402a54:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402a58:	add	x1, x1, #0xc14
  402a5c:	mov	x0, x26
  402a60:	bl	4020d0 <strcmp@plt>
  402a64:	cbz	w0, 402a94 <ferror@plt+0x704>
  402a68:	adrp	x0, 410000 <ferror@plt+0xdc70>
  402a6c:	add	x0, x0, #0xc65
  402a70:	mov	x1, x26
  402a74:	bl	409a2c <ferror@plt+0x769c>
  402a78:	mov	w0, #0xffffffff            	// #-1
  402a7c:	bl	401df0 <exit@plt>
  402a80:	mov	w0, #0x1                   	// #1
  402a84:	bl	401df0 <exit@plt>
  402a88:	adrp	x0, 424000 <ferror@plt+0x21c70>
  402a8c:	add	x0, x0, #0x310
  402a90:	bl	40e30c <ferror@plt+0xbf7c>
  402a94:	bl	402a98 <ferror@plt+0x708>
  402a98:	stp	x29, x30, [sp, #-16]!
  402a9c:	adrp	x8, 424000 <ferror@plt+0x21c70>
  402aa0:	ldr	x3, [x8, #856]
  402aa4:	adrp	x0, 410000 <ferror@plt+0xdc70>
  402aa8:	add	x0, x0, #0xce1
  402aac:	mov	w1, #0x131                 	// #305
  402ab0:	mov	w2, #0x1                   	// #1
  402ab4:	mov	x29, sp
  402ab8:	bl	4021b0 <fwrite@plt>
  402abc:	mov	w0, #0xffffffff            	// #-1
  402ac0:	bl	401df0 <exit@plt>
  402ac4:	stp	x29, x30, [sp, #-48]!
  402ac8:	stp	x20, x19, [sp, #32]
  402acc:	mov	w20, w1
  402ad0:	adrp	x1, 412000 <ferror@plt+0xfc70>
  402ad4:	add	x1, x1, #0xcd0
  402ad8:	str	x21, [sp, #16]
  402adc:	mov	x29, sp
  402ae0:	mov	x19, x2
  402ae4:	mov	x21, x0
  402ae8:	bl	409d3c <ferror@plt+0x79ac>
  402aec:	tbz	w0, #0, 402b60 <ferror@plt+0x7d0>
  402af0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402af4:	add	x1, x1, #0xe93
  402af8:	mov	x0, x21
  402afc:	bl	409d3c <ferror@plt+0x79ac>
  402b00:	tbz	w0, #0, 402b6c <ferror@plt+0x7dc>
  402b04:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402b08:	add	x1, x1, #0xe97
  402b0c:	mov	x0, x21
  402b10:	bl	409d3c <ferror@plt+0x79ac>
  402b14:	tbz	w0, #0, 402b78 <ferror@plt+0x7e8>
  402b18:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402b1c:	add	x1, x1, #0xe9b
  402b20:	mov	x0, x21
  402b24:	bl	409d3c <ferror@plt+0x79ac>
  402b28:	tbz	w0, #0, 402b84 <ferror@plt+0x7f4>
  402b2c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402b30:	add	x1, x1, #0xea0
  402b34:	mov	x0, x21
  402b38:	bl	409d3c <ferror@plt+0x79ac>
  402b3c:	tbz	w0, #0, 402b90 <ferror@plt+0x800>
  402b40:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402b44:	add	x1, x1, #0xc14
  402b48:	mov	x0, x21
  402b4c:	bl	409d3c <ferror@plt+0x79ac>
  402b50:	tbnz	w0, #0, 402bb4 <ferror@plt+0x824>
  402b54:	adrp	x8, 410000 <ferror@plt+0xdc70>
  402b58:	add	x8, x8, #0xf10
  402b5c:	b	402b98 <ferror@plt+0x808>
  402b60:	adrp	x8, 410000 <ferror@plt+0xdc70>
  402b64:	add	x8, x8, #0xec0
  402b68:	b	402b98 <ferror@plt+0x808>
  402b6c:	adrp	x8, 410000 <ferror@plt+0xdc70>
  402b70:	add	x8, x8, #0xed0
  402b74:	b	402b98 <ferror@plt+0x808>
  402b78:	adrp	x8, 410000 <ferror@plt+0xdc70>
  402b7c:	add	x8, x8, #0xee0
  402b80:	b	402b98 <ferror@plt+0x808>
  402b84:	adrp	x8, 410000 <ferror@plt+0xdc70>
  402b88:	add	x8, x8, #0xef0
  402b8c:	b	402b98 <ferror@plt+0x808>
  402b90:	adrp	x8, 410000 <ferror@plt+0xdc70>
  402b94:	add	x8, x8, #0xf00
  402b98:	ldr	x2, [x8, #8]
  402b9c:	sub	w0, w20, #0x1
  402ba0:	add	x1, x19, #0x8
  402ba4:	ldp	x20, x19, [sp, #32]
  402ba8:	ldr	x21, [sp, #16]
  402bac:	ldp	x29, x30, [sp], #48
  402bb0:	br	x2
  402bb4:	adrp	x8, 424000 <ferror@plt+0x21c70>
  402bb8:	ldr	x0, [x8, #856]
  402bbc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402bc0:	add	x1, x1, #0xe67
  402bc4:	mov	x2, x21
  402bc8:	bl	402360 <fprintf@plt>
  402bcc:	ldp	x20, x19, [sp, #32]
  402bd0:	ldr	x21, [sp, #16]
  402bd4:	mov	w0, #0xffffffff            	// #-1
  402bd8:	ldp	x29, x30, [sp], #48
  402bdc:	ret
  402be0:	stp	x29, x30, [sp, #-16]!
  402be4:	mov	x29, sp
  402be8:	bl	402a98 <ferror@plt+0x708>
  402bec:	sub	sp, sp, #0xf0
  402bf0:	stp	x29, x30, [sp, #176]
  402bf4:	stp	x24, x23, [sp, #192]
  402bf8:	stp	x22, x21, [sp, #208]
  402bfc:	stp	x20, x19, [sp, #224]
  402c00:	ldrh	w3, [x0, #4]
  402c04:	ldr	w2, [x0]
  402c08:	mov	x20, x0
  402c0c:	add	x29, sp, #0xb0
  402c10:	and	w8, w3, #0xfffe
  402c14:	cmp	w8, #0x1c
  402c18:	b.ne	402f3c <ferror@plt+0xbac>  // b.any
  402c1c:	subs	w3, w2, #0x1c
  402c20:	b.mi	402f58 <ferror@plt+0xbc8>  // b.first
  402c24:	ldrb	w8, [x20, #16]
  402c28:	cmp	w8, #0x7
  402c2c:	b.ne	4031a4 <ferror@plt+0xe14>  // b.any
  402c30:	adrp	x24, 424000 <ferror@plt+0x21c70>
  402c34:	ldr	w8, [x24, #912]
  402c38:	mov	x19, x1
  402c3c:	cbz	w8, 402c4c <ferror@plt+0x8bc>
  402c40:	ldr	w9, [x20, #20]
  402c44:	cmp	w8, w9
  402c48:	b.ne	4031a4 <ferror@plt+0xe14>  // b.any
  402c4c:	adrp	x8, 424000 <ferror@plt+0x21c70>
  402c50:	ldr	w8, [x8, #916]
  402c54:	cbz	w8, 402c64 <ferror@plt+0x8d4>
  402c58:	ldrh	w9, [x20, #24]
  402c5c:	tst	w8, w9
  402c60:	b.eq	4031a4 <ferror@plt+0xe14>  // b.none
  402c64:	add	x2, x20, #0x1c
  402c68:	add	x0, sp, #0x48
  402c6c:	mov	w1, #0xc                   	// #12
  402c70:	bl	41076c <ferror@plt+0xe3dc>
  402c74:	ldr	x8, [sp, #112]
  402c78:	cbz	x8, 402c90 <ferror@plt+0x900>
  402c7c:	ldrh	w21, [x8, #4]
  402c80:	adrp	x8, 424000 <ferror@plt+0x21c70>
  402c84:	ldr	w8, [x8, #920]
  402c88:	cbnz	w8, 402ca0 <ferror@plt+0x910>
  402c8c:	b	402ca8 <ferror@plt+0x918>
  402c90:	mov	w21, wzr
  402c94:	adrp	x8, 424000 <ferror@plt+0x21c70>
  402c98:	ldr	w8, [x8, #920]
  402c9c:	cbz	w8, 402ca8 <ferror@plt+0x918>
  402ca0:	cmp	w8, w21
  402ca4:	b.ne	4031a4 <ferror@plt+0xe14>  // b.any
  402ca8:	mov	x0, xzr
  402cac:	bl	40cb90 <ferror@plt+0xa800>
  402cb0:	ldrh	w8, [x20, #4]
  402cb4:	cmp	w8, #0x1d
  402cb8:	b.ne	402cdc <ferror@plt+0x94c>  // b.any
  402cbc:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402cc0:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402cc4:	add	x2, x2, #0xf6b
  402cc8:	add	x3, x3, #0xf73
  402ccc:	mov	w0, #0x4                   	// #4
  402cd0:	mov	w1, #0x6                   	// #6
  402cd4:	mov	w4, #0x1                   	// #1
  402cd8:	bl	40d1ac <ferror@plt+0xae1c>
  402cdc:	ldr	x22, [sp, #88]
  402ce0:	cbz	x22, 402d2c <ferror@plt+0x99c>
  402ce4:	ldrh	w8, [x22], #4
  402ce8:	ldr	w0, [x20, #20]
  402cec:	sub	w23, w8, #0x4
  402cf0:	bl	40c010 <ferror@plt+0x9c80>
  402cf4:	mov	w2, w0
  402cf8:	add	x3, sp, #0x8
  402cfc:	mov	w4, #0x40                  	// #64
  402d00:	mov	x0, x22
  402d04:	mov	w1, w23
  402d08:	bl	40c378 <ferror@plt+0x9fe8>
  402d0c:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402d10:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402d14:	mov	x4, x0
  402d18:	add	x2, x2, #0xf7c
  402d1c:	add	x3, x3, #0xfe7
  402d20:	mov	w0, #0x4                   	// #4
  402d24:	mov	w1, #0x1                   	// #1
  402d28:	bl	40d134 <ferror@plt+0xada4>
  402d2c:	ldr	w8, [x24, #912]
  402d30:	cbnz	w8, 402d60 <ferror@plt+0x9d0>
  402d34:	ldr	w0, [x20, #20]
  402d38:	cbz	w0, 402d60 <ferror@plt+0x9d0>
  402d3c:	bl	40be28 <ferror@plt+0x9a98>
  402d40:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402d44:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402d48:	mov	x4, x0
  402d4c:	add	x2, x2, #0xf80
  402d50:	add	x3, x3, #0xf87
  402d54:	mov	w0, #0x4                   	// #4
  402d58:	mov	w1, wzr
  402d5c:	bl	40d134 <ferror@plt+0xada4>
  402d60:	ldr	x2, [sp, #80]
  402d64:	cbz	x2, 402db4 <ferror@plt+0xa24>
  402d68:	ldrh	w8, [x2], #4
  402d6c:	mov	w9, #0x2                   	// #2
  402d70:	mov	w10, #0xa                   	// #10
  402d74:	cmp	w8, #0x14
  402d78:	csel	w22, w10, w9, eq  // eq = none
  402d7c:	sub	w1, w8, #0x4
  402d80:	mov	w0, w22
  402d84:	bl	40a60c <ferror@plt+0x827c>
  402d88:	mov	x23, x0
  402d8c:	mov	w0, w22
  402d90:	bl	40d6f8 <ferror@plt+0xb368>
  402d94:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402d98:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402d9c:	mov	w1, w0
  402da0:	add	x2, x2, #0xf8f
  402da4:	add	x3, x3, #0xf93
  402da8:	mov	w0, #0x4                   	// #4
  402dac:	mov	x4, x23
  402db0:	bl	40d134 <ferror@plt+0xada4>
  402db4:	cbz	w21, 402dd8 <ferror@plt+0xa48>
  402db8:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402dbc:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402dc0:	add	x2, x2, #0xe9b
  402dc4:	add	x3, x3, #0xf9b
  402dc8:	mov	w0, #0x4                   	// #4
  402dcc:	mov	w1, #0x6                   	// #6
  402dd0:	mov	w4, w21
  402dd4:	bl	40ce10 <ferror@plt+0xaa80>
  402dd8:	ldr	x8, [sp, #120]
  402ddc:	cbz	x8, 402e08 <ferror@plt+0xa78>
  402de0:	ldrh	w8, [x8, #4]
  402de4:	adrp	x2, 411000 <ferror@plt+0xec70>
  402de8:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402dec:	add	x2, x2, #0x789
  402df0:	rev	w8, w8
  402df4:	lsr	w4, w8, #16
  402df8:	add	x3, x3, #0xfa5
  402dfc:	mov	w0, #0x4                   	// #4
  402e00:	mov	w1, #0x6                   	// #6
  402e04:	bl	40ce10 <ferror@plt+0xaa80>
  402e08:	ldr	x8, [sp, #128]
  402e0c:	cbz	x8, 402e30 <ferror@plt+0xaa0>
  402e10:	ldr	w4, [x8, #4]
  402e14:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402e18:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402e1c:	add	x2, x2, #0xfb2
  402e20:	add	x3, x3, #0xfba
  402e24:	mov	w0, #0x4                   	// #4
  402e28:	mov	w1, #0x6                   	// #6
  402e2c:	bl	40ce10 <ferror@plt+0xaa80>
  402e30:	ldr	x8, [sp, #160]
  402e34:	cbz	x8, 402e58 <ferror@plt+0xac8>
  402e38:	ldr	w4, [x8, #4]
  402e3c:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402e40:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402e44:	add	x2, x2, #0xfae
  402e48:	add	x3, x3, #0xfb6
  402e4c:	mov	w0, #0x4                   	// #4
  402e50:	mov	w1, #0x6                   	// #6
  402e54:	bl	40ce10 <ferror@plt+0xaa80>
  402e58:	ldr	x8, [sp, #136]
  402e5c:	cbz	x8, 402e88 <ferror@plt+0xaf8>
  402e60:	ldr	x9, [sp, #152]
  402e64:	ldr	w4, [x8, #4]
  402e68:	cbz	x9, 402f78 <ferror@plt+0xbe8>
  402e6c:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402e70:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402e74:	add	x2, x2, #0xfc2
  402e78:	add	x3, x3, #0xfcd
  402e7c:	mov	w0, #0x4                   	// #4
  402e80:	mov	w1, #0x6                   	// #6
  402e84:	bl	40ce10 <ferror@plt+0xaa80>
  402e88:	ldr	x8, [sp, #152]
  402e8c:	cbz	x8, 402eb0 <ferror@plt+0xb20>
  402e90:	ldr	w4, [x8, #4]
  402e94:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402e98:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402e9c:	add	x2, x2, #0xfeb
  402ea0:	add	x3, x3, #0xff7
  402ea4:	mov	w0, #0x4                   	// #4
  402ea8:	mov	w1, #0x6                   	// #6
  402eac:	bl	40ce10 <ferror@plt+0xaa80>
  402eb0:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  402eb4:	ldr	w8, [x8, #3680]
  402eb8:	cbz	w8, 402fc8 <ferror@plt+0xc38>
  402ebc:	ldr	x21, [sp, #96]
  402ec0:	cbz	x21, 402fc8 <ferror@plt+0xc38>
  402ec4:	adrp	x22, 424000 <ferror@plt+0x21c70>
  402ec8:	ldr	w8, [x22, #924]
  402ecc:	cbnz	w8, 402ee8 <ferror@plt+0xb58>
  402ed0:	adrp	x23, 428000 <stdin@@GLIBC_2.17+0x3c98>
  402ed4:	ldr	w0, [x23, #3704]
  402ed8:	cbnz	w0, 402ee4 <ferror@plt+0xb54>
  402edc:	bl	40a154 <ferror@plt+0x7dc4>
  402ee0:	str	w0, [x23, #3704]
  402ee4:	str	w0, [x22, #924]
  402ee8:	bl	40cb70 <ferror@plt+0xa7e0>
  402eec:	ldr	w9, [x21, #8]
  402ef0:	ldr	w8, [x22, #924]
  402ef4:	udiv	w4, w9, w8
  402ef8:	tbz	w0, #0, 402fac <ferror@plt+0xc1c>
  402efc:	adrp	x2, 411000 <ferror@plt+0xec70>
  402f00:	add	x2, x2, #0x72
  402f04:	mov	w0, #0x2                   	// #2
  402f08:	mov	w1, #0x6                   	// #6
  402f0c:	mov	x3, xzr
  402f10:	bl	40ce10 <ferror@plt+0xaa80>
  402f14:	ldr	w8, [x21, #12]
  402f18:	ldr	w9, [x22, #924]
  402f1c:	adrp	x2, 411000 <ferror@plt+0xec70>
  402f20:	add	x2, x2, #0x77
  402f24:	mov	w0, #0x2                   	// #2
  402f28:	udiv	w4, w8, w9
  402f2c:	mov	w1, #0x6                   	// #6
  402f30:	mov	x3, xzr
  402f34:	bl	40ce10 <ferror@plt+0xaa80>
  402f38:	b	402fc8 <ferror@plt+0xc38>
  402f3c:	adrp	x8, 424000 <ferror@plt+0x21c70>
  402f40:	ldr	x0, [x8, #856]
  402f44:	ldrh	w4, [x20, #6]
  402f48:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402f4c:	add	x1, x1, #0xf30
  402f50:	bl	402360 <fprintf@plt>
  402f54:	b	4031a4 <ferror@plt+0xe14>
  402f58:	adrp	x8, 424000 <ferror@plt+0x21c70>
  402f5c:	ldr	x0, [x8, #856]
  402f60:	adrp	x1, 410000 <ferror@plt+0xdc70>
  402f64:	add	x1, x1, #0xf52
  402f68:	mov	w2, w3
  402f6c:	bl	402360 <fprintf@plt>
  402f70:	mov	w0, #0xffffffff            	// #-1
  402f74:	b	4031a8 <ferror@plt+0xe18>
  402f78:	mov	w0, w4
  402f7c:	bl	40be28 <ferror@plt+0x9a98>
  402f80:	adrp	x2, 410000 <ferror@plt+0xdc70>
  402f84:	adrp	x3, 410000 <ferror@plt+0xdc70>
  402f88:	mov	x4, x0
  402f8c:	add	x2, x2, #0xfdd
  402f90:	add	x3, x3, #0xfe3
  402f94:	mov	w0, #0x4                   	// #4
  402f98:	mov	w1, #0x6                   	// #6
  402f9c:	bl	40d134 <ferror@plt+0xada4>
  402fa0:	ldr	x8, [sp, #152]
  402fa4:	cbnz	x8, 402e90 <ferror@plt+0xb00>
  402fa8:	b	402eb0 <ferror@plt+0xb20>
  402fac:	ldr	w9, [x21, #12]
  402fb0:	adrp	x1, 411000 <ferror@plt+0xec70>
  402fb4:	add	x1, x1, #0x7f
  402fb8:	mov	x0, x19
  402fbc:	udiv	w3, w9, w8
  402fc0:	mov	w2, w4
  402fc4:	bl	402360 <fprintf@plt>
  402fc8:	ldrb	w21, [x20, #26]
  402fcc:	bl	40cb70 <ferror@plt+0xa7e0>
  402fd0:	adrp	x8, 412000 <ferror@plt+0xfc70>
  402fd4:	adrp	x9, 411000 <ferror@plt+0xec70>
  402fd8:	add	x8, x8, #0xd06
  402fdc:	add	x9, x9, #0x8b
  402fe0:	tst	w0, #0x1
  402fe4:	csel	x1, x9, x8, ne  // ne = any
  402fe8:	mov	w0, #0x2                   	// #2
  402fec:	bl	40cbec <ferror@plt+0xa85c>
  402ff0:	tbnz	w21, #1, 403094 <ferror@plt+0xd04>
  402ff4:	tbnz	w21, #7, 4030b8 <ferror@plt+0xd28>
  402ff8:	tbnz	w21, #4, 4030dc <ferror@plt+0xd4c>
  402ffc:	tbnz	w21, #5, 403100 <ferror@plt+0xd70>
  403000:	tbnz	w21, #2, 403124 <ferror@plt+0xd94>
  403004:	tbz	w21, #6, 403028 <ferror@plt+0xc98>
  403008:	adrp	x3, 410000 <ferror@plt+0xdc70>
  40300c:	adrp	x4, 411000 <ferror@plt+0xec70>
  403010:	add	x3, x3, #0xfe7
  403014:	add	x4, x4, #0xb2
  403018:	mov	w0, #0x4                   	// #4
  40301c:	mov	w1, #0x6                   	// #6
  403020:	mov	x2, xzr
  403024:	bl	40d134 <ferror@plt+0xada4>
  403028:	mov	w0, #0x2                   	// #2
  40302c:	mov	x1, xzr
  403030:	bl	40cc5c <ferror@plt+0xa8cc>
  403034:	ldr	x8, [sp, #144]
  403038:	cbz	x8, 403064 <ferror@plt+0xcd4>
  40303c:	ldr	w0, [x8, #4]
  403040:	bl	40be28 <ferror@plt+0x9a98>
  403044:	adrp	x2, 411000 <ferror@plt+0xec70>
  403048:	adrp	x3, 411000 <ferror@plt+0xec70>
  40304c:	mov	x4, x0
  403050:	add	x2, x2, #0x8
  403054:	add	x3, x3, #0xf
  403058:	mov	w0, #0x4                   	// #4
  40305c:	mov	w1, #0x6                   	// #6
  403060:	bl	40d134 <ferror@plt+0xada4>
  403064:	ldrh	w2, [x20, #24]
  403068:	tbnz	w2, #7, 40314c <ferror@plt+0xdbc>
  40306c:	tbnz	w2, #6, 403158 <ferror@plt+0xdc8>
  403070:	tbnz	w2, #2, 403164 <ferror@plt+0xdd4>
  403074:	tbnz	w2, #1, 403170 <ferror@plt+0xde0>
  403078:	adrp	x20, 424000 <ferror@plt+0x21c70>
  40307c:	add	x20, x20, #0x3a4
  403080:	adrp	x1, 411000 <ferror@plt+0xec70>
  403084:	add	x1, x1, #0xd0
  403088:	mov	x0, x20
  40308c:	bl	401e80 <sprintf@plt>
  403090:	b	403178 <ferror@plt+0xde8>
  403094:	adrp	x3, 410000 <ferror@plt+0xdc70>
  403098:	adrp	x4, 411000 <ferror@plt+0xec70>
  40309c:	add	x3, x3, #0xfe7
  4030a0:	add	x4, x4, #0x91
  4030a4:	mov	w0, #0x4                   	// #4
  4030a8:	mov	w1, #0x6                   	// #6
  4030ac:	mov	x2, xzr
  4030b0:	bl	40d134 <ferror@plt+0xada4>
  4030b4:	tbz	w21, #7, 402ff8 <ferror@plt+0xc68>
  4030b8:	adrp	x3, 410000 <ferror@plt+0xdc70>
  4030bc:	adrp	x4, 411000 <ferror@plt+0xec70>
  4030c0:	add	x3, x3, #0xfe7
  4030c4:	add	x4, x4, #0x96
  4030c8:	mov	w0, #0x4                   	// #4
  4030cc:	mov	w1, #0x6                   	// #6
  4030d0:	mov	x2, xzr
  4030d4:	bl	40d134 <ferror@plt+0xada4>
  4030d8:	tbz	w21, #4, 402ffc <ferror@plt+0xc6c>
  4030dc:	adrp	x3, 410000 <ferror@plt+0xdc70>
  4030e0:	adrp	x4, 411000 <ferror@plt+0xec70>
  4030e4:	add	x3, x3, #0xfe7
  4030e8:	add	x4, x4, #0x9d
  4030ec:	mov	w0, #0x4                   	// #4
  4030f0:	mov	w1, #0x6                   	// #6
  4030f4:	mov	x2, xzr
  4030f8:	bl	40d134 <ferror@plt+0xada4>
  4030fc:	tbz	w21, #5, 403000 <ferror@plt+0xc70>
  403100:	adrp	x3, 410000 <ferror@plt+0xdc70>
  403104:	adrp	x4, 411000 <ferror@plt+0xec70>
  403108:	add	x3, x3, #0xfe7
  40310c:	add	x4, x4, #0xaa
  403110:	mov	w0, #0x4                   	// #4
  403114:	mov	w1, #0x6                   	// #6
  403118:	mov	x2, xzr
  40311c:	bl	40d134 <ferror@plt+0xada4>
  403120:	tbz	w21, #2, 403004 <ferror@plt+0xc74>
  403124:	adrp	x3, 410000 <ferror@plt+0xdc70>
  403128:	adrp	x4, 411000 <ferror@plt+0xec70>
  40312c:	add	x3, x3, #0xfe7
  403130:	add	x4, x4, #0x8
  403134:	mov	w0, #0x4                   	// #4
  403138:	mov	w1, #0x6                   	// #6
  40313c:	mov	x2, xzr
  403140:	bl	40d134 <ferror@plt+0xada4>
  403144:	tbnz	w21, #6, 403008 <ferror@plt+0xc78>
  403148:	b	403028 <ferror@plt+0xc98>
  40314c:	adrp	x20, 411000 <ferror@plt+0xec70>
  403150:	add	x20, x20, #0xb9
  403154:	b	403178 <ferror@plt+0xde8>
  403158:	adrp	x20, 411000 <ferror@plt+0xec70>
  40315c:	add	x20, x20, #0xc3
  403160:	b	403178 <ferror@plt+0xde8>
  403164:	adrp	x20, 411000 <ferror@plt+0xec70>
  403168:	add	x20, x20, #0xca
  40316c:	b	403178 <ferror@plt+0xde8>
  403170:	adrp	x20, 412000 <ferror@plt+0xfc70>
  403174:	add	x20, x20, #0xd06
  403178:	adrp	x2, 411000 <ferror@plt+0xec70>
  40317c:	adrp	x3, 412000 <ferror@plt+0xfc70>
  403180:	add	x2, x2, #0x21a
  403184:	add	x3, x3, #0x6e2
  403188:	mov	w0, #0x4                   	// #4
  40318c:	mov	w1, #0x6                   	// #6
  403190:	mov	x4, x20
  403194:	bl	40d134 <ferror@plt+0xada4>
  403198:	bl	40cbd8 <ferror@plt+0xa848>
  40319c:	mov	x0, x19
  4031a0:	bl	4021d0 <fflush@plt>
  4031a4:	mov	w0, wzr
  4031a8:	ldp	x20, x19, [sp, #224]
  4031ac:	ldp	x22, x21, [sp, #208]
  4031b0:	ldp	x24, x23, [sp, #192]
  4031b4:	ldp	x29, x30, [sp, #176]
  4031b8:	add	sp, sp, #0xf0
  4031bc:	ret
  4031c0:	stp	x29, x30, [sp, #-96]!
  4031c4:	stp	x28, x27, [sp, #16]
  4031c8:	stp	x26, x25, [sp, #32]
  4031cc:	stp	x24, x23, [sp, #48]
  4031d0:	stp	x22, x21, [sp, #64]
  4031d4:	stp	x20, x19, [sp, #80]
  4031d8:	mov	x29, sp
  4031dc:	sub	sp, sp, #0x460
  4031e0:	mov	w22, w0
  4031e4:	adrp	x0, 424000 <ferror@plt+0x21c70>
  4031e8:	add	x0, x0, #0x310
  4031ec:	mov	x28, x1
  4031f0:	bl	40c1cc <ferror@plt+0x9e3c>
  4031f4:	subs	w19, w22, #0x1
  4031f8:	b.lt	4032a8 <ferror@plt+0xf18>  // b.tstop
  4031fc:	ldr	x0, [x28]
  403200:	adrp	x1, 411000 <ferror@plt+0xec70>
  403204:	add	x1, x1, #0x1a
  403208:	bl	409d3c <ferror@plt+0x79ac>
  40320c:	tbz	w0, #0, 4032d0 <ferror@plt+0xf40>
  403210:	ldr	x0, [x28]
  403214:	adrp	x1, 411000 <ferror@plt+0xec70>
  403218:	add	x1, x1, #0x1e
  40321c:	bl	409d3c <ferror@plt+0x79ac>
  403220:	tbz	w0, #0, 4032e0 <ferror@plt+0xf50>
  403224:	ldr	x0, [x28]
  403228:	adrp	x1, 411000 <ferror@plt+0xec70>
  40322c:	add	x1, x1, #0x25
  403230:	bl	409d3c <ferror@plt+0x79ac>
  403234:	tbz	w0, #0, 4032f0 <ferror@plt+0xf60>
  403238:	ldr	x0, [x28]
  40323c:	adrp	x1, 411000 <ferror@plt+0xec70>
  403240:	add	x1, x1, #0x2d
  403244:	bl	409d3c <ferror@plt+0x79ac>
  403248:	tbz	w0, #0, 403300 <ferror@plt+0xf70>
  40324c:	ldr	x0, [x28]
  403250:	adrp	x1, 411000 <ferror@plt+0xec70>
  403254:	add	x1, x1, #0x34
  403258:	bl	409d3c <ferror@plt+0x79ac>
  40325c:	tbz	w0, #0, 403330 <ferror@plt+0xfa0>
  403260:	ldr	x0, [x28]
  403264:	adrp	x1, 411000 <ferror@plt+0xec70>
  403268:	add	x1, x1, #0xdd3
  40326c:	bl	409d3c <ferror@plt+0x79ac>
  403270:	tbz	w0, #0, 40329c <ferror@plt+0xf0c>
  403274:	ldr	x0, [x28]
  403278:	adrp	x1, 411000 <ferror@plt+0xec70>
  40327c:	add	x1, x1, #0x38
  403280:	bl	409d3c <ferror@plt+0x79ac>
  403284:	tbz	w0, #0, 40329c <ferror@plt+0xf0c>
  403288:	ldr	x0, [x28]
  40328c:	adrp	x1, 411000 <ferror@plt+0xec70>
  403290:	add	x1, x1, #0x3c
  403294:	bl	409d3c <ferror@plt+0x79ac>
  403298:	tbnz	w0, #0, 403718 <ferror@plt+0x1388>
  40329c:	add	x1, x28, #0x8
  4032a0:	mov	w0, w19
  4032a4:	b	4032b0 <ferror@plt+0xf20>
  4032a8:	mov	w0, wzr
  4032ac:	mov	x1, xzr
  4032b0:	add	sp, sp, #0x460
  4032b4:	ldp	x20, x19, [sp, #80]
  4032b8:	ldp	x22, x21, [sp, #64]
  4032bc:	ldp	x24, x23, [sp, #48]
  4032c0:	ldp	x26, x25, [sp, #32]
  4032c4:	ldp	x28, x27, [sp, #16]
  4032c8:	ldp	x29, x30, [sp], #96
  4032cc:	b	403e1c <ferror@plt+0x1a8c>
  4032d0:	add	x3, x28, #0x8
  4032d4:	mov	w0, #0x1c                  	// #28
  4032d8:	mov	w1, #0x600                 	// #1536
  4032dc:	b	40330c <ferror@plt+0xf7c>
  4032e0:	add	x3, x28, #0x8
  4032e4:	mov	w0, #0x1c                  	// #28
  4032e8:	mov	w1, #0xc00                 	// #3072
  4032ec:	b	40330c <ferror@plt+0xf7c>
  4032f0:	add	x3, x28, #0x8
  4032f4:	mov	w0, #0x1c                  	// #28
  4032f8:	mov	w1, #0x500                 	// #1280
  4032fc:	b	40330c <ferror@plt+0xf7c>
  403300:	add	x3, x28, #0x8
  403304:	mov	w0, #0x1d                  	// #29
  403308:	mov	w1, wzr
  40330c:	mov	w2, w19
  403310:	add	sp, sp, #0x460
  403314:	ldp	x20, x19, [sp, #80]
  403318:	ldp	x22, x21, [sp, #64]
  40331c:	ldp	x24, x23, [sp, #48]
  403320:	ldp	x26, x25, [sp, #32]
  403324:	ldp	x28, x27, [sp, #16]
  403328:	ldp	x29, x30, [sp], #96
  40332c:	b	403750 <ferror@plt+0x13c0>
  403330:	add	x8, sp, #0x38
  403334:	add	x0, x8, #0x8
  403338:	mov	w2, #0x414                 	// #1044
  40333c:	mov	w1, wzr
  403340:	bl	401fb0 <memset@plt>
  403344:	mov	x8, #0x1c                  	// #28
  403348:	movk	x8, #0x1e, lsl #32
  40334c:	movk	x8, #0x1, lsl #48
  403350:	mov	w9, #0x7                   	// #7
  403354:	cmp	w22, #0x2
  403358:	str	x8, [sp, #56]
  40335c:	strb	w9, [sp, #72]
  403360:	b.lt	403644 <ferror@plt+0x12b4>  // b.tstop
  403364:	adrp	x24, 411000 <ferror@plt+0xec70>
  403368:	adrp	x25, 411000 <ferror@plt+0xec70>
  40336c:	adrp	x26, 411000 <ferror@plt+0xec70>
  403370:	mov	x20, xzr
  403374:	mov	x21, #0xffffffffffffffff    	// #-1
  403378:	mov	w8, #0xffff                	// #65535
  40337c:	add	x24, x24, #0x18b
  403380:	add	x25, x25, #0xda
  403384:	add	x26, x26, #0x192
  403388:	mov	x27, x28
  40338c:	stp	xzr, xzr, [sp, #16]
  403390:	str	x8, [sp, #8]
  403394:	b	4033b4 <ferror@plt+0x1024>
  403398:	ldrb	w8, [sp, #82]
  40339c:	orr	w8, w8, #0x2
  4033a0:	strb	w8, [sp, #82]
  4033a4:	cmp	w19, #0x1
  4033a8:	mov	x28, x27
  4033ac:	mov	w22, w19
  4033b0:	b.le	40353c <ferror@plt+0x11ac>
  4033b4:	ldr	x23, [x27, #8]!
  4033b8:	mov	x1, x24
  4033bc:	mov	x0, x23
  4033c0:	bl	4020d0 <strcmp@plt>
  4033c4:	cbz	w0, 403490 <ferror@plt+0x1100>
  4033c8:	mov	x0, x23
  4033cc:	mov	x1, x25
  4033d0:	bl	4020d0 <strcmp@plt>
  4033d4:	cbz	w0, 403490 <ferror@plt+0x1100>
  4033d8:	mov	x0, x23
  4033dc:	mov	x1, x26
  4033e0:	bl	4020d0 <strcmp@plt>
  4033e4:	cbz	w0, 4034a4 <ferror@plt+0x1114>
  4033e8:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4033ec:	mov	x0, x23
  4033f0:	add	x1, x1, #0xfb2
  4033f4:	bl	4020d0 <strcmp@plt>
  4033f8:	cbz	w0, 4034bc <ferror@plt+0x112c>
  4033fc:	adrp	x1, 411000 <ferror@plt+0xec70>
  403400:	mov	x0, x23
  403404:	add	x1, x1, #0x91
  403408:	sub	w19, w22, #0x1
  40340c:	bl	4020d0 <strcmp@plt>
  403410:	cbz	w0, 403398 <ferror@plt+0x1008>
  403414:	adrp	x1, 411000 <ferror@plt+0xec70>
  403418:	mov	x0, x23
  40341c:	add	x1, x1, #0x8
  403420:	bl	409d3c <ferror@plt+0x79ac>
  403424:	tbz	w0, #0, 4034f8 <ferror@plt+0x1168>
  403428:	ldr	x0, [x27]
  40342c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403430:	add	x1, x1, #0xe9b
  403434:	bl	409d3c <ferror@plt+0x79ac>
  403438:	tbz	w0, #0, 40350c <ferror@plt+0x117c>
  40343c:	ldr	x23, [x27]
  403440:	adrp	x1, 412000 <ferror@plt+0xfc70>
  403444:	add	x1, x1, #0x7e4
  403448:	mov	x0, x23
  40344c:	bl	4020d0 <strcmp@plt>
  403450:	cbnz	w0, 403468 <ferror@plt+0x10d8>
  403454:	cmp	w22, #0x3
  403458:	b.lt	4036e8 <ferror@plt+0x1358>  // b.tstop
  40345c:	add	x27, x28, #0x10
  403460:	ldr	x23, [x27]
  403464:	sub	w19, w22, #0x2
  403468:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40346c:	mov	x0, x23
  403470:	add	x1, x1, #0xc14
  403474:	bl	409d3c <ferror@plt+0x79ac>
  403478:	tbz	w0, #0, 40374c <ferror@plt+0x13bc>
  40347c:	ldr	x1, [x27]
  403480:	ldr	x8, [sp, #16]
  403484:	cbnz	x8, 4036fc <ferror@plt+0x136c>
  403488:	str	x1, [sp, #16]
  40348c:	b	4033a4 <ferror@plt+0x1014>
  403490:	subs	w19, w22, #0x2
  403494:	b.le	4036e8 <ferror@plt+0x1358>
  403498:	add	x27, x28, #0x10
  40349c:	ldr	x20, [x27]
  4034a0:	b	4033a4 <ferror@plt+0x1014>
  4034a4:	subs	w19, w22, #0x2
  4034a8:	b.le	4036e8 <ferror@plt+0x1358>
  4034ac:	add	x27, x28, #0x10
  4034b0:	ldr	x8, [x27]
  4034b4:	str	x8, [sp, #24]
  4034b8:	b	4033a4 <ferror@plt+0x1014>
  4034bc:	subs	w19, w22, #0x2
  4034c0:	b.le	4036e8 <ferror@plt+0x1358>
  4034c4:	add	x27, x28, #0x10
  4034c8:	ldr	x0, [x27]
  4034cc:	add	x1, sp, #0x20
  4034d0:	mov	w2, wzr
  4034d4:	bl	401dd0 <strtoul@plt>
  4034d8:	ldr	x8, [sp, #32]
  4034dc:	mov	x21, x0
  4034e0:	lsr	x9, x0, #24
  4034e4:	cbz	x8, 403504 <ferror@plt+0x1174>
  4034e8:	cbnz	x9, 4036ec <ferror@plt+0x135c>
  4034ec:	ldrb	w8, [x8]
  4034f0:	cbz	w8, 4033a4 <ferror@plt+0x1014>
  4034f4:	b	4036ec <ferror@plt+0x135c>
  4034f8:	ldrb	w8, [sp, #82]
  4034fc:	orr	w8, w8, #0x4
  403500:	b	4033a0 <ferror@plt+0x1010>
  403504:	cbz	x9, 4033a4 <ferror@plt+0x1014>
  403508:	b	4036ec <ferror@plt+0x135c>
  40350c:	ldr	x8, [sp, #8]
  403510:	sxth	w8, w8
  403514:	tbz	w8, #31, 403708 <ferror@plt+0x1378>
  403518:	subs	w19, w22, #0x2
  40351c:	b.le	4036e8 <ferror@plt+0x1358>
  403520:	add	x27, x28, #0x10
  403524:	ldr	x0, [x27]
  403528:	mov	w2, #0xa                   	// #10
  40352c:	mov	x1, xzr
  403530:	bl	4020f0 <strtol@plt>
  403534:	str	x0, [sp, #8]
  403538:	b	4033a4 <ferror@plt+0x1014>
  40353c:	ldp	x22, x19, [sp, #16]
  403540:	orr	x8, x20, x19
  403544:	cbz	x8, 403644 <ferror@plt+0x12b4>
  403548:	cbz	x22, 403644 <ferror@plt+0x12b4>
  40354c:	add	x8, sp, #0x28
  403550:	adrp	x1, 411000 <ferror@plt+0xec70>
  403554:	orr	x3, x8, #0x1
  403558:	orr	x4, x8, #0x2
  40355c:	orr	x5, x8, #0x3
  403560:	add	x6, x8, #0x4
  403564:	add	x7, x8, #0x5
  403568:	add	x1, x1, #0x155
  40356c:	add	x2, sp, #0x28
  403570:	mov	x0, x22
  403574:	bl	4022a0 <__isoc99_sscanf@plt>
  403578:	cmp	w0, #0x6
  40357c:	b.ne	403664 <ferror@plt+0x12d4>  // b.any
  403580:	add	x0, sp, #0x38
  403584:	add	x3, sp, #0x28
  403588:	mov	w1, #0x41c                 	// #1052
  40358c:	mov	w2, #0x2                   	// #2
  403590:	mov	w4, #0x6                   	// #6
  403594:	bl	40fe60 <ferror@plt+0xdad0>
  403598:	ldr	x3, [sp, #8]
  40359c:	sxth	w8, w3
  4035a0:	tbnz	w8, #31, 4035b4 <ferror@plt+0x1224>
  4035a4:	add	x0, sp, #0x38
  4035a8:	mov	w1, #0x41c                 	// #1052
  4035ac:	mov	w2, #0x5                   	// #5
  4035b0:	bl	40ff70 <ferror@plt+0xdbe0>
  4035b4:	cmn	x21, #0x1
  4035b8:	b.eq	4035d0 <ferror@plt+0x1240>  // b.none
  4035bc:	add	x0, sp, #0x38
  4035c0:	mov	w1, #0x41c                 	// #1052
  4035c4:	mov	w2, #0x7                   	// #7
  4035c8:	mov	w3, w21
  4035cc:	bl	40ffe8 <ferror@plt+0xdc58>
  4035d0:	cbz	x20, 4035e4 <ferror@plt+0x1254>
  4035d4:	mov	x0, x20
  4035d8:	bl	40c088 <ferror@plt+0x9cf8>
  4035dc:	str	w0, [sp, #76]
  4035e0:	cbz	w0, 40367c <ferror@plt+0x12ec>
  4035e4:	cbz	x19, 403608 <ferror@plt+0x1278>
  4035e8:	mov	x0, x19
  4035ec:	bl	40c088 <ferror@plt+0x9cf8>
  4035f0:	cbz	w0, 403694 <ferror@plt+0x1304>
  4035f4:	mov	w3, w0
  4035f8:	add	x0, sp, #0x38
  4035fc:	mov	w1, #0x41c                 	// #1052
  403600:	mov	w2, #0x9                   	// #9
  403604:	bl	40ffe8 <ferror@plt+0xdc58>
  403608:	adrp	x0, 424000 <ferror@plt+0x21c70>
  40360c:	add	x0, x0, #0x310
  403610:	add	x1, sp, #0x38
  403614:	add	x2, sp, #0x30
  403618:	bl	40f364 <ferror@plt+0xcfd4>
  40361c:	tbnz	w0, #31, 40363c <ferror@plt+0x12ac>
  403620:	adrp	x8, 424000 <ferror@plt+0x21c70>
  403624:	ldr	x0, [sp, #48]
  403628:	ldr	x1, [x8, #864]
  40362c:	bl	402bec <ferror@plt+0x85c>
  403630:	tbnz	w0, #31, 4036d0 <ferror@plt+0x1340>
  403634:	mov	w0, wzr
  403638:	b	4036b0 <ferror@plt+0x1320>
  40363c:	mov	w0, #0xfffffffe            	// #-2
  403640:	b	4036b0 <ferror@plt+0x1320>
  403644:	adrp	x8, 424000 <ferror@plt+0x21c70>
  403648:	ldr	x3, [x8, #856]
  40364c:	adrp	x0, 411000 <ferror@plt+0xec70>
  403650:	add	x0, x0, #0x195
  403654:	mov	w1, #0x35                  	// #53
  403658:	mov	w2, #0x1                   	// #1
  40365c:	bl	4021b0 <fwrite@plt>
  403660:	b	4036ac <ferror@plt+0x131c>
  403664:	adrp	x8, 424000 <ferror@plt+0x21c70>
  403668:	ldr	x0, [x8, #856]
  40366c:	adrp	x1, 411000 <ferror@plt+0xec70>
  403670:	add	x1, x1, #0x173
  403674:	mov	x2, x22
  403678:	b	4036a8 <ferror@plt+0x1318>
  40367c:	adrp	x8, 424000 <ferror@plt+0x21c70>
  403680:	ldr	x0, [x8, #856]
  403684:	adrp	x1, 411000 <ferror@plt+0xec70>
  403688:	add	x1, x1, #0x1cb
  40368c:	mov	x2, x20
  403690:	b	4036a8 <ferror@plt+0x1318>
  403694:	adrp	x8, 424000 <ferror@plt+0x21c70>
  403698:	ldr	x0, [x8, #856]
  40369c:	adrp	x1, 411000 <ferror@plt+0xec70>
  4036a0:	add	x1, x1, #0x1e4
  4036a4:	mov	x2, x19
  4036a8:	bl	402360 <fprintf@plt>
  4036ac:	mov	w0, #0xffffffff            	// #-1
  4036b0:	add	sp, sp, #0x460
  4036b4:	ldp	x20, x19, [sp, #80]
  4036b8:	ldp	x22, x21, [sp, #64]
  4036bc:	ldp	x24, x23, [sp, #48]
  4036c0:	ldp	x26, x25, [sp, #32]
  4036c4:	ldp	x28, x27, [sp, #16]
  4036c8:	ldp	x29, x30, [sp], #96
  4036cc:	ret
  4036d0:	adrp	x8, 424000 <ferror@plt+0x21c70>
  4036d4:	ldr	x3, [x8, #856]
  4036d8:	adrp	x0, 411000 <ferror@plt+0xec70>
  4036dc:	add	x0, x0, #0x204
  4036e0:	mov	w1, #0xd                   	// #13
  4036e4:	b	403658 <ferror@plt+0x12c8>
  4036e8:	bl	4099cc <ferror@plt+0x763c>
  4036ec:	ldr	x1, [x27]
  4036f0:	adrp	x0, 411000 <ferror@plt+0xec70>
  4036f4:	add	x0, x0, #0xf0
  4036f8:	bl	409a2c <ferror@plt+0x769c>
  4036fc:	adrp	x0, 412000 <ferror@plt+0xfc70>
  403700:	add	x0, x0, #0x7e4
  403704:	bl	409a94 <ferror@plt+0x7704>
  403708:	ldr	x1, [x27]
  40370c:	adrp	x0, 410000 <ferror@plt+0xdc70>
  403710:	add	x0, x0, #0xe9b
  403714:	bl	409a94 <ferror@plt+0x7704>
  403718:	ldr	x0, [x28]
  40371c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403720:	add	x1, x1, #0xc14
  403724:	bl	409d3c <ferror@plt+0x79ac>
  403728:	tbz	w0, #0, 40374c <ferror@plt+0x13bc>
  40372c:	adrp	x8, 424000 <ferror@plt+0x21c70>
  403730:	ldr	x0, [x8, #856]
  403734:	ldr	x2, [x28]
  403738:	adrp	x1, 411000 <ferror@plt+0xec70>
  40373c:	add	x1, x1, #0x41
  403740:	bl	402360 <fprintf@plt>
  403744:	mov	w0, #0xffffffff            	// #-1
  403748:	bl	401df0 <exit@plt>
  40374c:	bl	404188 <ferror@plt+0x1df8>
  403750:	stp	x29, x30, [sp, #-96]!
  403754:	stp	x28, x27, [sp, #16]
  403758:	stp	x26, x25, [sp, #32]
  40375c:	stp	x24, x23, [sp, #48]
  403760:	stp	x22, x21, [sp, #64]
  403764:	stp	x20, x19, [sp, #80]
  403768:	mov	x29, sp
  40376c:	sub	sp, sp, #0x260
  403770:	add	x8, sp, #0x138
  403774:	movi	v0.2d, #0x0
  403778:	mov	w9, #0x1c                  	// #28
  40377c:	stur	q0, [x8, #248]
  403780:	stur	q0, [x8, #232]
  403784:	stur	q0, [x8, #216]
  403788:	stur	q0, [x8, #200]
  40378c:	stur	q0, [x8, #184]
  403790:	stur	q0, [x8, #168]
  403794:	stur	q0, [x8, #152]
  403798:	stur	q0, [x8, #136]
  40379c:	stur	q0, [x8, #120]
  4037a0:	stur	q0, [x8, #104]
  4037a4:	stur	q0, [x8, #88]
  4037a8:	stur	q0, [x8, #72]
  4037ac:	stur	q0, [x8, #56]
  4037b0:	stur	q0, [x8, #40]
  4037b4:	stur	q0, [x8, #24]
  4037b8:	stur	q0, [x8, #8]
  4037bc:	add	x8, x8, #0x8
  4037c0:	orr	w10, w1, #0x1
  4037c4:	str	wzr, [x8, #272]
  4037c8:	str	q0, [x8, #256]
  4037cc:	mov	w8, #0x7                   	// #7
  4037d0:	str	w9, [sp, #312]
  4037d4:	mov	w9, #0x40                  	// #64
  4037d8:	cmp	w2, #0x1
  4037dc:	strh	w0, [sp, #316]
  4037e0:	strh	w10, [sp, #318]
  4037e4:	strb	w8, [sp, #328]
  4037e8:	strh	w9, [sp, #336]
  4037ec:	b.lt	403d54 <ferror@plt+0x19c4>  // b.tstop
  4037f0:	mov	x8, #0xffffffffffffffff    	// #-1
  4037f4:	adrp	x28, 411000 <ferror@plt+0xec70>
  4037f8:	adrp	x23, 410000 <ferror@plt+0xdc70>
  4037fc:	adrp	x26, 411000 <ferror@plt+0xec70>
  403800:	mov	x25, x3
  403804:	mov	w27, w2
  403808:	mov	x24, xzr
  40380c:	mov	w20, wzr
  403810:	mov	x19, xzr
  403814:	str	x8, [sp, #24]
  403818:	mov	w8, #0xffff                	// #65535
  40381c:	add	x28, x28, #0xda
  403820:	add	x23, x23, #0xf8f
  403824:	add	x26, x26, #0x789
  403828:	mov	x22, #0xffffffffffffffff    	// #-1
  40382c:	str	wzr, [sp, #20]
  403830:	stp	x8, xzr, [sp]
  403834:	b	40384c <ferror@plt+0x14bc>
  403838:	cmp	x24, #0x10, lsl #12
  40383c:	b.cs	403dc0 <ferror@plt+0x1a30>  // b.hs, b.nlast
  403840:	subs	w27, w27, #0x1
  403844:	add	x25, x25, #0x8
  403848:	b.le	403bd8 <ferror@plt+0x1848>
  40384c:	ldr	x21, [x25]
  403850:	mov	x1, x28
  403854:	mov	x0, x21
  403858:	bl	4020d0 <strcmp@plt>
  40385c:	cbz	w0, 4039fc <ferror@plt+0x166c>
  403860:	mov	x0, x21
  403864:	mov	x1, x23
  403868:	bl	4020d0 <strcmp@plt>
  40386c:	cbz	w0, 403a0c <ferror@plt+0x167c>
  403870:	mov	x0, x21
  403874:	mov	x1, x26
  403878:	bl	4020d0 <strcmp@plt>
  40387c:	cbz	w0, 403a34 <ferror@plt+0x16a4>
  403880:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403884:	mov	x0, x21
  403888:	add	x1, x1, #0xfb2
  40388c:	bl	4020d0 <strcmp@plt>
  403890:	cbz	w0, 403a84 <ferror@plt+0x16f4>
  403894:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403898:	mov	x0, x21
  40389c:	add	x1, x1, #0xfae
  4038a0:	bl	4020d0 <strcmp@plt>
  4038a4:	cbz	w0, 403abc <ferror@plt+0x172c>
  4038a8:	adrp	x1, 411000 <ferror@plt+0xec70>
  4038ac:	mov	x0, x21
  4038b0:	add	x1, x1, #0x10e
  4038b4:	bl	4020d0 <strcmp@plt>
  4038b8:	cbz	w0, 403af4 <ferror@plt+0x1764>
  4038bc:	adrp	x1, 411000 <ferror@plt+0xec70>
  4038c0:	mov	x0, x21
  4038c4:	add	x1, x1, #0x91
  4038c8:	bl	4020d0 <strcmp@plt>
  4038cc:	cbz	w0, 403b18 <ferror@plt+0x1788>
  4038d0:	adrp	x1, 411000 <ferror@plt+0xec70>
  4038d4:	mov	x0, x21
  4038d8:	add	x1, x1, #0x8
  4038dc:	bl	409d3c <ferror@plt+0x79ac>
  4038e0:	tbz	w0, #0, 403b30 <ferror@plt+0x17a0>
  4038e4:	ldr	x0, [x25]
  4038e8:	adrp	x1, 411000 <ferror@plt+0xec70>
  4038ec:	add	x1, x1, #0x96
  4038f0:	bl	409d3c <ferror@plt+0x79ac>
  4038f4:	tbz	w0, #0, 403b40 <ferror@plt+0x17b0>
  4038f8:	ldr	x0, [x25]
  4038fc:	adrp	x1, 411000 <ferror@plt+0xec70>
  403900:	add	x1, x1, #0x112
  403904:	bl	409d3c <ferror@plt+0x79ac>
  403908:	tbz	w0, #0, 403b50 <ferror@plt+0x17c0>
  40390c:	ldr	x0, [x25]
  403910:	adrp	x1, 411000 <ferror@plt+0xec70>
  403914:	add	x1, x1, #0xb9
  403918:	bl	409d3c <ferror@plt+0x79ac>
  40391c:	tbz	w0, #0, 403b50 <ferror@plt+0x17c0>
  403920:	ldr	x0, [x25]
  403924:	adrp	x1, 411000 <ferror@plt+0xec70>
  403928:	add	x1, x1, #0x118
  40392c:	bl	409d3c <ferror@plt+0x79ac>
  403930:	tbz	w0, #0, 403b60 <ferror@plt+0x17d0>
  403934:	ldr	x0, [x25]
  403938:	adrp	x1, 411000 <ferror@plt+0xec70>
  40393c:	add	x1, x1, #0xc3
  403940:	bl	409d3c <ferror@plt+0x79ac>
  403944:	tbz	w0, #0, 403b60 <ferror@plt+0x17d0>
  403948:	ldr	x0, [x25]
  40394c:	adrp	x1, 411000 <ferror@plt+0xec70>
  403950:	add	x1, x1, #0x11d
  403954:	bl	409d3c <ferror@plt+0x79ac>
  403958:	tbz	w0, #0, 403b70 <ferror@plt+0x17e0>
  40395c:	ldr	x0, [x25]
  403960:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403964:	add	x1, x1, #0xe9b
  403968:	bl	409d3c <ferror@plt+0x79ac>
  40396c:	tbz	w0, #0, 403b7c <ferror@plt+0x17ec>
  403970:	ldr	x0, [x25]
  403974:	adrp	x1, 411000 <ferror@plt+0xec70>
  403978:	add	x1, x1, #0x125
  40397c:	bl	409d3c <ferror@plt+0x79ac>
  403980:	tbz	w0, #0, 403ba8 <ferror@plt+0x1818>
  403984:	ldr	x0, [x25]
  403988:	adrp	x1, 411000 <ferror@plt+0xec70>
  40398c:	add	x1, x1, #0x9d
  403990:	bl	409d3c <ferror@plt+0x79ac>
  403994:	tbz	w0, #0, 403bb8 <ferror@plt+0x1828>
  403998:	ldr	x0, [x25]
  40399c:	adrp	x1, 411000 <ferror@plt+0xec70>
  4039a0:	add	x1, x1, #0xb2
  4039a4:	bl	409d3c <ferror@plt+0x79ac>
  4039a8:	tbz	w0, #0, 403bc8 <ferror@plt+0x1838>
  4039ac:	ldr	x21, [x25]
  4039b0:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4039b4:	add	x1, x1, #0x7e4
  4039b8:	mov	x0, x21
  4039bc:	bl	4020d0 <strcmp@plt>
  4039c0:	cbnz	w0, 4039d4 <ferror@plt+0x1644>
  4039c4:	cmp	w27, #0x2
  4039c8:	b.lt	403db0 <ferror@plt+0x1a20>  // b.tstop
  4039cc:	ldr	x21, [x25, #8]!
  4039d0:	sub	w27, w27, #0x1
  4039d4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4039d8:	mov	x0, x21
  4039dc:	add	x1, x1, #0xc14
  4039e0:	bl	409d3c <ferror@plt+0x79ac>
  4039e4:	tbz	w0, #0, 403de0 <ferror@plt+0x1a50>
  4039e8:	ldr	x1, [x25]
  4039ec:	ldr	x8, [sp, #8]
  4039f0:	cbnz	x8, 403de4 <ferror@plt+0x1a54>
  4039f4:	str	x1, [sp, #8]
  4039f8:	b	403840 <ferror@plt+0x14b0>
  4039fc:	subs	w27, w27, #0x1
  403a00:	b.le	403db0 <ferror@plt+0x1a20>
  403a04:	ldr	x19, [x25, #8]!
  403a08:	b	403840 <ferror@plt+0x14b0>
  403a0c:	subs	w27, w27, #0x1
  403a10:	b.le	403db0 <ferror@plt+0x1a20>
  403a14:	ldr	x1, [x25, #8]!
  403a18:	cbnz	w20, 403db4 <ferror@plt+0x1a24>
  403a1c:	adrp	x8, 424000 <ferror@plt+0x21c70>
  403a20:	ldr	w2, [x8, #888]
  403a24:	add	x0, sp, #0x28
  403a28:	bl	4096a4 <ferror@plt+0x7314>
  403a2c:	mov	w20, #0x1                   	// #1
  403a30:	b	403840 <ferror@plt+0x14b0>
  403a34:	subs	w27, w27, #0x1
  403a38:	b.le	403db0 <ferror@plt+0x1a20>
  403a3c:	ldr	x0, [x25, #8]!
  403a40:	add	x1, sp, #0x20
  403a44:	mov	w2, wzr
  403a48:	bl	401dd0 <strtoul@plt>
  403a4c:	ldr	x8, [sp, #32]
  403a50:	mov	x24, x0
  403a54:	cbz	x8, 403838 <ferror@plt+0x14a8>
  403a58:	ldrb	w8, [x8]
  403a5c:	cbz	w8, 403838 <ferror@plt+0x14a8>
  403a60:	ldr	x0, [x25]
  403a64:	adrp	x1, 411000 <ferror@plt+0xec70>
  403a68:	add	x1, x1, #0xde
  403a6c:	bl	402350 <getservbyname@plt>
  403a70:	cbz	x0, 403dc0 <ferror@plt+0x1a30>
  403a74:	ldrh	w8, [x0, #16]
  403a78:	rev	w8, w8
  403a7c:	lsr	w24, w8, #16
  403a80:	b	403840 <ferror@plt+0x14b0>
  403a84:	subs	w27, w27, #0x1
  403a88:	b.le	403db0 <ferror@plt+0x1a20>
  403a8c:	ldr	x0, [x25, #8]!
  403a90:	add	x1, sp, #0x20
  403a94:	mov	w2, wzr
  403a98:	bl	401dd0 <strtoul@plt>
  403a9c:	ldr	x8, [sp, #32]
  403aa0:	mov	x22, x0
  403aa4:	lsr	x9, x0, #24
  403aa8:	cbz	x8, 403b10 <ferror@plt+0x1780>
  403aac:	cbnz	x9, 403dd0 <ferror@plt+0x1a40>
  403ab0:	ldrb	w8, [x8]
  403ab4:	cbz	w8, 403840 <ferror@plt+0x14b0>
  403ab8:	b	403dd0 <ferror@plt+0x1a40>
  403abc:	subs	w27, w27, #0x1
  403ac0:	b.le	403db0 <ferror@plt+0x1a20>
  403ac4:	ldr	x0, [x25, #8]!
  403ac8:	add	x1, sp, #0x20
  403acc:	mov	w2, wzr
  403ad0:	bl	401dd0 <strtoul@plt>
  403ad4:	ldr	x8, [sp, #32]
  403ad8:	lsr	x9, x0, #24
  403adc:	str	x0, [sp, #24]
  403ae0:	cbz	x8, 403b28 <ferror@plt+0x1798>
  403ae4:	cbnz	x9, 403e0c <ferror@plt+0x1a7c>
  403ae8:	ldrb	w8, [x8]
  403aec:	cbz	w8, 403840 <ferror@plt+0x14b0>
  403af0:	b	403e0c <ferror@plt+0x1a7c>
  403af4:	subs	w27, w27, #0x1
  403af8:	b.le	403db0 <ferror@plt+0x1a20>
  403afc:	ldr	x0, [x25, #8]!
  403b00:	bl	40c088 <ferror@plt+0x9cf8>
  403b04:	str	w0, [sp, #20]
  403b08:	cbnz	w0, 403840 <ferror@plt+0x14b0>
  403b0c:	b	403df0 <ferror@plt+0x1a60>
  403b10:	cbz	x9, 403840 <ferror@plt+0x14b0>
  403b14:	b	403dd0 <ferror@plt+0x1a40>
  403b18:	ldrb	w8, [sp, #338]
  403b1c:	orr	w8, w8, #0x2
  403b20:	strb	w8, [sp, #338]
  403b24:	b	403840 <ferror@plt+0x14b0>
  403b28:	cbz	x9, 403840 <ferror@plt+0x14b0>
  403b2c:	b	403e0c <ferror@plt+0x1a7c>
  403b30:	ldrb	w8, [sp, #338]
  403b34:	orr	w8, w8, #0x4
  403b38:	strb	w8, [sp, #338]
  403b3c:	b	403840 <ferror@plt+0x14b0>
  403b40:	ldrb	w8, [sp, #338]
  403b44:	orr	w8, w8, #0x80
  403b48:	strb	w8, [sp, #338]
  403b4c:	b	403840 <ferror@plt+0x14b0>
  403b50:	ldrh	w8, [sp, #336]
  403b54:	orr	w8, w8, #0x80
  403b58:	strh	w8, [sp, #336]
  403b5c:	b	403840 <ferror@plt+0x14b0>
  403b60:	ldrh	w8, [sp, #336]
  403b64:	orr	w8, w8, #0x2
  403b68:	strh	w8, [sp, #336]
  403b6c:	b	403840 <ferror@plt+0x14b0>
  403b70:	ldrh	w8, [sp, #336]
  403b74:	and	w8, w8, #0xffffffbf
  403b78:	b	403b64 <ferror@plt+0x17d4>
  403b7c:	ldr	x8, [sp]
  403b80:	sxth	w8, w8
  403b84:	tbz	w8, #31, 403dfc <ferror@plt+0x1a6c>
  403b88:	subs	w27, w27, #0x1
  403b8c:	b.le	403db0 <ferror@plt+0x1a20>
  403b90:	ldr	x0, [x25, #8]!
  403b94:	mov	w2, #0xa                   	// #10
  403b98:	mov	x1, xzr
  403b9c:	bl	4020f0 <strtol@plt>
  403ba0:	str	x0, [sp]
  403ba4:	b	403840 <ferror@plt+0x14b0>
  403ba8:	ldrb	w8, [sp, #338]
  403bac:	orr	w8, w8, #0x1
  403bb0:	strb	w8, [sp, #338]
  403bb4:	b	403840 <ferror@plt+0x14b0>
  403bb8:	ldrb	w8, [sp, #338]
  403bbc:	orr	w8, w8, #0x10
  403bc0:	strb	w8, [sp, #338]
  403bc4:	b	403840 <ferror@plt+0x14b0>
  403bc8:	ldrb	w8, [sp, #338]
  403bcc:	orr	w8, w8, #0x40
  403bd0:	strb	w8, [sp, #338]
  403bd4:	b	403840 <ferror@plt+0x14b0>
  403bd8:	ldr	x21, [sp, #8]
  403bdc:	cbz	x21, 403d54 <ferror@plt+0x19c4>
  403be0:	cbz	x19, 403d54 <ferror@plt+0x19c4>
  403be4:	ldrb	w8, [sp, #338]
  403be8:	tst	w8, #0x6
  403bec:	b.eq	403d24 <ferror@plt+0x1994>  // b.none
  403bf0:	ldrh	w8, [sp, #336]
  403bf4:	mov	w9, #0x82                  	// #130
  403bf8:	tst	w8, w9
  403bfc:	b.eq	403d3c <ferror@plt+0x19ac>  // b.none
  403c00:	add	x8, sp, #0x130
  403c04:	adrp	x1, 411000 <ferror@plt+0xec70>
  403c08:	orr	x3, x8, #0x1
  403c0c:	orr	x4, x8, #0x2
  403c10:	orr	x5, x8, #0x3
  403c14:	add	x6, x8, #0x4
  403c18:	add	x7, x8, #0x5
  403c1c:	add	x1, x1, #0x155
  403c20:	add	x2, sp, #0x130
  403c24:	mov	x0, x21
  403c28:	bl	4022a0 <__isoc99_sscanf@plt>
  403c2c:	cmp	w0, #0x6
  403c30:	b.ne	403d74 <ferror@plt+0x19e4>  // b.any
  403c34:	add	x0, sp, #0x138
  403c38:	add	x3, sp, #0x130
  403c3c:	mov	w1, #0x11c                 	// #284
  403c40:	mov	w2, #0x2                   	// #2
  403c44:	mov	w4, #0x6                   	// #6
  403c48:	bl	40fe60 <ferror@plt+0xdad0>
  403c4c:	cbz	w20, 403c6c <ferror@plt+0x18dc>
  403c50:	ldrh	w4, [sp, #42]
  403c54:	add	x8, sp, #0x28
  403c58:	add	x3, x8, #0x8
  403c5c:	add	x0, sp, #0x138
  403c60:	mov	w1, #0x11c                 	// #284
  403c64:	mov	w2, #0x1                   	// #1
  403c68:	bl	40fe60 <ferror@plt+0xdad0>
  403c6c:	ldr	x3, [sp]
  403c70:	sxth	w8, w3
  403c74:	tbnz	w8, #31, 403c88 <ferror@plt+0x18f8>
  403c78:	add	x0, sp, #0x138
  403c7c:	mov	w1, #0x11c                 	// #284
  403c80:	mov	w2, #0x5                   	// #5
  403c84:	bl	40ff70 <ferror@plt+0xdbe0>
  403c88:	ldr	w20, [sp, #20]
  403c8c:	cbz	x24, 403ca8 <ferror@plt+0x1918>
  403c90:	rev	w8, w24
  403c94:	lsr	w3, w8, #16
  403c98:	add	x0, sp, #0x138
  403c9c:	mov	w1, #0x11c                 	// #284
  403ca0:	mov	w2, #0x6                   	// #6
  403ca4:	bl	40ff70 <ferror@plt+0xdbe0>
  403ca8:	cmn	x22, #0x1
  403cac:	b.eq	403cc4 <ferror@plt+0x1934>  // b.none
  403cb0:	add	x0, sp, #0x138
  403cb4:	mov	w1, #0x11c                 	// #284
  403cb8:	mov	w2, #0x7                   	// #7
  403cbc:	mov	w3, w22
  403cc0:	bl	40ffe8 <ferror@plt+0xdc58>
  403cc4:	ldr	x3, [sp, #24]
  403cc8:	cmn	x3, #0x1
  403ccc:	b.eq	403ce0 <ferror@plt+0x1950>  // b.none
  403cd0:	add	x0, sp, #0x138
  403cd4:	mov	w1, #0x11c                 	// #284
  403cd8:	mov	w2, #0xb                   	// #11
  403cdc:	bl	40ffe8 <ferror@plt+0xdc58>
  403ce0:	cbz	w20, 403cf8 <ferror@plt+0x1968>
  403ce4:	add	x0, sp, #0x138
  403ce8:	mov	w1, #0x11c                 	// #284
  403cec:	mov	w2, #0x8                   	// #8
  403cf0:	mov	w3, w20
  403cf4:	bl	40ffe8 <ferror@plt+0xdc58>
  403cf8:	mov	x0, x19
  403cfc:	bl	40c088 <ferror@plt+0x9cf8>
  403d00:	str	w0, [sp, #332]
  403d04:	cbz	w0, 403d48 <ferror@plt+0x19b8>
  403d08:	adrp	x0, 424000 <ferror@plt+0x21c70>
  403d0c:	add	x0, x0, #0x310
  403d10:	add	x1, sp, #0x138
  403d14:	mov	x2, xzr
  403d18:	bl	40f364 <ferror@plt+0xcfd4>
  403d1c:	asr	w0, w0, #31
  403d20:	b	403d90 <ferror@plt+0x1a00>
  403d24:	orr	w8, w8, #0x2
  403d28:	strb	w8, [sp, #338]
  403d2c:	ldrh	w8, [sp, #336]
  403d30:	mov	w9, #0x82                  	// #130
  403d34:	tst	w8, w9
  403d38:	b.ne	403c00 <ferror@plt+0x1870>  // b.any
  403d3c:	orr	w8, w8, #0x80
  403d40:	strh	w8, [sp, #336]
  403d44:	b	403c00 <ferror@plt+0x1870>
  403d48:	mov	x0, x19
  403d4c:	bl	409ac8 <ferror@plt+0x7738>
  403d50:	b	403d90 <ferror@plt+0x1a00>
  403d54:	adrp	x8, 424000 <ferror@plt+0x21c70>
  403d58:	ldr	x3, [x8, #856]
  403d5c:	adrp	x0, 411000 <ferror@plt+0xec70>
  403d60:	add	x0, x0, #0x129
  403d64:	mov	w1, #0x2b                  	// #43
  403d68:	mov	w2, #0x1                   	// #1
  403d6c:	bl	4021b0 <fwrite@plt>
  403d70:	b	403d8c <ferror@plt+0x19fc>
  403d74:	adrp	x8, 424000 <ferror@plt+0x21c70>
  403d78:	ldr	x0, [x8, #856]
  403d7c:	adrp	x1, 411000 <ferror@plt+0xec70>
  403d80:	add	x1, x1, #0x173
  403d84:	mov	x2, x21
  403d88:	bl	402360 <fprintf@plt>
  403d8c:	mov	w0, #0xffffffff            	// #-1
  403d90:	add	sp, sp, #0x260
  403d94:	ldp	x20, x19, [sp, #80]
  403d98:	ldp	x22, x21, [sp, #64]
  403d9c:	ldp	x24, x23, [sp, #48]
  403da0:	ldp	x26, x25, [sp, #32]
  403da4:	ldp	x28, x27, [sp, #16]
  403da8:	ldp	x29, x30, [sp], #96
  403dac:	ret
  403db0:	bl	4099cc <ferror@plt+0x763c>
  403db4:	adrp	x0, 410000 <ferror@plt+0xdc70>
  403db8:	add	x0, x0, #0xf8f
  403dbc:	bl	409a94 <ferror@plt+0x7704>
  403dc0:	ldr	x1, [x25]
  403dc4:	adrp	x0, 411000 <ferror@plt+0xec70>
  403dc8:	add	x0, x0, #0xe2
  403dcc:	bl	409a2c <ferror@plt+0x769c>
  403dd0:	ldr	x1, [x25]
  403dd4:	adrp	x0, 411000 <ferror@plt+0xec70>
  403dd8:	add	x0, x0, #0xf0
  403ddc:	bl	409a2c <ferror@plt+0x769c>
  403de0:	bl	404188 <ferror@plt+0x1df8>
  403de4:	adrp	x0, 412000 <ferror@plt+0xfc70>
  403de8:	add	x0, x0, #0x7e4
  403dec:	bl	409a94 <ferror@plt+0x7704>
  403df0:	ldr	x0, [x25]
  403df4:	bl	409ac8 <ferror@plt+0x7738>
  403df8:	bl	401df0 <exit@plt>
  403dfc:	ldr	x1, [x25]
  403e00:	adrp	x0, 410000 <ferror@plt+0xdc70>
  403e04:	add	x0, x0, #0xe9b
  403e08:	bl	409a94 <ferror@plt+0x7704>
  403e0c:	ldr	x1, [x25]
  403e10:	adrp	x0, 411000 <ferror@plt+0xec70>
  403e14:	add	x0, x0, #0xfd
  403e18:	bl	409a2c <ferror@plt+0x769c>
  403e1c:	sub	sp, sp, #0x70
  403e20:	cmp	w0, #0x1
  403e24:	stp	x29, x30, [sp, #16]
  403e28:	stp	x28, x27, [sp, #32]
  403e2c:	stp	x26, x25, [sp, #48]
  403e30:	stp	x24, x23, [sp, #64]
  403e34:	stp	x22, x21, [sp, #80]
  403e38:	stp	x20, x19, [sp, #96]
  403e3c:	add	x29, sp, #0x10
  403e40:	b.lt	404060 <ferror@plt+0x1cd0>  // b.tstop
  403e44:	adrp	x23, 411000 <ferror@plt+0xec70>
  403e48:	adrp	x24, 411000 <ferror@plt+0xec70>
  403e4c:	adrp	x25, 411000 <ferror@plt+0xec70>
  403e50:	adrp	x26, 410000 <ferror@plt+0xdc70>
  403e54:	mov	w21, w0
  403e58:	mov	x22, x1
  403e5c:	mov	x20, xzr
  403e60:	mov	x19, xzr
  403e64:	add	x23, x23, #0x18b
  403e68:	add	x24, x24, #0xda
  403e6c:	add	x25, x25, #0x192
  403e70:	add	x26, x26, #0xe9b
  403e74:	adrp	x27, 424000 <ferror@plt+0x21c70>
  403e78:	b	403e9c <ferror@plt+0x1b0c>
  403e7c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  403e80:	mov	x0, x28
  403e84:	add	x1, x1, #0xc14
  403e88:	bl	409d3c <ferror@plt+0x79ac>
  403e8c:	tbz	w0, #0, 404130 <ferror@plt+0x1da0>
  403e90:	subs	w21, w21, #0x1
  403e94:	add	x22, x22, #0x8
  403e98:	b.le	404030 <ferror@plt+0x1ca0>
  403e9c:	ldr	x28, [x22]
  403ea0:	mov	x1, x23
  403ea4:	mov	x0, x28
  403ea8:	bl	4020d0 <strcmp@plt>
  403eac:	cbz	w0, 403fa8 <ferror@plt+0x1c18>
  403eb0:	mov	x0, x28
  403eb4:	mov	x1, x24
  403eb8:	bl	4020d0 <strcmp@plt>
  403ebc:	cbz	w0, 403fa8 <ferror@plt+0x1c18>
  403ec0:	mov	x0, x28
  403ec4:	mov	x1, x25
  403ec8:	bl	4020d0 <strcmp@plt>
  403ecc:	cbz	w0, 403fb8 <ferror@plt+0x1c28>
  403ed0:	mov	x0, x28
  403ed4:	mov	x1, x26
  403ed8:	bl	4020d0 <strcmp@plt>
  403edc:	cbz	w0, 403fc8 <ferror@plt+0x1c38>
  403ee0:	adrp	x1, 411000 <ferror@plt+0xec70>
  403ee4:	mov	x0, x28
  403ee8:	add	x1, x1, #0x21a
  403eec:	bl	4020d0 <strcmp@plt>
  403ef0:	cbnz	w0, 403e7c <ferror@plt+0x1aec>
  403ef4:	subs	w21, w21, #0x1
  403ef8:	b.le	40412c <ferror@plt+0x1d9c>
  403efc:	ldr	x28, [x22, #8]!
  403f00:	adrp	x1, 411000 <ferror@plt+0xec70>
  403f04:	add	x1, x1, #0xb9
  403f08:	mov	x0, x28
  403f0c:	bl	409d3c <ferror@plt+0x79ac>
  403f10:	tbz	w0, #0, 403ff4 <ferror@plt+0x1c64>
  403f14:	adrp	x1, 411000 <ferror@plt+0xec70>
  403f18:	mov	x0, x28
  403f1c:	add	x1, x1, #0xc3
  403f20:	bl	409d3c <ferror@plt+0x79ac>
  403f24:	tbz	w0, #0, 403ffc <ferror@plt+0x1c6c>
  403f28:	adrp	x1, 411000 <ferror@plt+0xec70>
  403f2c:	mov	x0, x28
  403f30:	add	x1, x1, #0x118
  403f34:	bl	409d3c <ferror@plt+0x79ac>
  403f38:	tbz	w0, #0, 403ffc <ferror@plt+0x1c6c>
  403f3c:	adrp	x1, 411000 <ferror@plt+0xec70>
  403f40:	mov	x0, x28
  403f44:	add	x1, x1, #0xca
  403f48:	bl	409d3c <ferror@plt+0x79ac>
  403f4c:	tbz	w0, #0, 404018 <ferror@plt+0x1c88>
  403f50:	adrp	x1, 411000 <ferror@plt+0xec70>
  403f54:	mov	x0, x28
  403f58:	add	x1, x1, #0x24a
  403f5c:	bl	409d3c <ferror@plt+0x79ac>
  403f60:	tbz	w0, #0, 404020 <ferror@plt+0x1c90>
  403f64:	adrp	x1, 411000 <ferror@plt+0xec70>
  403f68:	mov	x0, x28
  403f6c:	add	x1, x1, #0x11d
  403f70:	bl	409d3c <ferror@plt+0x79ac>
  403f74:	tbz	w0, #0, 404020 <ferror@plt+0x1c90>
  403f78:	adrp	x1, 411000 <ferror@plt+0xec70>
  403f7c:	mov	x0, x28
  403f80:	add	x1, x1, #0x254
  403f84:	bl	4020d0 <strcmp@plt>
  403f88:	cbz	w0, 404028 <ferror@plt+0x1c98>
  403f8c:	sub	x0, x29, #0x4
  403f90:	mov	x1, x28
  403f94:	mov	w2, wzr
  403f98:	bl	40880c <ferror@plt+0x647c>
  403f9c:	cbnz	w0, 404134 <ferror@plt+0x1da4>
  403fa0:	ldur	w8, [x29, #-4]
  403fa4:	b	404004 <ferror@plt+0x1c74>
  403fa8:	subs	w21, w21, #0x1
  403fac:	b.le	40412c <ferror@plt+0x1d9c>
  403fb0:	ldr	x19, [x22, #8]!
  403fb4:	b	403e90 <ferror@plt+0x1b00>
  403fb8:	subs	w21, w21, #0x1
  403fbc:	b.le	40412c <ferror@plt+0x1d9c>
  403fc0:	ldr	x20, [x22, #8]!
  403fc4:	b	403e90 <ferror@plt+0x1b00>
  403fc8:	subs	w21, w21, #0x1
  403fcc:	b.le	40412c <ferror@plt+0x1d9c>
  403fd0:	ldr	w8, [x27, #920]
  403fd4:	ldr	x1, [x22, #8]!
  403fd8:	cbnz	w8, 404144 <ferror@plt+0x1db4>
  403fdc:	mov	w2, #0xa                   	// #10
  403fe0:	mov	x0, x1
  403fe4:	mov	x1, xzr
  403fe8:	bl	4020f0 <strtol@plt>
  403fec:	str	w0, [x27, #920]
  403ff0:	b	403e90 <ferror@plt+0x1b00>
  403ff4:	mov	w8, #0x80                  	// #128
  403ff8:	b	404000 <ferror@plt+0x1c70>
  403ffc:	mov	w8, #0x40                  	// #64
  404000:	stur	w8, [x29, #-4]
  404004:	adrp	x10, 424000 <ferror@plt+0x21c70>
  404008:	ldr	w9, [x10, #916]
  40400c:	orr	w8, w9, w8
  404010:	str	w8, [x10, #916]
  404014:	b	403e90 <ferror@plt+0x1b00>
  404018:	mov	w8, #0x4                   	// #4
  40401c:	b	404000 <ferror@plt+0x1c70>
  404020:	mov	w8, #0x2                   	// #2
  404024:	b	404000 <ferror@plt+0x1c70>
  404028:	mov	w8, #0xffffffff            	// #-1
  40402c:	b	404000 <ferror@plt+0x1c70>
  404030:	cbz	x20, 404048 <ferror@plt+0x1cb8>
  404034:	mov	x0, x20
  404038:	bl	40c088 <ferror@plt+0x9cf8>
  40403c:	cbz	w0, 40410c <ferror@plt+0x1d7c>
  404040:	adrp	x8, 424000 <ferror@plt+0x21c70>
  404044:	str	w0, [x8, #928]
  404048:	cbz	x19, 404060 <ferror@plt+0x1cd0>
  40404c:	mov	x0, x19
  404050:	bl	40c088 <ferror@plt+0x9cf8>
  404054:	adrp	x8, 424000 <ferror@plt+0x21c70>
  404058:	str	w0, [x8, #912]
  40405c:	cbz	w0, 404100 <ferror@plt+0x1d70>
  404060:	adrp	x8, 424000 <ferror@plt+0x21c70>
  404064:	ldrb	w8, [x8, #832]
  404068:	tbnz	w8, #2, 404084 <ferror@plt+0x1cf4>
  40406c:	adrp	x0, 424000 <ferror@plt+0x21c70>
  404070:	adrp	x1, 404000 <ferror@plt+0x1c70>
  404074:	add	x0, x0, #0x310
  404078:	add	x1, x1, #0x1f8
  40407c:	bl	40ec2c <ferror@plt+0xc89c>
  404080:	b	40409c <ferror@plt+0x1d0c>
  404084:	adrp	x0, 424000 <ferror@plt+0x21c70>
  404088:	adrp	x2, 404000 <ferror@plt+0x1c70>
  40408c:	add	x0, x0, #0x310
  404090:	add	x2, x2, #0x1b4
  404094:	mov	w1, #0x7                   	// #7
  404098:	bl	40e78c <ferror@plt+0xc3fc>
  40409c:	tbnz	w0, #31, 404150 <ferror@plt+0x1dc0>
  4040a0:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  4040a4:	ldr	w0, [x8, #3660]
  4040a8:	bl	40ca50 <ferror@plt+0xa6c0>
  4040ac:	adrp	x19, 424000 <ferror@plt+0x21c70>
  4040b0:	ldr	x2, [x19, #864]
  4040b4:	adrp	x0, 424000 <ferror@plt+0x21c70>
  4040b8:	adrp	x1, 402000 <strcasecmp@plt>
  4040bc:	add	x0, x0, #0x310
  4040c0:	add	x1, x1, #0xbec
  4040c4:	mov	w3, wzr
  4040c8:	bl	40ef74 <ferror@plt+0xcbe4>
  4040cc:	tbnz	w0, #31, 404164 <ferror@plt+0x1dd4>
  4040d0:	bl	40cac4 <ferror@plt+0xa734>
  4040d4:	ldr	x0, [x19, #864]
  4040d8:	bl	4021d0 <fflush@plt>
  4040dc:	mov	w0, wzr
  4040e0:	ldp	x20, x19, [sp, #96]
  4040e4:	ldp	x22, x21, [sp, #80]
  4040e8:	ldp	x24, x23, [sp, #64]
  4040ec:	ldp	x26, x25, [sp, #48]
  4040f0:	ldp	x28, x27, [sp, #32]
  4040f4:	ldp	x29, x30, [sp, #16]
  4040f8:	add	sp, sp, #0x70
  4040fc:	ret
  404100:	mov	x0, x19
  404104:	bl	409ac8 <ferror@plt+0x7738>
  404108:	b	4040e0 <ferror@plt+0x1d50>
  40410c:	adrp	x8, 424000 <ferror@plt+0x21c70>
  404110:	ldr	x0, [x8, #856]
  404114:	adrp	x1, 411000 <ferror@plt+0xec70>
  404118:	add	x1, x1, #0x1e4
  40411c:	mov	x2, x20
  404120:	bl	402360 <fprintf@plt>
  404124:	mov	w0, #0xffffffff            	// #-1
  404128:	b	4040e0 <ferror@plt+0x1d50>
  40412c:	bl	4099cc <ferror@plt+0x763c>
  404130:	bl	404188 <ferror@plt+0x1df8>
  404134:	ldr	x1, [x22]
  404138:	adrp	x0, 411000 <ferror@plt+0xec70>
  40413c:	add	x0, x0, #0x212
  404140:	bl	409a2c <ferror@plt+0x769c>
  404144:	adrp	x0, 410000 <ferror@plt+0xdc70>
  404148:	add	x0, x0, #0xe9b
  40414c:	bl	409a60 <ferror@plt+0x76d0>
  404150:	adrp	x0, 411000 <ferror@plt+0xec70>
  404154:	add	x0, x0, #0x220
  404158:	bl	401e10 <perror@plt>
  40415c:	mov	w0, #0x1                   	// #1
  404160:	bl	401df0 <exit@plt>
  404164:	adrp	x8, 424000 <ferror@plt+0x21c70>
  404168:	ldr	x3, [x8, #856]
  40416c:	adrp	x0, 411000 <ferror@plt+0xec70>
  404170:	add	x0, x0, #0x239
  404174:	mov	w1, #0x10                  	// #16
  404178:	mov	w2, #0x1                   	// #1
  40417c:	bl	4021b0 <fwrite@plt>
  404180:	mov	w0, #0x1                   	// #1
  404184:	bl	401df0 <exit@plt>
  404188:	stp	x29, x30, [sp, #-16]!
  40418c:	adrp	x8, 424000 <ferror@plt+0x21c70>
  404190:	ldr	x3, [x8, #856]
  404194:	adrp	x0, 411000 <ferror@plt+0xec70>
  404198:	add	x0, x0, #0x258
  40419c:	mov	w1, #0x1e1                 	// #481
  4041a0:	mov	w2, #0x1                   	// #1
  4041a4:	mov	x29, sp
  4041a8:	bl	4021b0 <fwrite@plt>
  4041ac:	mov	w0, #0xffffffff            	// #-1
  4041b0:	bl	401df0 <exit@plt>
  4041b4:	stp	x29, x30, [sp, #-16]!
  4041b8:	adrp	x8, 424000 <ferror@plt+0x21c70>
  4041bc:	ldr	w8, [x8, #912]
  4041c0:	mov	x29, sp
  4041c4:	cbz	w8, 4041cc <ferror@plt+0x1e3c>
  4041c8:	str	w8, [x0, #20]
  4041cc:	adrp	x8, 424000 <ferror@plt+0x21c70>
  4041d0:	ldr	w3, [x8, #928]
  4041d4:	cbz	w3, 4041ec <ferror@plt+0x1e5c>
  4041d8:	mov	w2, #0x9                   	// #9
  4041dc:	bl	40ffe8 <ferror@plt+0xdc58>
  4041e0:	cbz	w0, 4041ec <ferror@plt+0x1e5c>
  4041e4:	ldp	x29, x30, [sp], #16
  4041e8:	ret
  4041ec:	mov	w0, wzr
  4041f0:	ldp	x29, x30, [sp], #16
  4041f4:	ret
  4041f8:	stp	x29, x30, [sp, #-16]!
  4041fc:	adrp	x8, 424000 <ferror@plt+0x21c70>
  404200:	ldr	w8, [x8, #912]
  404204:	mov	x29, sp
  404208:	cbz	w8, 404210 <ferror@plt+0x1e80>
  40420c:	str	w8, [x0, #20]
  404210:	adrp	x8, 424000 <ferror@plt+0x21c70>
  404214:	ldr	w3, [x8, #928]
  404218:	cbz	w3, 404230 <ferror@plt+0x1ea0>
  40421c:	mov	w2, #0xa                   	// #10
  404220:	bl	40ffe8 <ferror@plt+0xdc58>
  404224:	cbz	w0, 404230 <ferror@plt+0x1ea0>
  404228:	ldp	x29, x30, [sp], #16
  40422c:	ret
  404230:	mov	w0, wzr
  404234:	ldp	x29, x30, [sp], #16
  404238:	ret
  40423c:	stp	x29, x30, [sp, #-96]!
  404240:	stp	x22, x21, [sp, #64]
  404244:	mov	w21, w0
  404248:	adrp	x0, 424000 <ferror@plt+0x21c70>
  40424c:	add	x0, x0, #0x310
  404250:	stp	x28, x27, [sp, #16]
  404254:	stp	x26, x25, [sp, #32]
  404258:	stp	x24, x23, [sp, #48]
  40425c:	stp	x20, x19, [sp, #80]
  404260:	mov	x29, sp
  404264:	mov	x20, x1
  404268:	bl	40e30c <ferror@plt+0xbf7c>
  40426c:	cmp	w21, #0x1
  404270:	b.lt	4043a8 <ferror@plt+0x2018>  // b.tstop
  404274:	adrp	x22, 411000 <ferror@plt+0xec70>
  404278:	adrp	x23, 412000 <ferror@plt+0xfc70>
  40427c:	adrp	x24, 410000 <ferror@plt+0xdc70>
  404280:	mov	w28, wzr
  404284:	mov	w26, wzr
  404288:	mov	w25, wzr
  40428c:	mov	x19, xzr
  404290:	mov	w27, #0xfffffff7            	// #-9
  404294:	add	x22, x22, #0x43a
  404298:	add	x23, x23, #0xcd0
  40429c:	add	x24, x24, #0xe93
  4042a0:	b	4042b8 <ferror@plt+0x1f28>
  4042a4:	mov	w27, wzr
  4042a8:	mov	w25, #0x1                   	// #1
  4042ac:	subs	w21, w21, #0x1
  4042b0:	add	x20, x20, #0x8
  4042b4:	b.le	404350 <ferror@plt+0x1fc0>
  4042b8:	ldr	x0, [x20]
  4042bc:	mov	x1, x22
  4042c0:	bl	409d3c <ferror@plt+0x79ac>
  4042c4:	tbz	w0, #0, 404328 <ferror@plt+0x1f98>
  4042c8:	ldr	x0, [x20]
  4042cc:	mov	x1, x23
  4042d0:	bl	409d3c <ferror@plt+0x79ac>
  4042d4:	tbz	w0, #0, 4042a4 <ferror@plt+0x1f14>
  4042d8:	ldr	x0, [x20]
  4042dc:	mov	x1, x24
  4042e0:	bl	409d3c <ferror@plt+0x79ac>
  4042e4:	tbz	w0, #0, 404338 <ferror@plt+0x1fa8>
  4042e8:	ldr	x0, [x20]
  4042ec:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4042f0:	add	x1, x1, #0xe97
  4042f4:	bl	409d3c <ferror@plt+0x79ac>
  4042f8:	tbz	w0, #0, 404344 <ferror@plt+0x1fb4>
  4042fc:	ldr	x27, [x20]
  404300:	adrp	x1, 411000 <ferror@plt+0xec70>
  404304:	add	x1, x1, #0x254
  404308:	mov	x0, x27
  40430c:	bl	4020d0 <strcmp@plt>
  404310:	cbnz	w0, 404424 <ferror@plt+0x2094>
  404314:	adrp	x8, 424000 <ferror@plt+0x21c70>
  404318:	mov	w9, #0x1                   	// #1
  40431c:	strb	w9, [x8, #964]
  404320:	mov	w27, #0xfffffff7            	// #-9
  404324:	b	4042ac <ferror@plt+0x1f1c>
  404328:	subs	w21, w21, #0x1
  40432c:	b.le	404420 <ferror@plt+0x2090>
  404330:	ldr	x19, [x20, #8]!
  404334:	b	4042ac <ferror@plt+0x1f1c>
  404338:	mov	w27, wzr
  40433c:	mov	w26, #0x1                   	// #1
  404340:	b	4042ac <ferror@plt+0x1f1c>
  404344:	mov	w27, wzr
  404348:	mov	w28, #0x1                   	// #1
  40434c:	b	4042ac <ferror@plt+0x1f1c>
  404350:	cmp	w25, #0x0
  404354:	cset	w8, ne  // ne = any
  404358:	orr	w8, w27, w8
  40435c:	cbz	w26, 404364 <ferror@plt+0x1fd4>
  404360:	orr	w8, w8, #0x4
  404364:	cbz	x19, 4043b8 <ferror@plt+0x2028>
  404368:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40436c:	add	x1, x1, #0x942
  404370:	mov	x0, x19
  404374:	bl	4021f0 <fopen64@plt>
  404378:	cbz	x0, 404458 <ferror@plt+0x20c8>
  40437c:	adrp	x8, 424000 <ferror@plt+0x21c70>
  404380:	ldr	x2, [x8, #864]
  404384:	adrp	x1, 404000 <ferror@plt+0x1c70>
  404388:	add	x1, x1, #0x4ac
  40438c:	mov	x19, x0
  404390:	bl	40fc9c <ferror@plt+0xd90c>
  404394:	mov	w20, w0
  404398:	mov	x0, x19
  40439c:	bl	401f30 <fclose@plt>
  4043a0:	mov	w0, w20
  4043a4:	b	404404 <ferror@plt+0x2074>
  4043a8:	mov	w28, wzr
  4043ac:	mov	x19, xzr
  4043b0:	mov	w8, #0xfffffff7            	// #-9
  4043b4:	cbnz	x19, 404368 <ferror@plt+0x1fd8>
  4043b8:	orr	w9, w8, #0x2000000
  4043bc:	cmp	w28, #0x0
  4043c0:	adrp	x0, 424000 <ferror@plt+0x21c70>
  4043c4:	csel	w1, w8, w9, eq  // eq = none
  4043c8:	add	x0, x0, #0x310
  4043cc:	bl	40e4dc <ferror@plt+0xc14c>
  4043d0:	tbnz	w0, #31, 404470 <ferror@plt+0x20e0>
  4043d4:	adrp	x19, 424000 <ferror@plt+0x21c70>
  4043d8:	add	x19, x19, #0x310
  4043dc:	mov	x0, x19
  4043e0:	bl	40c1cc <ferror@plt+0x9e3c>
  4043e4:	adrp	x8, 424000 <ferror@plt+0x21c70>
  4043e8:	ldr	x2, [x8, #864]
  4043ec:	adrp	x1, 404000 <ferror@plt+0x1c70>
  4043f0:	add	x1, x1, #0x4ac
  4043f4:	mov	x0, x19
  4043f8:	bl	40f9d4 <ferror@plt+0xd644>
  4043fc:	tbnz	w0, #31, 404478 <ferror@plt+0x20e8>
  404400:	mov	w0, wzr
  404404:	ldp	x20, x19, [sp, #80]
  404408:	ldp	x22, x21, [sp, #64]
  40440c:	ldp	x24, x23, [sp, #48]
  404410:	ldp	x26, x25, [sp, #32]
  404414:	ldp	x28, x27, [sp, #16]
  404418:	ldp	x29, x30, [sp], #96
  40441c:	ret
  404420:	bl	4099cc <ferror@plt+0x763c>
  404424:	adrp	x1, 410000 <ferror@plt+0xdc70>
  404428:	add	x1, x1, #0xc14
  40442c:	mov	x0, x27
  404430:	bl	409d3c <ferror@plt+0x79ac>
  404434:	tbz	w0, #0, 40446c <ferror@plt+0x20dc>
  404438:	adrp	x8, 424000 <ferror@plt+0x21c70>
  40443c:	ldr	x0, [x8, #856]
  404440:	ldr	x2, [x20]
  404444:	adrp	x1, 411000 <ferror@plt+0xec70>
  404448:	add	x1, x1, #0x43f
  40444c:	bl	402360 <fprintf@plt>
  404450:	mov	w0, #0xffffffff            	// #-1
  404454:	bl	401df0 <exit@plt>
  404458:	adrp	x0, 411000 <ferror@plt+0xec70>
  40445c:	add	x0, x0, #0x475
  404460:	bl	401e10 <perror@plt>
  404464:	mov	w0, #0xffffffff            	// #-1
  404468:	bl	401df0 <exit@plt>
  40446c:	bl	404480 <ferror@plt+0x20f0>
  404470:	mov	w0, #0x1                   	// #1
  404474:	bl	401df0 <exit@plt>
  404478:	mov	w0, #0x2                   	// #2
  40447c:	bl	401df0 <exit@plt>
  404480:	stp	x29, x30, [sp, #-16]!
  404484:	adrp	x8, 424000 <ferror@plt+0x21c70>
  404488:	ldr	x3, [x8, #856]
  40448c:	adrp	x0, 411000 <ferror@plt+0xec70>
  404490:	add	x0, x0, #0x482
  404494:	mov	w1, #0x36                  	// #54
  404498:	mov	w2, #0x1                   	// #1
  40449c:	mov	x29, sp
  4044a0:	bl	4021b0 <fwrite@plt>
  4044a4:	mov	w0, #0xffffffff            	// #-1
  4044a8:	bl	401df0 <exit@plt>
  4044ac:	stp	x29, x30, [sp, #-32]!
  4044b0:	stp	x20, x19, [sp, #16]
  4044b4:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  4044b8:	ldr	w8, [x8, #3656]
  4044bc:	mov	x19, x2
  4044c0:	mov	x20, x1
  4044c4:	mov	x29, sp
  4044c8:	cbz	w8, 4044d4 <ferror@plt+0x2144>
  4044cc:	mov	x0, x19
  4044d0:	bl	40a9c4 <ferror@plt+0x8634>
  4044d4:	ldrh	w8, [x20, #4]
  4044d8:	cmp	w8, #0x1b
  4044dc:	b.le	404534 <ferror@plt+0x21a4>
  4044e0:	sub	w9, w8, #0x1c
  4044e4:	cmp	w9, #0x2
  4044e8:	b.cc	40457c <ferror@plt+0x21ec>  // b.lo, b.ul, b.last
  4044ec:	sub	w8, w8, #0x54
  4044f0:	cmp	w8, #0x2
  4044f4:	b.cs	4045cc <ferror@plt+0x223c>  // b.hs, b.nlast
  4044f8:	adrp	x8, 424000 <ferror@plt+0x21c70>
  4044fc:	ldrb	w8, [x8, #964]
  404500:	cmp	w8, #0x1
  404504:	b.ne	404520 <ferror@plt+0x2190>  // b.any
  404508:	adrp	x0, 411000 <ferror@plt+0xec70>
  40450c:	add	x0, x0, #0x4c8
  404510:	mov	w1, #0x5                   	// #5
  404514:	mov	w2, #0x1                   	// #1
  404518:	mov	x3, x19
  40451c:	bl	4021b0 <fwrite@plt>
  404520:	mov	x0, x20
  404524:	mov	x1, x19
  404528:	ldp	x20, x19, [sp, #16]
  40452c:	ldp	x29, x30, [sp], #32
  404530:	b	4061d4 <ferror@plt+0x3e44>
  404534:	sub	w9, w8, #0x10
  404538:	cmp	w9, #0x2
  40453c:	b.cs	4045b8 <ferror@plt+0x2228>  // b.hs, b.nlast
  404540:	adrp	x8, 424000 <ferror@plt+0x21c70>
  404544:	ldrb	w8, [x8, #964]
  404548:	cmp	w8, #0x1
  40454c:	b.ne	404568 <ferror@plt+0x21d8>  // b.any
  404550:	adrp	x0, 411000 <ferror@plt+0xec70>
  404554:	add	x0, x0, #0x4b9
  404558:	mov	w1, #0x6                   	// #6
  40455c:	mov	w2, #0x1                   	// #1
  404560:	mov	x3, x19
  404564:	bl	4021b0 <fwrite@plt>
  404568:	mov	x0, x20
  40456c:	mov	x1, x19
  404570:	ldp	x20, x19, [sp, #16]
  404574:	ldp	x29, x30, [sp], #32
  404578:	b	4045dc <ferror@plt+0x224c>
  40457c:	adrp	x8, 424000 <ferror@plt+0x21c70>
  404580:	ldrb	w8, [x8, #964]
  404584:	cmp	w8, #0x1
  404588:	b.ne	4045a4 <ferror@plt+0x2214>  // b.any
  40458c:	adrp	x0, 411000 <ferror@plt+0xec70>
  404590:	add	x0, x0, #0x4c0
  404594:	mov	w1, #0x7                   	// #7
  404598:	mov	w2, #0x1                   	// #1
  40459c:	mov	x3, x19
  4045a0:	bl	4021b0 <fwrite@plt>
  4045a4:	mov	x0, x20
  4045a8:	mov	x1, x19
  4045ac:	ldp	x20, x19, [sp, #16]
  4045b0:	ldp	x29, x30, [sp], #32
  4045b4:	b	402bec <ferror@plt+0x85c>
  4045b8:	cmp	w8, #0xf
  4045bc:	b.ne	4045cc <ferror@plt+0x223c>  // b.any
  4045c0:	mov	x0, x19
  4045c4:	mov	x1, x20
  4045c8:	bl	40ae98 <ferror@plt+0x8b08>
  4045cc:	ldp	x20, x19, [sp, #16]
  4045d0:	mov	w0, wzr
  4045d4:	ldp	x29, x30, [sp], #32
  4045d8:	ret
  4045dc:	stp	x29, x30, [sp, #-80]!
  4045e0:	stp	x28, x25, [sp, #16]
  4045e4:	stp	x24, x23, [sp, #32]
  4045e8:	stp	x22, x21, [sp, #48]
  4045ec:	stp	x20, x19, [sp, #64]
  4045f0:	mov	x29, sp
  4045f4:	sub	sp, sp, #0x2d0
  4045f8:	ldr	w8, [x0]
  4045fc:	subs	w3, w8, #0x20
  404600:	b.mi	404bec <ferror@plt+0x285c>  // b.first
  404604:	ldrb	w8, [x0, #16]
  404608:	mov	x20, x0
  40460c:	mov	x19, x1
  404610:	cmp	w8, #0x7
  404614:	b.eq	40461c <ferror@plt+0x228c>  // b.none
  404618:	cbnz	w8, 40529c <ferror@plt+0x2f0c>
  40461c:	adrp	x8, 424000 <ferror@plt+0x21c70>
  404620:	ldr	w8, [x8, #968]
  404624:	cbz	w8, 404634 <ferror@plt+0x22a4>
  404628:	ldr	w9, [x20, #20]
  40462c:	cmp	w8, w9
  404630:	b.ne	40529c <ferror@plt+0x2f0c>  // b.any
  404634:	add	x2, x20, #0x20
  404638:	add	x0, sp, #0x8
  40463c:	mov	w1, #0x35                  	// #53
  404640:	mov	w4, #0x8000                	// #32768
  404644:	bl	410824 <ferror@plt+0xe494>
  404648:	ldr	w0, [x20, #20]
  40464c:	ldr	x1, [sp, #32]
  404650:	bl	409c7c <ferror@plt+0x78ec>
  404654:	cbz	x0, 404740 <ferror@plt+0x23b0>
  404658:	mov	x21, x0
  40465c:	mov	x0, xzr
  404660:	bl	40cb90 <ferror@plt+0xa800>
  404664:	ldrh	w8, [x20, #4]
  404668:	cmp	w8, #0x11
  40466c:	b.ne	404690 <ferror@plt+0x2300>  // b.any
  404670:	adrp	x2, 410000 <ferror@plt+0xdc70>
  404674:	adrp	x3, 410000 <ferror@plt+0xdc70>
  404678:	add	x2, x2, #0xf6b
  40467c:	add	x3, x3, #0xf73
  404680:	mov	w0, #0x4                   	// #4
  404684:	mov	w1, #0x6                   	// #6
  404688:	mov	w4, #0x1                   	// #1
  40468c:	bl	40d1ac <ferror@plt+0xae1c>
  404690:	ldr	w4, [x20, #20]
  404694:	adrp	x2, 411000 <ferror@plt+0xec70>
  404698:	adrp	x3, 411000 <ferror@plt+0xec70>
  40469c:	add	x2, x2, #0x4e2
  4046a0:	add	x3, x3, #0x4ea
  4046a4:	mov	w0, #0x4                   	// #4
  4046a8:	mov	w1, #0x6                   	// #6
  4046ac:	bl	40cc98 <ferror@plt+0xa908>
  4046b0:	adrp	x0, 411000 <ferror@plt+0xec70>
  4046b4:	add	x0, x0, #0xcce
  4046b8:	add	x2, sp, #0x8
  4046bc:	mov	x1, x21
  4046c0:	bl	40aa70 <ferror@plt+0x86e0>
  4046c4:	ldr	w25, [x20, #24]
  4046c8:	mov	w21, w0
  4046cc:	bl	40cb70 <ferror@plt+0xa7e0>
  4046d0:	adrp	x8, 411000 <ferror@plt+0xec70>
  4046d4:	adrp	x9, 411000 <ferror@plt+0xec70>
  4046d8:	add	x8, x8, #0x538
  4046dc:	add	x9, x9, #0x8b
  4046e0:	tst	w0, #0x1
  4046e4:	csel	x1, x9, x8, ne  // ne = any
  4046e8:	mov	w0, #0x4                   	// #4
  4046ec:	bl	40cbec <ferror@plt+0xa85c>
  4046f0:	mov	w8, #0x41                  	// #65
  4046f4:	and	w8, w25, w8
  4046f8:	adrp	x23, 411000 <ferror@plt+0xec70>
  4046fc:	adrp	x24, 412000 <ferror@plt+0xfc70>
  404700:	cmp	w8, #0x1
  404704:	add	x23, x23, #0x53a
  404708:	add	x24, x24, #0x2e9
  40470c:	b.ne	404730 <ferror@plt+0x23a0>  // b.any
  404710:	cmp	w25, #0x0
  404714:	adrp	x4, 411000 <ferror@plt+0xec70>
  404718:	csel	x3, x24, x23, eq  // eq = none
  40471c:	add	x4, x4, #0x53e
  404720:	mov	w0, #0x4                   	// #4
  404724:	mov	w1, #0x6                   	// #6
  404728:	mov	x2, xzr
  40472c:	bl	40d134 <ferror@plt+0xada4>
  404730:	tbnz	w25, #3, 404748 <ferror@plt+0x23b8>
  404734:	and	w22, w25, #0xffffffbf
  404738:	tbnz	w22, #1, 404774 <ferror@plt+0x23e4>
  40473c:	b	4047a0 <ferror@plt+0x2410>
  404740:	mov	w0, #0xffffffff            	// #-1
  404744:	b	4052a0 <ferror@plt+0x2f10>
  404748:	mov	w8, #0xffffffb7            	// #-73
  40474c:	tst	w25, w8
  404750:	adrp	x4, 411000 <ferror@plt+0xec70>
  404754:	csel	x3, x24, x23, eq  // eq = none
  404758:	add	x4, x4, #0x549
  40475c:	mov	w0, #0x4                   	// #4
  404760:	mov	w1, #0x6                   	// #6
  404764:	mov	x2, xzr
  404768:	and	w22, w25, w8
  40476c:	bl	40d134 <ferror@plt+0xada4>
  404770:	tbz	w22, #1, 4047a0 <ferror@plt+0x2410>
  404774:	mov	w8, #0xffffffbd            	// #-67
  404778:	tst	w22, w8
  40477c:	adrp	x4, 411000 <ferror@plt+0xec70>
  404780:	csel	x3, x24, x23, eq  // eq = none
  404784:	add	x4, x4, #0x552
  404788:	mov	w0, #0x4                   	// #4
  40478c:	mov	w1, #0x6                   	// #6
  404790:	mov	x2, xzr
  404794:	and	w25, w22, w8
  404798:	bl	40d134 <ferror@plt+0xada4>
  40479c:	mov	w22, w25
  4047a0:	tbnz	w22, #4, 4048d4 <ferror@plt+0x2544>
  4047a4:	tbnz	w22, #12, 404900 <ferror@plt+0x2570>
  4047a8:	tbnz	w22, #7, 40492c <ferror@plt+0x259c>
  4047ac:	tbnz	w22, #9, 404958 <ferror@plt+0x25c8>
  4047b0:	tbnz	w22, #8, 404984 <ferror@plt+0x25f4>
  4047b4:	tbnz	w22, #10, 4049b0 <ferror@plt+0x2620>
  4047b8:	tbnz	w22, #11, 4049dc <ferror@plt+0x264c>
  4047bc:	tbnz	w22, #2, 404a08 <ferror@plt+0x2678>
  4047c0:	tbnz	w22, #15, 404a34 <ferror@plt+0x26a4>
  4047c4:	tbnz	w22, #14, 404a60 <ferror@plt+0x26d0>
  4047c8:	tbnz	w22, #13, 404a8c <ferror@plt+0x26fc>
  4047cc:	tbnz	w22, #5, 404ab8 <ferror@plt+0x2728>
  4047d0:	tbnz	w22, #0, 404ae4 <ferror@plt+0x2754>
  4047d4:	tbnz	w22, #16, 404b10 <ferror@plt+0x2780>
  4047d8:	tbnz	w22, #17, 404b3c <ferror@plt+0x27ac>
  4047dc:	tbnz	w22, #18, 404b68 <ferror@plt+0x27d8>
  4047e0:	cbz	w22, 404800 <ferror@plt+0x2470>
  4047e4:	adrp	x3, 411000 <ferror@plt+0xec70>
  4047e8:	add	x3, x3, #0x5d7
  4047ec:	mov	w0, #0x4                   	// #4
  4047f0:	mov	w1, #0x6                   	// #6
  4047f4:	mov	x2, xzr
  4047f8:	mov	w4, w22
  4047fc:	bl	40d2dc <ferror@plt+0xaf4c>
  404800:	cbz	w21, 404824 <ferror@plt+0x2494>
  404804:	adrp	x3, 411000 <ferror@plt+0xec70>
  404808:	adrp	x4, 411000 <ferror@plt+0xec70>
  40480c:	add	x3, x3, #0x5da
  404810:	add	x4, x4, #0x5de
  404814:	mov	w0, #0x4                   	// #4
  404818:	mov	w1, #0x6                   	// #6
  40481c:	mov	x2, xzr
  404820:	bl	40d134 <ferror@plt+0xada4>
  404824:	adrp	x1, 411000 <ferror@plt+0xec70>
  404828:	add	x1, x1, #0x5e5
  40482c:	mov	w0, #0x4                   	// #4
  404830:	bl	40cc5c <ferror@plt+0xa8cc>
  404834:	ldr	x8, [sp, #40]
  404838:	cbz	x8, 40485c <ferror@plt+0x24cc>
  40483c:	ldr	w4, [x8, #4]
  404840:	adrp	x2, 411000 <ferror@plt+0xec70>
  404844:	adrp	x3, 411000 <ferror@plt+0xec70>
  404848:	add	x2, x2, #0x4ef
  40484c:	add	x3, x3, #0x4f3
  404850:	mov	w0, #0x4                   	// #4
  404854:	mov	w1, #0x6                   	// #6
  404858:	bl	40cc98 <ferror@plt+0xa908>
  40485c:	ldr	x8, [sp, #88]
  404860:	cbz	x8, 40488c <ferror@plt+0x24fc>
  404864:	ldr	w0, [x8, #4]
  404868:	bl	40be28 <ferror@plt+0x9a98>
  40486c:	adrp	x2, 411000 <ferror@plt+0xec70>
  404870:	adrp	x3, 411000 <ferror@plt+0xec70>
  404874:	mov	x4, x0
  404878:	add	x2, x2, #0x8
  40487c:	add	x3, x3, #0xf
  404880:	mov	w0, #0x4                   	// #4
  404884:	mov	w1, #0x6                   	// #6
  404888:	bl	40d134 <ferror@plt+0xada4>
  40488c:	ldr	x2, [sp, #104]
  404890:	cbz	x2, 4051d8 <ferror@plt+0x2e48>
  404894:	ldrsh	w8, [x2, #2]
  404898:	tbnz	w8, #31, 404b98 <ferror@plt+0x2808>
  40489c:	ldrb	w4, [x2, #4]
  4048a0:	cmp	x4, #0x4
  4048a4:	b.hi	404c10 <ferror@plt+0x2880>  // b.pmore
  4048a8:	adrp	x8, 411000 <ferror@plt+0xec70>
  4048ac:	add	x8, x8, #0xbc8
  4048b0:	ldr	x4, [x8, x4, lsl #3]
  4048b4:	adrp	x2, 411000 <ferror@plt+0xec70>
  4048b8:	adrp	x3, 411000 <ferror@plt+0xec70>
  4048bc:	add	x2, x2, #0x21a
  4048c0:	add	x3, x3, #0x69e
  4048c4:	mov	w0, #0x4                   	// #4
  4048c8:	mov	w1, #0x6                   	// #6
  4048cc:	bl	40d134 <ferror@plt+0xada4>
  4048d0:	b	4051d8 <ferror@plt+0x2e48>
  4048d4:	tst	w22, #0xffffffef
  4048d8:	adrp	x4, 411000 <ferror@plt+0xec70>
  4048dc:	csel	x3, x24, x23, eq  // eq = none
  4048e0:	add	x4, x4, #0x55c
  4048e4:	mov	w0, #0x4                   	// #4
  4048e8:	mov	w1, #0x6                   	// #6
  4048ec:	mov	x2, xzr
  4048f0:	and	w25, w22, #0xffffffef
  4048f4:	bl	40d134 <ferror@plt+0xada4>
  4048f8:	mov	w22, w25
  4048fc:	tbz	w22, #12, 4047a8 <ferror@plt+0x2418>
  404900:	tst	w22, #0xffffefff
  404904:	adrp	x4, 411000 <ferror@plt+0xec70>
  404908:	csel	x3, x24, x23, eq  // eq = none
  40490c:	add	x4, x4, #0x568
  404910:	mov	w0, #0x4                   	// #4
  404914:	mov	w1, #0x6                   	// #6
  404918:	mov	x2, xzr
  40491c:	and	w25, w22, #0xffffefff
  404920:	bl	40d134 <ferror@plt+0xada4>
  404924:	mov	w22, w25
  404928:	tbz	w22, #7, 4047ac <ferror@plt+0x241c>
  40492c:	tst	w22, #0xffffff7f
  404930:	adrp	x4, 411000 <ferror@plt+0xec70>
  404934:	csel	x3, x24, x23, eq  // eq = none
  404938:	add	x4, x4, #0x572
  40493c:	mov	w0, #0x4                   	// #4
  404940:	mov	w1, #0x6                   	// #6
  404944:	mov	x2, xzr
  404948:	and	w25, w22, #0xffffff7f
  40494c:	bl	40d134 <ferror@plt+0xada4>
  404950:	mov	w22, w25
  404954:	tbz	w22, #9, 4047b0 <ferror@plt+0x2420>
  404958:	tst	w22, #0xfffffdff
  40495c:	adrp	x4, 411000 <ferror@plt+0xec70>
  404960:	csel	x3, x24, x23, eq  // eq = none
  404964:	add	x4, x4, #0x578
  404968:	mov	w0, #0x4                   	// #4
  40496c:	mov	w1, #0x6                   	// #6
  404970:	mov	x2, xzr
  404974:	and	w25, w22, #0xfffffdff
  404978:	bl	40d134 <ferror@plt+0xada4>
  40497c:	mov	w22, w25
  404980:	tbz	w22, #8, 4047b4 <ferror@plt+0x2424>
  404984:	tst	w22, #0xfffffeff
  404988:	adrp	x4, 411000 <ferror@plt+0xec70>
  40498c:	csel	x3, x24, x23, eq  // eq = none
  404990:	add	x4, x4, #0x581
  404994:	mov	w0, #0x4                   	// #4
  404998:	mov	w1, #0x6                   	// #6
  40499c:	mov	x2, xzr
  4049a0:	and	w25, w22, #0xfffffeff
  4049a4:	bl	40d134 <ferror@plt+0xada4>
  4049a8:	mov	w22, w25
  4049ac:	tbz	w22, #10, 4047b8 <ferror@plt+0x2428>
  4049b0:	tst	w22, #0xfffffbff
  4049b4:	adrp	x4, 411000 <ferror@plt+0xec70>
  4049b8:	csel	x3, x24, x23, eq  // eq = none
  4049bc:	add	x4, x4, #0x589
  4049c0:	mov	w0, #0x4                   	// #4
  4049c4:	mov	w1, #0x6                   	// #6
  4049c8:	mov	x2, xzr
  4049cc:	and	w25, w22, #0xfffffbff
  4049d0:	bl	40d134 <ferror@plt+0xada4>
  4049d4:	mov	w22, w25
  4049d8:	tbz	w22, #11, 4047bc <ferror@plt+0x242c>
  4049dc:	tst	w22, #0xfffff7ff
  4049e0:	adrp	x4, 411000 <ferror@plt+0xec70>
  4049e4:	csel	x3, x24, x23, eq  // eq = none
  4049e8:	add	x4, x4, #0x590
  4049ec:	mov	w0, #0x4                   	// #4
  4049f0:	mov	w1, #0x6                   	// #6
  4049f4:	mov	x2, xzr
  4049f8:	and	w25, w22, #0xfffff7ff
  4049fc:	bl	40d134 <ferror@plt+0xada4>
  404a00:	mov	w22, w25
  404a04:	tbz	w22, #2, 4047c0 <ferror@plt+0x2430>
  404a08:	tst	w22, #0xfffffffb
  404a0c:	adrp	x4, 411000 <ferror@plt+0xec70>
  404a10:	csel	x3, x24, x23, eq  // eq = none
  404a14:	add	x4, x4, #0x596
  404a18:	mov	w0, #0x4                   	// #4
  404a1c:	mov	w1, #0x6                   	// #6
  404a20:	mov	x2, xzr
  404a24:	and	w25, w22, #0xfffffffb
  404a28:	bl	40d134 <ferror@plt+0xada4>
  404a2c:	mov	w22, w25
  404a30:	tbz	w22, #15, 4047c4 <ferror@plt+0x2434>
  404a34:	tst	w22, #0xffff7fff
  404a38:	adrp	x4, 411000 <ferror@plt+0xec70>
  404a3c:	csel	x3, x24, x23, eq  // eq = none
  404a40:	add	x4, x4, #0x59c
  404a44:	mov	w0, #0x4                   	// #4
  404a48:	mov	w1, #0x6                   	// #6
  404a4c:	mov	x2, xzr
  404a50:	and	w25, w22, #0xffff7fff
  404a54:	bl	40d134 <ferror@plt+0xada4>
  404a58:	mov	w22, w25
  404a5c:	tbz	w22, #14, 4047c8 <ferror@plt+0x2438>
  404a60:	tst	w22, #0xffffbfff
  404a64:	adrp	x4, 411000 <ferror@plt+0xec70>
  404a68:	csel	x3, x24, x23, eq  // eq = none
  404a6c:	add	x4, x4, #0x5a4
  404a70:	mov	w0, #0x4                   	// #4
  404a74:	mov	w1, #0x6                   	// #6
  404a78:	mov	x2, xzr
  404a7c:	and	w25, w22, #0xffffbfff
  404a80:	bl	40d134 <ferror@plt+0xada4>
  404a84:	mov	w22, w25
  404a88:	tbz	w22, #13, 4047cc <ferror@plt+0x243c>
  404a8c:	tst	w22, #0xffffdfff
  404a90:	adrp	x4, 411000 <ferror@plt+0xec70>
  404a94:	csel	x3, x24, x23, eq  // eq = none
  404a98:	add	x4, x4, #0x5ae
  404a9c:	mov	w0, #0x4                   	// #4
  404aa0:	mov	w1, #0x6                   	// #6
  404aa4:	mov	x2, xzr
  404aa8:	and	w25, w22, #0xffffdfff
  404aac:	bl	40d134 <ferror@plt+0xada4>
  404ab0:	mov	w22, w25
  404ab4:	tbz	w22, #5, 4047d0 <ferror@plt+0x2440>
  404ab8:	tst	w22, #0xffffffdf
  404abc:	adrp	x4, 411000 <ferror@plt+0xec70>
  404ac0:	csel	x3, x24, x23, eq  // eq = none
  404ac4:	add	x4, x4, #0x5b6
  404ac8:	mov	w0, #0x4                   	// #4
  404acc:	mov	w1, #0x6                   	// #6
  404ad0:	mov	x2, xzr
  404ad4:	and	w25, w22, #0xffffffdf
  404ad8:	bl	40d134 <ferror@plt+0xada4>
  404adc:	mov	w22, w25
  404ae0:	tbz	w22, #0, 4047d4 <ferror@plt+0x2444>
  404ae4:	tst	w22, #0xfffffffe
  404ae8:	adrp	x4, 411000 <ferror@plt+0xec70>
  404aec:	csel	x3, x24, x23, eq  // eq = none
  404af0:	add	x4, x4, #0x5c7
  404af4:	mov	w0, #0x4                   	// #4
  404af8:	mov	w1, #0x6                   	// #6
  404afc:	mov	x2, xzr
  404b00:	and	w25, w22, #0xfffffffe
  404b04:	bl	40d134 <ferror@plt+0xada4>
  404b08:	mov	w22, w25
  404b0c:	tbz	w22, #16, 4047d8 <ferror@plt+0x2448>
  404b10:	tst	w22, #0xfffeffff
  404b14:	adrp	x4, 411000 <ferror@plt+0xec70>
  404b18:	csel	x3, x24, x23, eq  // eq = none
  404b1c:	add	x4, x4, #0x5c1
  404b20:	mov	w0, #0x4                   	// #4
  404b24:	mov	w1, #0x6                   	// #6
  404b28:	mov	x2, xzr
  404b2c:	and	w25, w22, #0xfffeffff
  404b30:	bl	40d134 <ferror@plt+0xada4>
  404b34:	mov	w22, w25
  404b38:	tbz	w22, #17, 4047dc <ferror@plt+0x244c>
  404b3c:	tst	w22, #0xfffdffff
  404b40:	adrp	x4, 411000 <ferror@plt+0xec70>
  404b44:	csel	x3, x24, x23, eq  // eq = none
  404b48:	add	x4, x4, #0x5ca
  404b4c:	mov	w0, #0x4                   	// #4
  404b50:	mov	w1, #0x6                   	// #6
  404b54:	mov	x2, xzr
  404b58:	and	w25, w22, #0xfffdffff
  404b5c:	bl	40d134 <ferror@plt+0xada4>
  404b60:	mov	w22, w25
  404b64:	tbz	w22, #18, 4047e0 <ferror@plt+0x2450>
  404b68:	tst	w22, #0xfffbffff
  404b6c:	adrp	x4, 411000 <ferror@plt+0xec70>
  404b70:	csel	x3, x24, x23, eq  // eq = none
  404b74:	add	x4, x4, #0x5d2
  404b78:	mov	w0, #0x4                   	// #4
  404b7c:	mov	w1, #0x6                   	// #6
  404b80:	mov	x2, xzr
  404b84:	and	w25, w22, #0xfffbffff
  404b88:	bl	40d134 <ferror@plt+0xada4>
  404b8c:	mov	w22, w25
  404b90:	cbnz	w22, 4047e4 <ferror@plt+0x2454>
  404b94:	b	404800 <ferror@plt+0x2470>
  404b98:	ldrh	w8, [x2], #4
  404b9c:	add	x0, sp, #0x1b8
  404ba0:	mov	w1, #0x22                  	// #34
  404ba4:	sub	w3, w8, #0x4
  404ba8:	bl	41076c <ferror@plt+0xe3dc>
  404bac:	ldr	x8, [sp, #448]
  404bb0:	cbz	x8, 404c4c <ferror@plt+0x28bc>
  404bb4:	ldrb	w4, [x8, #4]
  404bb8:	cmp	x4, #0x4
  404bbc:	b.hi	404c30 <ferror@plt+0x28a0>  // b.pmore
  404bc0:	adrp	x8, 411000 <ferror@plt+0xec70>
  404bc4:	add	x8, x8, #0xbc8
  404bc8:	ldr	x4, [x8, x4, lsl #3]
  404bcc:	adrp	x2, 411000 <ferror@plt+0xec70>
  404bd0:	adrp	x3, 411000 <ferror@plt+0xec70>
  404bd4:	add	x2, x2, #0x21a
  404bd8:	add	x3, x3, #0x69e
  404bdc:	mov	w0, #0x4                   	// #4
  404be0:	mov	w1, #0x6                   	// #6
  404be4:	bl	40d134 <ferror@plt+0xada4>
  404be8:	b	404c4c <ferror@plt+0x28bc>
  404bec:	adrp	x8, 424000 <ferror@plt+0x21c70>
  404bf0:	ldr	x3, [x8, #856]
  404bf4:	adrp	x0, 411000 <ferror@plt+0xec70>
  404bf8:	add	x0, x0, #0x4ce
  404bfc:	mov	w1, #0x13                  	// #19
  404c00:	mov	w2, #0x1                   	// #1
  404c04:	bl	4021b0 <fwrite@plt>
  404c08:	mov	w0, #0xffffffff            	// #-1
  404c0c:	b	4052a0 <ferror@plt+0x2f10>
  404c10:	adrp	x2, 411000 <ferror@plt+0xec70>
  404c14:	adrp	x3, 411000 <ferror@plt+0xec70>
  404c18:	add	x2, x2, #0x21a
  404c1c:	add	x3, x3, #0x6a8
  404c20:	mov	w0, #0x4                   	// #4
  404c24:	mov	w1, #0x6                   	// #6
  404c28:	bl	40ce10 <ferror@plt+0xaa80>
  404c2c:	b	4051d8 <ferror@plt+0x2e48>
  404c30:	adrp	x2, 411000 <ferror@plt+0xec70>
  404c34:	adrp	x3, 411000 <ferror@plt+0xec70>
  404c38:	add	x2, x2, #0x21a
  404c3c:	add	x3, x3, #0x6a8
  404c40:	mov	w0, #0x4                   	// #4
  404c44:	mov	w1, #0x6                   	// #6
  404c48:	bl	40ce10 <ferror@plt+0xaa80>
  404c4c:	ldr	x8, [sp, #456]
  404c50:	cbz	x8, 404c74 <ferror@plt+0x28e4>
  404c54:	ldrh	w4, [x8, #4]
  404c58:	adrp	x2, 411000 <ferror@plt+0xec70>
  404c5c:	adrp	x3, 411000 <ferror@plt+0xec70>
  404c60:	add	x2, x2, #0x5e8
  404c64:	add	x3, x3, #0x5f1
  404c68:	mov	w0, #0x4                   	// #4
  404c6c:	mov	w1, #0x6                   	// #6
  404c70:	bl	40ce10 <ferror@plt+0xaa80>
  404c74:	ldr	x8, [sp, #464]
  404c78:	cbz	x8, 404c9c <ferror@plt+0x290c>
  404c7c:	ldr	w4, [x8, #4]
  404c80:	adrp	x2, 411000 <ferror@plt+0xec70>
  404c84:	adrp	x3, 411000 <ferror@plt+0xec70>
  404c88:	add	x2, x2, #0x5fe
  404c8c:	add	x3, x3, #0x603
  404c90:	mov	w0, #0x4                   	// #4
  404c94:	mov	w1, #0x6                   	// #6
  404c98:	bl	40ce10 <ferror@plt+0xaa80>
  404c9c:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  404ca0:	ldr	w8, [x8, #3664]
  404ca4:	cbz	w8, 4051d8 <ferror@plt+0x2e48>
  404ca8:	bl	40cb70 <ferror@plt+0xa7e0>
  404cac:	tbnz	w0, #0, 404cc8 <ferror@plt+0x2938>
  404cb0:	adrp	x8, 424000 <ferror@plt+0x21c70>
  404cb4:	ldr	x2, [x8, #840]
  404cb8:	adrp	x1, 411000 <ferror@plt+0xec70>
  404cbc:	add	x1, x1, #0x60c
  404cc0:	mov	x0, x19
  404cc4:	bl	402360 <fprintf@plt>
  404cc8:	ldr	x8, [sp, #472]
  404ccc:	cbz	x8, 404d30 <ferror@plt+0x29a0>
  404cd0:	ldrb	w21, [x8, #4]
  404cd4:	bl	40cb70 <ferror@plt+0xa7e0>
  404cd8:	tbz	w0, #0, 404d00 <ferror@plt+0x2970>
  404cdc:	cmp	w21, #0x0
  404ce0:	adrp	x2, 411000 <ferror@plt+0xec70>
  404ce4:	cset	w4, ne  // ne = any
  404ce8:	add	x2, x2, #0x613
  404cec:	mov	w0, #0x2                   	// #2
  404cf0:	mov	w1, #0x6                   	// #6
  404cf4:	mov	x3, xzr
  404cf8:	bl	40d1ac <ferror@plt+0xae1c>
  404cfc:	b	404d30 <ferror@plt+0x29a0>
  404d00:	adrp	x8, 410000 <ferror@plt+0xdc70>
  404d04:	adrp	x9, 411000 <ferror@plt+0xec70>
  404d08:	add	x8, x8, #0xc1f
  404d0c:	add	x9, x9, #0x6e2
  404d10:	cmp	w21, #0x0
  404d14:	adrp	x1, 411000 <ferror@plt+0xec70>
  404d18:	adrp	x2, 411000 <ferror@plt+0xec70>
  404d1c:	csel	x3, x9, x8, eq  // eq = none
  404d20:	add	x1, x1, #0x6db
  404d24:	add	x2, x2, #0x613
  404d28:	mov	x0, x19
  404d2c:	bl	402360 <fprintf@plt>
  404d30:	ldr	x8, [sp, #480]
  404d34:	cbz	x8, 404d98 <ferror@plt+0x2a08>
  404d38:	ldrb	w21, [x8, #4]
  404d3c:	bl	40cb70 <ferror@plt+0xa7e0>
  404d40:	tbz	w0, #0, 404d68 <ferror@plt+0x29d8>
  404d44:	cmp	w21, #0x0
  404d48:	adrp	x2, 411000 <ferror@plt+0xec70>
  404d4c:	cset	w4, ne  // ne = any
  404d50:	add	x2, x2, #0x61b
  404d54:	mov	w0, #0x2                   	// #2
  404d58:	mov	w1, #0x6                   	// #6
  404d5c:	mov	x3, xzr
  404d60:	bl	40d1ac <ferror@plt+0xae1c>
  404d64:	b	404d98 <ferror@plt+0x2a08>
  404d68:	adrp	x8, 410000 <ferror@plt+0xdc70>
  404d6c:	adrp	x9, 411000 <ferror@plt+0xec70>
  404d70:	add	x8, x8, #0xc1f
  404d74:	add	x9, x9, #0x6e2
  404d78:	cmp	w21, #0x0
  404d7c:	adrp	x1, 411000 <ferror@plt+0xec70>
  404d80:	adrp	x2, 411000 <ferror@plt+0xec70>
  404d84:	csel	x3, x9, x8, eq  // eq = none
  404d88:	add	x1, x1, #0x6db
  404d8c:	add	x2, x2, #0x61b
  404d90:	mov	x0, x19
  404d94:	bl	402360 <fprintf@plt>
  404d98:	ldr	x8, [sp, #488]
  404d9c:	cbz	x8, 404e00 <ferror@plt+0x2a70>
  404da0:	ldrb	w21, [x8, #4]
  404da4:	bl	40cb70 <ferror@plt+0xa7e0>
  404da8:	tbz	w0, #0, 404dd0 <ferror@plt+0x2a40>
  404dac:	cmp	w21, #0x0
  404db0:	adrp	x2, 411000 <ferror@plt+0xec70>
  404db4:	cset	w4, ne  // ne = any
  404db8:	add	x2, x2, #0x621
  404dbc:	mov	w0, #0x2                   	// #2
  404dc0:	mov	w1, #0x6                   	// #6
  404dc4:	mov	x3, xzr
  404dc8:	bl	40d1ac <ferror@plt+0xae1c>
  404dcc:	b	404e00 <ferror@plt+0x2a70>
  404dd0:	adrp	x8, 410000 <ferror@plt+0xdc70>
  404dd4:	adrp	x9, 411000 <ferror@plt+0xec70>
  404dd8:	add	x8, x8, #0xc1f
  404ddc:	add	x9, x9, #0x6e2
  404de0:	cmp	w21, #0x0
  404de4:	adrp	x1, 411000 <ferror@plt+0xec70>
  404de8:	adrp	x2, 411000 <ferror@plt+0xec70>
  404dec:	csel	x3, x9, x8, eq  // eq = none
  404df0:	add	x1, x1, #0x6db
  404df4:	add	x2, x2, #0x621
  404df8:	mov	x0, x19
  404dfc:	bl	402360 <fprintf@plt>
  404e00:	ldr	x8, [sp, #496]
  404e04:	cbz	x8, 404e68 <ferror@plt+0x2ad8>
  404e08:	ldrb	w21, [x8, #4]
  404e0c:	bl	40cb70 <ferror@plt+0xa7e0>
  404e10:	tbz	w0, #0, 404e38 <ferror@plt+0x2aa8>
  404e14:	cmp	w21, #0x0
  404e18:	adrp	x2, 411000 <ferror@plt+0xec70>
  404e1c:	cset	w4, ne  // ne = any
  404e20:	add	x2, x2, #0x62c
  404e24:	mov	w0, #0x2                   	// #2
  404e28:	mov	w1, #0x6                   	// #6
  404e2c:	mov	x3, xzr
  404e30:	bl	40d1ac <ferror@plt+0xae1c>
  404e34:	b	404e68 <ferror@plt+0x2ad8>
  404e38:	adrp	x8, 410000 <ferror@plt+0xdc70>
  404e3c:	adrp	x9, 411000 <ferror@plt+0xec70>
  404e40:	add	x8, x8, #0xc1f
  404e44:	add	x9, x9, #0x6e2
  404e48:	cmp	w21, #0x0
  404e4c:	adrp	x1, 411000 <ferror@plt+0xec70>
  404e50:	adrp	x2, 411000 <ferror@plt+0xec70>
  404e54:	csel	x3, x9, x8, eq  // eq = none
  404e58:	add	x1, x1, #0x6db
  404e5c:	add	x2, x2, #0x62c
  404e60:	mov	x0, x19
  404e64:	bl	402360 <fprintf@plt>
  404e68:	ldr	x8, [sp, #504]
  404e6c:	cbz	x8, 404ed0 <ferror@plt+0x2b40>
  404e70:	ldrb	w21, [x8, #4]
  404e74:	bl	40cb70 <ferror@plt+0xa7e0>
  404e78:	tbz	w0, #0, 404ea0 <ferror@plt+0x2b10>
  404e7c:	cmp	w21, #0x0
  404e80:	adrp	x2, 411000 <ferror@plt+0xec70>
  404e84:	cset	w4, ne  // ne = any
  404e88:	add	x2, x2, #0x636
  404e8c:	mov	w0, #0x2                   	// #2
  404e90:	mov	w1, #0x6                   	// #6
  404e94:	mov	x3, xzr
  404e98:	bl	40d1ac <ferror@plt+0xae1c>
  404e9c:	b	404ed0 <ferror@plt+0x2b40>
  404ea0:	adrp	x8, 410000 <ferror@plt+0xdc70>
  404ea4:	adrp	x9, 411000 <ferror@plt+0xec70>
  404ea8:	add	x8, x8, #0xc1f
  404eac:	add	x9, x9, #0x6e2
  404eb0:	cmp	w21, #0x0
  404eb4:	adrp	x1, 411000 <ferror@plt+0xec70>
  404eb8:	adrp	x2, 411000 <ferror@plt+0xec70>
  404ebc:	csel	x3, x9, x8, eq  // eq = none
  404ec0:	add	x1, x1, #0x6db
  404ec4:	add	x2, x2, #0x636
  404ec8:	mov	x0, x19
  404ecc:	bl	402360 <fprintf@plt>
  404ed0:	ldr	x8, [sp, #528]
  404ed4:	cbz	x8, 404f38 <ferror@plt+0x2ba8>
  404ed8:	ldrb	w21, [x8, #4]
  404edc:	bl	40cb70 <ferror@plt+0xa7e0>
  404ee0:	tbz	w0, #0, 404f08 <ferror@plt+0x2b78>
  404ee4:	cmp	w21, #0x0
  404ee8:	adrp	x2, 411000 <ferror@plt+0xec70>
  404eec:	cset	w4, ne  // ne = any
  404ef0:	add	x2, x2, #0x63f
  404ef4:	mov	w0, #0x2                   	// #2
  404ef8:	mov	w1, #0x6                   	// #6
  404efc:	mov	x3, xzr
  404f00:	bl	40d1ac <ferror@plt+0xae1c>
  404f04:	b	404f38 <ferror@plt+0x2ba8>
  404f08:	adrp	x8, 410000 <ferror@plt+0xdc70>
  404f0c:	adrp	x9, 411000 <ferror@plt+0xec70>
  404f10:	add	x8, x8, #0xc1f
  404f14:	add	x9, x9, #0x6e2
  404f18:	cmp	w21, #0x0
  404f1c:	adrp	x1, 411000 <ferror@plt+0xec70>
  404f20:	adrp	x2, 411000 <ferror@plt+0xec70>
  404f24:	csel	x3, x9, x8, eq  // eq = none
  404f28:	add	x1, x1, #0x6db
  404f2c:	add	x2, x2, #0x63f
  404f30:	mov	x0, x19
  404f34:	bl	402360 <fprintf@plt>
  404f38:	ldr	x8, [sp, #512]
  404f3c:	cbz	x8, 404fa0 <ferror@plt+0x2c10>
  404f40:	ldrb	w21, [x8, #4]
  404f44:	bl	40cb70 <ferror@plt+0xa7e0>
  404f48:	tbz	w0, #0, 404f70 <ferror@plt+0x2be0>
  404f4c:	cmp	w21, #0x0
  404f50:	adrp	x2, 411000 <ferror@plt+0xec70>
  404f54:	cset	w4, ne  // ne = any
  404f58:	add	x2, x2, #0x653
  404f5c:	mov	w0, #0x2                   	// #2
  404f60:	mov	w1, #0x6                   	// #6
  404f64:	mov	x3, xzr
  404f68:	bl	40d1ac <ferror@plt+0xae1c>
  404f6c:	b	404fa0 <ferror@plt+0x2c10>
  404f70:	adrp	x8, 410000 <ferror@plt+0xdc70>
  404f74:	adrp	x9, 411000 <ferror@plt+0xec70>
  404f78:	add	x8, x8, #0xc1f
  404f7c:	add	x9, x9, #0x6e2
  404f80:	cmp	w21, #0x0
  404f84:	adrp	x1, 411000 <ferror@plt+0xec70>
  404f88:	adrp	x2, 411000 <ferror@plt+0xec70>
  404f8c:	csel	x3, x9, x8, eq  // eq = none
  404f90:	add	x1, x1, #0x6db
  404f94:	add	x2, x2, #0x653
  404f98:	mov	x0, x19
  404f9c:	bl	402360 <fprintf@plt>
  404fa0:	ldr	x8, [sp, #656]
  404fa4:	cbz	x8, 405008 <ferror@plt+0x2c78>
  404fa8:	ldrb	w21, [x8, #4]
  404fac:	bl	40cb70 <ferror@plt+0xa7e0>
  404fb0:	tbz	w0, #0, 404fd8 <ferror@plt+0x2c48>
  404fb4:	cmp	w21, #0x0
  404fb8:	adrp	x2, 411000 <ferror@plt+0xec70>
  404fbc:	cset	w4, ne  // ne = any
  404fc0:	add	x2, x2, #0x64d
  404fc4:	mov	w0, #0x2                   	// #2
  404fc8:	mov	w1, #0x6                   	// #6
  404fcc:	mov	x3, xzr
  404fd0:	bl	40d1ac <ferror@plt+0xae1c>
  404fd4:	b	405008 <ferror@plt+0x2c78>
  404fd8:	adrp	x8, 410000 <ferror@plt+0xdc70>
  404fdc:	adrp	x9, 411000 <ferror@plt+0xec70>
  404fe0:	add	x8, x8, #0xc1f
  404fe4:	add	x9, x9, #0x6e2
  404fe8:	cmp	w21, #0x0
  404fec:	adrp	x1, 411000 <ferror@plt+0xec70>
  404ff0:	adrp	x2, 411000 <ferror@plt+0xec70>
  404ff4:	csel	x3, x9, x8, eq  // eq = none
  404ff8:	add	x1, x1, #0x6db
  404ffc:	add	x2, x2, #0x64d
  405000:	mov	x0, x19
  405004:	bl	402360 <fprintf@plt>
  405008:	ldr	x8, [sp, #664]
  40500c:	cbz	x8, 405070 <ferror@plt+0x2ce0>
  405010:	ldrb	w21, [x8, #4]
  405014:	bl	40cb70 <ferror@plt+0xa7e0>
  405018:	tbz	w0, #0, 405040 <ferror@plt+0x2cb0>
  40501c:	cmp	w21, #0x0
  405020:	adrp	x2, 411000 <ferror@plt+0xec70>
  405024:	cset	w4, ne  // ne = any
  405028:	add	x2, x2, #0x659
  40502c:	mov	w0, #0x2                   	// #2
  405030:	mov	w1, #0x6                   	// #6
  405034:	mov	x3, xzr
  405038:	bl	40d1ac <ferror@plt+0xae1c>
  40503c:	b	405070 <ferror@plt+0x2ce0>
  405040:	adrp	x8, 410000 <ferror@plt+0xdc70>
  405044:	adrp	x9, 411000 <ferror@plt+0xec70>
  405048:	add	x8, x8, #0xc1f
  40504c:	add	x9, x9, #0x6e2
  405050:	cmp	w21, #0x0
  405054:	adrp	x1, 411000 <ferror@plt+0xec70>
  405058:	adrp	x2, 411000 <ferror@plt+0xec70>
  40505c:	csel	x3, x9, x8, eq  // eq = none
  405060:	add	x1, x1, #0x6db
  405064:	add	x2, x2, #0x659
  405068:	mov	x0, x19
  40506c:	bl	402360 <fprintf@plt>
  405070:	ldr	x8, [sp, #696]
  405074:	cbz	x8, 4050d8 <ferror@plt+0x2d48>
  405078:	ldrb	w21, [x8, #4]
  40507c:	bl	40cb70 <ferror@plt+0xa7e0>
  405080:	tbz	w0, #0, 4050a8 <ferror@plt+0x2d18>
  405084:	cmp	w21, #0x0
  405088:	adrp	x2, 411000 <ferror@plt+0xec70>
  40508c:	cset	w4, ne  // ne = any
  405090:	add	x2, x2, #0x66a
  405094:	mov	w0, #0x2                   	// #2
  405098:	mov	w1, #0x6                   	// #6
  40509c:	mov	x3, xzr
  4050a0:	bl	40d1ac <ferror@plt+0xae1c>
  4050a4:	b	4050d8 <ferror@plt+0x2d48>
  4050a8:	adrp	x8, 410000 <ferror@plt+0xdc70>
  4050ac:	adrp	x9, 411000 <ferror@plt+0xec70>
  4050b0:	add	x8, x8, #0xc1f
  4050b4:	add	x9, x9, #0x6e2
  4050b8:	cmp	w21, #0x0
  4050bc:	adrp	x1, 411000 <ferror@plt+0xec70>
  4050c0:	adrp	x2, 411000 <ferror@plt+0xec70>
  4050c4:	csel	x3, x9, x8, eq  // eq = none
  4050c8:	add	x1, x1, #0x6db
  4050cc:	add	x2, x2, #0x66a
  4050d0:	mov	x0, x19
  4050d4:	bl	402360 <fprintf@plt>
  4050d8:	ldr	x8, [sp, #672]
  4050dc:	cbz	x8, 405140 <ferror@plt+0x2db0>
  4050e0:	ldrb	w21, [x8, #4]
  4050e4:	bl	40cb70 <ferror@plt+0xa7e0>
  4050e8:	tbz	w0, #0, 405110 <ferror@plt+0x2d80>
  4050ec:	cmp	w21, #0x0
  4050f0:	adrp	x2, 411000 <ferror@plt+0xec70>
  4050f4:	cset	w4, ne  // ne = any
  4050f8:	add	x2, x2, #0x679
  4050fc:	mov	w0, #0x2                   	// #2
  405100:	mov	w1, #0x6                   	// #6
  405104:	mov	x3, xzr
  405108:	bl	40d1ac <ferror@plt+0xae1c>
  40510c:	b	405140 <ferror@plt+0x2db0>
  405110:	adrp	x8, 410000 <ferror@plt+0xdc70>
  405114:	adrp	x9, 411000 <ferror@plt+0xec70>
  405118:	add	x8, x8, #0xc1f
  40511c:	add	x9, x9, #0x6e2
  405120:	cmp	w21, #0x0
  405124:	adrp	x1, 411000 <ferror@plt+0xec70>
  405128:	adrp	x2, 411000 <ferror@plt+0xec70>
  40512c:	csel	x3, x9, x8, eq  // eq = none
  405130:	add	x1, x1, #0x6db
  405134:	add	x2, x2, #0x679
  405138:	mov	x0, x19
  40513c:	bl	402360 <fprintf@plt>
  405140:	ldr	x8, [sp, #712]
  405144:	cbz	x8, 405170 <ferror@plt+0x2de0>
  405148:	ldr	w0, [x8, #4]
  40514c:	bl	40be28 <ferror@plt+0x9a98>
  405150:	adrp	x2, 411000 <ferror@plt+0xec70>
  405154:	adrp	x3, 411000 <ferror@plt+0xec70>
  405158:	mov	x4, x0
  40515c:	add	x2, x2, #0x782
  405160:	add	x3, x3, #0x685
  405164:	mov	w0, #0x4                   	// #4
  405168:	mov	w1, #0x6                   	// #6
  40516c:	bl	40d134 <ferror@plt+0xada4>
  405170:	ldr	x8, [sp, #704]
  405174:	cbz	x8, 4051d8 <ferror@plt+0x2e48>
  405178:	ldrb	w21, [x8, #4]
  40517c:	bl	40cb70 <ferror@plt+0xa7e0>
  405180:	tbz	w0, #0, 4051a8 <ferror@plt+0x2e18>
  405184:	cmp	w21, #0x0
  405188:	adrp	x2, 411000 <ferror@plt+0xec70>
  40518c:	cset	w4, ne  // ne = any
  405190:	add	x2, x2, #0x695
  405194:	mov	w0, #0x2                   	// #2
  405198:	mov	w1, #0x6                   	// #6
  40519c:	mov	x3, xzr
  4051a0:	bl	40d1ac <ferror@plt+0xae1c>
  4051a4:	b	4051d8 <ferror@plt+0x2e48>
  4051a8:	adrp	x8, 410000 <ferror@plt+0xdc70>
  4051ac:	adrp	x9, 411000 <ferror@plt+0xec70>
  4051b0:	add	x8, x8, #0xc1f
  4051b4:	add	x9, x9, #0x6e2
  4051b8:	cmp	w21, #0x0
  4051bc:	adrp	x1, 411000 <ferror@plt+0xec70>
  4051c0:	adrp	x2, 411000 <ferror@plt+0xec70>
  4051c4:	csel	x3, x9, x8, eq  // eq = none
  4051c8:	add	x1, x1, #0x6db
  4051cc:	add	x2, x2, #0x695
  4051d0:	mov	x0, x19
  4051d4:	bl	402360 <fprintf@plt>
  4051d8:	ldr	x2, [sp, #216]
  4051dc:	cbz	x2, 405270 <ferror@plt+0x2ee0>
  4051e0:	ldr	w20, [x20, #20]
  4051e4:	ldrh	w8, [x2], #4
  4051e8:	add	x0, sp, #0x1b8
  4051ec:	mov	w1, #0x3                   	// #3
  4051f0:	sub	w3, w8, #0x4
  4051f4:	bl	41076c <ferror@plt+0xe3dc>
  4051f8:	ldr	x8, [sp, #448]
  4051fc:	cbz	x8, 405254 <ferror@plt+0x2ec4>
  405200:	ldrh	w4, [x8, #4]
  405204:	cmp	x4, #0x2
  405208:	b.cc	40522c <ferror@plt+0x2e9c>  // b.lo, b.ul, b.last
  40520c:	adrp	x2, 411000 <ferror@plt+0xec70>
  405210:	adrp	x3, 411000 <ferror@plt+0xec70>
  405214:	add	x2, x2, #0x6e6
  405218:	add	x3, x3, #0x6ed
  40521c:	mov	w0, #0x4                   	// #4
  405220:	mov	w1, #0x6                   	// #6
  405224:	bl	40d228 <ferror@plt+0xae98>
  405228:	b	405254 <ferror@plt+0x2ec4>
  40522c:	adrp	x8, 411000 <ferror@plt+0xec70>
  405230:	add	x8, x8, #0xbf0
  405234:	ldr	x4, [x8, x4, lsl #3]
  405238:	adrp	x2, 411000 <ferror@plt+0xec70>
  40523c:	adrp	x3, 411000 <ferror@plt+0xec70>
  405240:	add	x2, x2, #0x6e6
  405244:	add	x3, x3, #0x6fb
  405248:	mov	w0, #0x4                   	// #4
  40524c:	mov	w1, #0x6                   	// #6
  405250:	bl	40d134 <ferror@plt+0xada4>
  405254:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  405258:	ldr	w8, [x8, #3664]
  40525c:	cbz	w8, 405270 <ferror@plt+0x2ee0>
  405260:	ldr	x0, [sp, #456]
  405264:	cbz	x0, 405270 <ferror@plt+0x2ee0>
  405268:	mov	w1, w20
  40526c:	bl	407200 <ferror@plt+0x4e70>
  405270:	adrp	x3, 412000 <ferror@plt+0xfc70>
  405274:	adrp	x4, 412000 <ferror@plt+0xfc70>
  405278:	add	x3, x3, #0x2e9
  40527c:	add	x4, x4, #0xd05
  405280:	mov	w0, #0x1                   	// #1
  405284:	mov	w1, #0x6                   	// #6
  405288:	mov	x2, xzr
  40528c:	bl	40d134 <ferror@plt+0xada4>
  405290:	bl	40cbd8 <ferror@plt+0xa848>
  405294:	mov	x0, x19
  405298:	bl	4021d0 <fflush@plt>
  40529c:	mov	w0, wzr
  4052a0:	add	sp, sp, #0x2d0
  4052a4:	ldp	x20, x19, [sp, #64]
  4052a8:	ldp	x22, x21, [sp, #48]
  4052ac:	ldp	x24, x23, [sp, #32]
  4052b0:	ldp	x28, x25, [sp, #16]
  4052b4:	ldp	x29, x30, [sp], #80
  4052b8:	ret
  4052bc:	stp	x29, x30, [sp, #-96]!
  4052c0:	stp	x28, x27, [sp, #16]
  4052c4:	stp	x26, x25, [sp, #32]
  4052c8:	stp	x24, x23, [sp, #48]
  4052cc:	stp	x22, x21, [sp, #64]
  4052d0:	stp	x20, x19, [sp, #80]
  4052d4:	mov	x29, sp
  4052d8:	sub	sp, sp, #0x290
  4052dc:	mov	w28, w0
  4052e0:	adrp	x0, 424000 <ferror@plt+0x21c70>
  4052e4:	add	x0, x0, #0x310
  4052e8:	mov	x23, x1
  4052ec:	bl	40c1cc <ferror@plt+0x9e3c>
  4052f0:	subs	w19, w28, #0x1
  4052f4:	b.lt	405b44 <ferror@plt+0x37b4>  // b.tstop
  4052f8:	ldr	x0, [x23]
  4052fc:	adrp	x1, 411000 <ferror@plt+0xec70>
  405300:	add	x1, x1, #0x4fb
  405304:	bl	409d3c <ferror@plt+0x79ac>
  405308:	tbz	w0, #0, 405368 <ferror@plt+0x2fd8>
  40530c:	ldr	x0, [x23]
  405310:	adrp	x1, 411000 <ferror@plt+0xec70>
  405314:	add	x1, x1, #0x4ff
  405318:	bl	409d3c <ferror@plt+0x79ac>
  40531c:	tbz	w0, #0, 405368 <ferror@plt+0x2fd8>
  405320:	ldr	x0, [x23]
  405324:	adrp	x1, 411000 <ferror@plt+0xec70>
  405328:	add	x1, x1, #0xdd3
  40532c:	bl	409d3c <ferror@plt+0x79ac>
  405330:	tbz	w0, #0, 40535c <ferror@plt+0x2fcc>
  405334:	ldr	x0, [x23]
  405338:	adrp	x1, 411000 <ferror@plt+0xec70>
  40533c:	add	x1, x1, #0x38
  405340:	bl	409d3c <ferror@plt+0x79ac>
  405344:	tbz	w0, #0, 40535c <ferror@plt+0x2fcc>
  405348:	ldr	x0, [x23]
  40534c:	adrp	x1, 411000 <ferror@plt+0xec70>
  405350:	add	x1, x1, #0x3c
  405354:	bl	409d3c <ferror@plt+0x79ac>
  405358:	tbnz	w0, #0, 406000 <ferror@plt+0x3c70>
  40535c:	add	x1, x23, #0x8
  405360:	mov	w0, w19
  405364:	b	405b4c <ferror@plt+0x37bc>
  405368:	add	x8, sp, #0x68
  40536c:	add	x0, x8, #0x8
  405370:	mov	w2, #0x218                 	// #536
  405374:	mov	w1, wzr
  405378:	bl	401fb0 <memset@plt>
  40537c:	mov	x8, #0x20                  	// #32
  405380:	movk	x8, #0x13, lsl #32
  405384:	movk	x8, #0x1, lsl #48
  405388:	mov	w9, #0x7                   	// #7
  40538c:	cmp	w28, #0x2
  405390:	str	x8, [sp, #104]
  405394:	strb	w9, [sp, #120]
  405398:	b.lt	405e40 <ferror@plt+0x3ab0>  // b.tstop
  40539c:	mov	w8, #0xffffffff            	// #-1
  4053a0:	str	w8, [sp, #20]
  4053a4:	mov	w8, #0xff                  	// #255
  4053a8:	str	x8, [sp, #32]
  4053ac:	mov	w8, #0xffff                	// #65535
  4053b0:	str	w8, [sp, #28]
  4053b4:	mov	w8, #0xffff                	// #65535
  4053b8:	str	x8, [sp, #40]
  4053bc:	mov	w8, #0xff                  	// #255
  4053c0:	str	w8, [sp, #72]
  4053c4:	mov	w8, #0xff                  	// #255
  4053c8:	str	w8, [sp, #76]
  4053cc:	mov	w8, #0xff                  	// #255
  4053d0:	str	w8, [sp, #12]
  4053d4:	mov	w8, #0xff                  	// #255
  4053d8:	str	w8, [sp, #16]
  4053dc:	mov	w8, #0xff                  	// #255
  4053e0:	adrp	x19, 411000 <ferror@plt+0xec70>
  4053e4:	str	w8, [sp, #64]
  4053e8:	mov	w8, #0xff                  	// #255
  4053ec:	add	x19, x19, #0x61b
  4053f0:	mov	w9, #0xff                  	// #255
  4053f4:	mov	w20, #0xff                  	// #255
  4053f8:	mov	w25, #0xff                  	// #255
  4053fc:	mov	w24, #0xff                  	// #255
  405400:	mov	w26, #0xff                  	// #255
  405404:	str	w8, [sp, #68]
  405408:	mov	w8, #0xff                  	// #255
  40540c:	mov	x22, x23
  405410:	str	wzr, [sp, #52]
  405414:	str	xzr, [sp, #56]
  405418:	str	xzr, [sp, #80]
  40541c:	str	w8, [sp, #24]
  405420:	b	40543c <ferror@plt+0x30ac>
  405424:	mov	w20, #0x1                   	// #1
  405428:	ldr	w9, [sp, #88]
  40542c:	cmp	w27, #0x1
  405430:	mov	x23, x22
  405434:	mov	w28, w27
  405438:	b.le	405b6c <ferror@plt+0x37dc>
  40543c:	str	w9, [sp, #88]
  405440:	ldr	x21, [x22, #8]!
  405444:	adrp	x1, 411000 <ferror@plt+0xec70>
  405448:	add	x1, x1, #0xda
  40544c:	mov	x0, x21
  405450:	bl	4020d0 <strcmp@plt>
  405454:	cbz	w0, 4055f0 <ferror@plt+0x3260>
  405458:	mov	x0, x21
  40545c:	mov	x1, x19
  405460:	bl	4020d0 <strcmp@plt>
  405464:	cbz	w0, 405608 <ferror@plt+0x3278>
  405468:	adrp	x1, 411000 <ferror@plt+0xec70>
  40546c:	mov	x0, x21
  405470:	add	x1, x1, #0x613
  405474:	bl	4020d0 <strcmp@plt>
  405478:	cbz	w0, 405648 <ferror@plt+0x32b8>
  40547c:	adrp	x1, 411000 <ferror@plt+0xec70>
  405480:	mov	x0, x21
  405484:	add	x1, x1, #0x62c
  405488:	bl	4020d0 <strcmp@plt>
  40548c:	cbz	w0, 40568c <ferror@plt+0x32fc>
  405490:	adrp	x1, 411000 <ferror@plt+0xec70>
  405494:	mov	x0, x21
  405498:	add	x1, x1, #0x621
  40549c:	bl	4020d0 <strcmp@plt>
  4054a0:	cbz	w0, 4056cc <ferror@plt+0x333c>
  4054a4:	adrp	x1, 411000 <ferror@plt+0xec70>
  4054a8:	mov	x0, x21
  4054ac:	add	x1, x1, #0x636
  4054b0:	bl	4020d0 <strcmp@plt>
  4054b4:	cbz	w0, 405720 <ferror@plt+0x3390>
  4054b8:	adrp	x1, 411000 <ferror@plt+0xec70>
  4054bc:	mov	x0, x21
  4054c0:	add	x1, x1, #0x63f
  4054c4:	bl	4020d0 <strcmp@plt>
  4054c8:	cbz	w0, 40576c <ferror@plt+0x33dc>
  4054cc:	adrp	x1, 411000 <ferror@plt+0xec70>
  4054d0:	mov	x0, x21
  4054d4:	add	x1, x1, #0x653
  4054d8:	bl	4020d0 <strcmp@plt>
  4054dc:	cbz	w0, 4057b4 <ferror@plt+0x3424>
  4054e0:	adrp	x1, 411000 <ferror@plt+0xec70>
  4054e4:	mov	x0, x21
  4054e8:	add	x1, x1, #0x64d
  4054ec:	bl	4020d0 <strcmp@plt>
  4054f0:	cbz	w0, 405800 <ferror@plt+0x3470>
  4054f4:	adrp	x1, 411000 <ferror@plt+0xec70>
  4054f8:	mov	x0, x21
  4054fc:	add	x1, x1, #0x659
  405500:	bl	4020d0 <strcmp@plt>
  405504:	cbz	w0, 40584c <ferror@plt+0x34bc>
  405508:	adrp	x1, 411000 <ferror@plt+0xec70>
  40550c:	mov	x0, x21
  405510:	add	x1, x1, #0x5fe
  405514:	bl	4020d0 <strcmp@plt>
  405518:	cbz	w0, 405894 <ferror@plt+0x3504>
  40551c:	adrp	x1, 411000 <ferror@plt+0xec70>
  405520:	mov	x0, x21
  405524:	add	x1, x1, #0x5e8
  405528:	bl	4020d0 <strcmp@plt>
  40552c:	cbz	w0, 4058c0 <ferror@plt+0x3530>
  405530:	adrp	x1, 411000 <ferror@plt+0xec70>
  405534:	mov	x0, x21
  405538:	add	x1, x1, #0x21a
  40553c:	bl	4020d0 <strcmp@plt>
  405540:	cbz	w0, 4058ec <ferror@plt+0x355c>
  405544:	adrp	x1, 411000 <ferror@plt+0xec70>
  405548:	mov	x0, x21
  40554c:	add	x1, x1, #0x6e6
  405550:	bl	4020d0 <strcmp@plt>
  405554:	cbz	w0, 405990 <ferror@plt+0x3600>
  405558:	adrp	x1, 411000 <ferror@plt+0xec70>
  40555c:	mov	x0, x21
  405560:	add	x1, x1, #0x91
  405564:	sub	w27, w28, #0x1
  405568:	bl	4020d0 <strcmp@plt>
  40556c:	cbz	w0, 4059d8 <ferror@plt+0x3648>
  405570:	adrp	x1, 411000 <ferror@plt+0xec70>
  405574:	mov	x0, x21
  405578:	add	x1, x1, #0x8
  40557c:	bl	4020d0 <strcmp@plt>
  405580:	cbz	w0, 4059f0 <ferror@plt+0x3660>
  405584:	adrp	x1, 411000 <ferror@plt+0xec70>
  405588:	mov	x0, x21
  40558c:	add	x1, x1, #0x66a
  405590:	bl	4020d0 <strcmp@plt>
  405594:	cbz	w0, 405a28 <ferror@plt+0x3698>
  405598:	adrp	x1, 411000 <ferror@plt+0xec70>
  40559c:	mov	x0, x21
  4055a0:	add	x1, x1, #0x679
  4055a4:	bl	4020d0 <strcmp@plt>
  4055a8:	cbz	w0, 405a74 <ferror@plt+0x36e4>
  4055ac:	adrp	x1, 411000 <ferror@plt+0xec70>
  4055b0:	mov	x0, x21
  4055b4:	add	x1, x1, #0x695
  4055b8:	bl	4020d0 <strcmp@plt>
  4055bc:	cbz	w0, 405ac0 <ferror@plt+0x3730>
  4055c0:	adrp	x1, 411000 <ferror@plt+0xec70>
  4055c4:	mov	x0, x21
  4055c8:	add	x1, x1, #0x782
  4055cc:	bl	4020d0 <strcmp@plt>
  4055d0:	cbz	w0, 405b0c <ferror@plt+0x377c>
  4055d4:	adrp	x1, 411000 <ferror@plt+0xec70>
  4055d8:	mov	x0, x21
  4055dc:	add	x1, x1, #0x780
  4055e0:	bl	4020d0 <strcmp@plt>
  4055e4:	cbnz	w0, 406034 <ferror@plt+0x3ca4>
  4055e8:	str	wzr, [sp, #20]
  4055ec:	b	405428 <ferror@plt+0x3098>
  4055f0:	subs	w27, w28, #0x2
  4055f4:	b.le	405ffc <ferror@plt+0x3c6c>
  4055f8:	add	x22, x23, #0x10
  4055fc:	ldr	x8, [x22]
  405600:	str	x8, [sp, #80]
  405604:	b	405428 <ferror@plt+0x3098>
  405608:	subs	w27, w28, #0x2
  40560c:	b.le	405ffc <ferror@plt+0x3c6c>
  405610:	add	x22, x23, #0x10
  405614:	ldr	x20, [x22]
  405618:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40561c:	add	x1, x1, #0xc1f
  405620:	mov	x0, x20
  405624:	bl	4020d0 <strcmp@plt>
  405628:	cbz	w0, 405424 <ferror@plt+0x3094>
  40562c:	adrp	x1, 411000 <ferror@plt+0xec70>
  405630:	mov	x0, x20
  405634:	add	x1, x1, #0x6e2
  405638:	bl	4020d0 <strcmp@plt>
  40563c:	cbnz	w0, 405e08 <ferror@plt+0x3a78>
  405640:	mov	w20, wzr
  405644:	b	405428 <ferror@plt+0x3098>
  405648:	subs	w27, w28, #0x2
  40564c:	b.le	405ffc <ferror@plt+0x3c6c>
  405650:	add	x22, x23, #0x10
  405654:	mov	x21, x19
  405658:	ldr	x19, [x22]
  40565c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405660:	add	x1, x1, #0xc1f
  405664:	mov	x0, x19
  405668:	bl	4020d0 <strcmp@plt>
  40566c:	cbz	w0, 40570c <ferror@plt+0x337c>
  405670:	adrp	x1, 411000 <ferror@plt+0xec70>
  405674:	mov	x0, x19
  405678:	add	x1, x1, #0x6e2
  40567c:	bl	4020d0 <strcmp@plt>
  405680:	cbnz	w0, 405e24 <ferror@plt+0x3a94>
  405684:	str	wzr, [sp, #76]
  405688:	b	405714 <ferror@plt+0x3384>
  40568c:	subs	w27, w28, #0x2
  405690:	b.le	405ffc <ferror@plt+0x3c6c>
  405694:	add	x22, x23, #0x10
  405698:	ldr	x21, [x22]
  40569c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4056a0:	add	x1, x1, #0xc1f
  4056a4:	mov	x0, x21
  4056a8:	bl	4020d0 <strcmp@plt>
  4056ac:	cbz	w0, 405760 <ferror@plt+0x33d0>
  4056b0:	adrp	x1, 411000 <ferror@plt+0xec70>
  4056b4:	mov	x0, x21
  4056b8:	add	x1, x1, #0x6e2
  4056bc:	bl	4020d0 <strcmp@plt>
  4056c0:	cbnz	w0, 405e60 <ferror@plt+0x3ad0>
  4056c4:	str	wzr, [sp, #72]
  4056c8:	b	405428 <ferror@plt+0x3098>
  4056cc:	subs	w27, w28, #0x2
  4056d0:	b.le	405ffc <ferror@plt+0x3c6c>
  4056d4:	add	x22, x23, #0x10
  4056d8:	ldr	x21, [x22]
  4056dc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4056e0:	add	x1, x1, #0xc1f
  4056e4:	mov	x0, x21
  4056e8:	bl	4020d0 <strcmp@plt>
  4056ec:	cbz	w0, 4057ac <ferror@plt+0x341c>
  4056f0:	adrp	x1, 411000 <ferror@plt+0xec70>
  4056f4:	mov	x0, x21
  4056f8:	add	x1, x1, #0x6e2
  4056fc:	bl	4020d0 <strcmp@plt>
  405700:	cbnz	w0, 405e7c <ferror@plt+0x3aec>
  405704:	mov	w9, wzr
  405708:	b	40542c <ferror@plt+0x309c>
  40570c:	mov	w8, #0x1                   	// #1
  405710:	str	w8, [sp, #76]
  405714:	ldr	w9, [sp, #88]
  405718:	mov	x19, x21
  40571c:	b	40542c <ferror@plt+0x309c>
  405720:	subs	w27, w28, #0x2
  405724:	b.le	405ffc <ferror@plt+0x3c6c>
  405728:	add	x22, x23, #0x10
  40572c:	ldr	x21, [x22]
  405730:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405734:	add	x1, x1, #0xc1f
  405738:	mov	x0, x21
  40573c:	bl	4020d0 <strcmp@plt>
  405740:	cbz	w0, 4057f4 <ferror@plt+0x3464>
  405744:	adrp	x1, 411000 <ferror@plt+0xec70>
  405748:	mov	x0, x21
  40574c:	add	x1, x1, #0x6e2
  405750:	bl	4020d0 <strcmp@plt>
  405754:	cbnz	w0, 405eb0 <ferror@plt+0x3b20>
  405758:	str	wzr, [sp, #68]
  40575c:	b	405428 <ferror@plt+0x3098>
  405760:	mov	w8, #0x1                   	// #1
  405764:	str	w8, [sp, #72]
  405768:	b	405428 <ferror@plt+0x3098>
  40576c:	subs	w27, w28, #0x2
  405770:	b.le	405ffc <ferror@plt+0x3c6c>
  405774:	add	x22, x23, #0x10
  405778:	ldr	x21, [x22]
  40577c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405780:	add	x1, x1, #0xc1f
  405784:	mov	x0, x21
  405788:	bl	4020d0 <strcmp@plt>
  40578c:	cbz	w0, 405840 <ferror@plt+0x34b0>
  405790:	adrp	x1, 411000 <ferror@plt+0xec70>
  405794:	mov	x0, x21
  405798:	add	x1, x1, #0x6e2
  40579c:	bl	4020d0 <strcmp@plt>
  4057a0:	cbnz	w0, 405ecc <ferror@plt+0x3b3c>
  4057a4:	str	wzr, [sp, #64]
  4057a8:	b	405428 <ferror@plt+0x3098>
  4057ac:	mov	w9, #0x1                   	// #1
  4057b0:	b	40542c <ferror@plt+0x309c>
  4057b4:	subs	w27, w28, #0x2
  4057b8:	b.le	405ffc <ferror@plt+0x3c6c>
  4057bc:	add	x22, x23, #0x10
  4057c0:	ldr	x21, [x22]
  4057c4:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4057c8:	add	x1, x1, #0xc1f
  4057cc:	mov	x0, x21
  4057d0:	bl	4020d0 <strcmp@plt>
  4057d4:	cbz	w0, 40588c <ferror@plt+0x34fc>
  4057d8:	adrp	x1, 411000 <ferror@plt+0xec70>
  4057dc:	mov	x0, x21
  4057e0:	add	x1, x1, #0x6e2
  4057e4:	bl	4020d0 <strcmp@plt>
  4057e8:	cbnz	w0, 405ee8 <ferror@plt+0x3b58>
  4057ec:	mov	w26, wzr
  4057f0:	b	405428 <ferror@plt+0x3098>
  4057f4:	mov	w8, #0x1                   	// #1
  4057f8:	str	w8, [sp, #68]
  4057fc:	b	405428 <ferror@plt+0x3098>
  405800:	subs	w27, w28, #0x2
  405804:	b.le	405ffc <ferror@plt+0x3c6c>
  405808:	add	x22, x23, #0x10
  40580c:	ldr	x21, [x22]
  405810:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405814:	add	x1, x1, #0xc1f
  405818:	mov	x0, x21
  40581c:	bl	4020d0 <strcmp@plt>
  405820:	cbz	w0, 4058b8 <ferror@plt+0x3528>
  405824:	adrp	x1, 411000 <ferror@plt+0xec70>
  405828:	mov	x0, x21
  40582c:	add	x1, x1, #0x6e2
  405830:	bl	4020d0 <strcmp@plt>
  405834:	cbnz	w0, 405f04 <ferror@plt+0x3b74>
  405838:	mov	w24, wzr
  40583c:	b	405428 <ferror@plt+0x3098>
  405840:	mov	w8, #0x1                   	// #1
  405844:	str	w8, [sp, #64]
  405848:	b	405428 <ferror@plt+0x3098>
  40584c:	subs	w27, w28, #0x2
  405850:	b.le	405ffc <ferror@plt+0x3c6c>
  405854:	add	x22, x23, #0x10
  405858:	ldr	x21, [x22]
  40585c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405860:	add	x1, x1, #0xc1f
  405864:	mov	x0, x21
  405868:	bl	4020d0 <strcmp@plt>
  40586c:	cbz	w0, 4058e4 <ferror@plt+0x3554>
  405870:	adrp	x1, 411000 <ferror@plt+0xec70>
  405874:	mov	x0, x21
  405878:	add	x1, x1, #0x6e2
  40587c:	bl	4020d0 <strcmp@plt>
  405880:	cbnz	w0, 405f20 <ferror@plt+0x3b90>
  405884:	mov	w25, wzr
  405888:	b	405428 <ferror@plt+0x3098>
  40588c:	mov	w26, #0x1                   	// #1
  405890:	b	405428 <ferror@plt+0x3098>
  405894:	subs	w27, w28, #0x2
  405898:	b.le	405ffc <ferror@plt+0x3c6c>
  40589c:	add	x22, x23, #0x10
  4058a0:	ldr	x0, [x22]
  4058a4:	mov	w2, #0xa                   	// #10
  4058a8:	mov	x1, xzr
  4058ac:	bl	4020f0 <strtol@plt>
  4058b0:	str	x0, [sp, #56]
  4058b4:	b	405428 <ferror@plt+0x3098>
  4058b8:	mov	w24, #0x1                   	// #1
  4058bc:	b	405428 <ferror@plt+0x3098>
  4058c0:	subs	w27, w28, #0x2
  4058c4:	b.le	405ffc <ferror@plt+0x3c6c>
  4058c8:	add	x22, x23, #0x10
  4058cc:	ldr	x0, [x22]
  4058d0:	mov	w2, #0xa                   	// #10
  4058d4:	mov	x1, xzr
  4058d8:	bl	4020f0 <strtol@plt>
  4058dc:	str	x0, [sp, #40]
  4058e0:	b	405428 <ferror@plt+0x3098>
  4058e4:	mov	w25, #0x1                   	// #1
  4058e8:	b	405428 <ferror@plt+0x3098>
  4058ec:	subs	w27, w28, #0x2
  4058f0:	b.le	405ffc <ferror@plt+0x3c6c>
  4058f4:	add	x22, x23, #0x10
  4058f8:	ldr	x0, [x22]
  4058fc:	add	x1, sp, #0x60
  405900:	mov	w2, #0xa                   	// #10
  405904:	bl	4020f0 <strtol@plt>
  405908:	ldr	x21, [x22]
  40590c:	ldrb	w8, [x21]
  405910:	cbz	w8, 405920 <ferror@plt+0x3590>
  405914:	ldr	x8, [sp, #96]
  405918:	ldrb	w8, [x8]
  40591c:	cbz	w8, 405a00 <ferror@plt+0x3670>
  405920:	adrp	x0, 411000 <ferror@plt+0xec70>
  405924:	add	x0, x0, #0x6b4
  405928:	mov	x1, x21
  40592c:	bl	4020d0 <strcmp@plt>
  405930:	cbz	w0, 4059e8 <ferror@plt+0x3658>
  405934:	adrp	x0, 411000 <ferror@plt+0xec70>
  405938:	add	x0, x0, #0x6bd
  40593c:	mov	x1, x21
  405940:	bl	4020d0 <strcmp@plt>
  405944:	cbz	w0, 405a1c <ferror@plt+0x368c>
  405948:	adrp	x0, 411000 <ferror@plt+0xec70>
  40594c:	add	x0, x0, #0x636
  405950:	mov	x1, x21
  405954:	bl	4020d0 <strcmp@plt>
  405958:	cbz	w0, 405a68 <ferror@plt+0x36d8>
  40595c:	adrp	x0, 411000 <ferror@plt+0xec70>
  405960:	add	x0, x0, #0x6c7
  405964:	mov	x1, x21
  405968:	bl	4020d0 <strcmp@plt>
  40596c:	cbz	w0, 405ab4 <ferror@plt+0x3724>
  405970:	adrp	x0, 411000 <ferror@plt+0xec70>
  405974:	add	x0, x0, #0x6d2
  405978:	mov	x1, x21
  40597c:	bl	4020d0 <strcmp@plt>
  405980:	cbnz	w0, 405f78 <ferror@plt+0x3be8>
  405984:	mov	w8, #0x4                   	// #4
  405988:	str	x8, [sp, #32]
  40598c:	b	405428 <ferror@plt+0x3098>
  405990:	subs	w27, w28, #0x2
  405994:	b.le	405ffc <ferror@plt+0x3c6c>
  405998:	add	x22, x23, #0x10
  40599c:	ldr	x21, [x22]
  4059a0:	adrp	x1, 411000 <ferror@plt+0xec70>
  4059a4:	add	x1, x1, #0x72e
  4059a8:	mov	x0, x21
  4059ac:	bl	4020d0 <strcmp@plt>
  4059b0:	cbz	w0, 405a08 <ferror@plt+0x3678>
  4059b4:	adrp	x1, 411000 <ferror@plt+0xec70>
  4059b8:	mov	x0, x21
  4059bc:	add	x1, x1, #0x733
  4059c0:	bl	4020d0 <strcmp@plt>
  4059c4:	cbnz	w0, 405f60 <ferror@plt+0x3bd0>
  4059c8:	mov	w8, #0x2                   	// #2
  4059cc:	str	wzr, [sp, #28]
  4059d0:	str	w8, [sp, #52]
  4059d4:	b	405428 <ferror@plt+0x3098>
  4059d8:	ldr	w8, [sp, #52]
  4059dc:	orr	w8, w8, #0x2
  4059e0:	str	w8, [sp, #52]
  4059e4:	b	405428 <ferror@plt+0x3098>
  4059e8:	str	xzr, [sp, #32]
  4059ec:	b	405428 <ferror@plt+0x3098>
  4059f0:	ldr	w8, [sp, #52]
  4059f4:	orr	w8, w8, #0x1
  4059f8:	str	w8, [sp, #52]
  4059fc:	b	405428 <ferror@plt+0x3098>
  405a00:	str	x0, [sp, #32]
  405a04:	b	405428 <ferror@plt+0x3098>
  405a08:	mov	w8, #0x2                   	// #2
  405a0c:	str	w8, [sp, #52]
  405a10:	mov	w8, #0x1                   	// #1
  405a14:	str	w8, [sp, #28]
  405a18:	b	405428 <ferror@plt+0x3098>
  405a1c:	mov	w8, #0x1                   	// #1
  405a20:	str	x8, [sp, #32]
  405a24:	b	405428 <ferror@plt+0x3098>
  405a28:	subs	w27, w28, #0x2
  405a2c:	b.le	405ffc <ferror@plt+0x3c6c>
  405a30:	add	x22, x23, #0x10
  405a34:	ldr	x21, [x22]
  405a38:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405a3c:	add	x1, x1, #0xc1f
  405a40:	mov	x0, x21
  405a44:	bl	4020d0 <strcmp@plt>
  405a48:	cbz	w0, 405b00 <ferror@plt+0x3770>
  405a4c:	adrp	x1, 411000 <ferror@plt+0xec70>
  405a50:	mov	x0, x21
  405a54:	add	x1, x1, #0x6e2
  405a58:	bl	4020d0 <strcmp@plt>
  405a5c:	cbnz	w0, 405f90 <ferror@plt+0x3c00>
  405a60:	str	wzr, [sp, #24]
  405a64:	b	405428 <ferror@plt+0x3098>
  405a68:	mov	w8, #0x2                   	// #2
  405a6c:	str	x8, [sp, #32]
  405a70:	b	405428 <ferror@plt+0x3098>
  405a74:	subs	w27, w28, #0x2
  405a78:	b.le	405ffc <ferror@plt+0x3c6c>
  405a7c:	add	x22, x23, #0x10
  405a80:	ldr	x21, [x22]
  405a84:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405a88:	add	x1, x1, #0xc1f
  405a8c:	mov	x0, x21
  405a90:	bl	4020d0 <strcmp@plt>
  405a94:	cbz	w0, 405b2c <ferror@plt+0x379c>
  405a98:	adrp	x1, 411000 <ferror@plt+0xec70>
  405a9c:	mov	x0, x21
  405aa0:	add	x1, x1, #0x6e2
  405aa4:	bl	4020d0 <strcmp@plt>
  405aa8:	cbnz	w0, 405fac <ferror@plt+0x3c1c>
  405aac:	str	wzr, [sp, #16]
  405ab0:	b	405428 <ferror@plt+0x3098>
  405ab4:	mov	w8, #0x3                   	// #3
  405ab8:	str	x8, [sp, #32]
  405abc:	b	405428 <ferror@plt+0x3098>
  405ac0:	subs	w27, w28, #0x2
  405ac4:	b.le	405ffc <ferror@plt+0x3c6c>
  405ac8:	add	x22, x23, #0x10
  405acc:	ldr	x21, [x22]
  405ad0:	adrp	x1, 410000 <ferror@plt+0xdc70>
  405ad4:	add	x1, x1, #0xc1f
  405ad8:	mov	x0, x21
  405adc:	bl	4020d0 <strcmp@plt>
  405ae0:	cbz	w0, 405b38 <ferror@plt+0x37a8>
  405ae4:	adrp	x1, 411000 <ferror@plt+0xec70>
  405ae8:	mov	x0, x21
  405aec:	add	x1, x1, #0x6e2
  405af0:	bl	4020d0 <strcmp@plt>
  405af4:	cbnz	w0, 405fe0 <ferror@plt+0x3c50>
  405af8:	str	wzr, [sp, #12]
  405afc:	b	405428 <ferror@plt+0x3098>
  405b00:	mov	w8, #0x1                   	// #1
  405b04:	str	w8, [sp, #24]
  405b08:	b	405428 <ferror@plt+0x3098>
  405b0c:	subs	w27, w28, #0x2
  405b10:	b.le	405ffc <ferror@plt+0x3c6c>
  405b14:	add	x22, x23, #0x10
  405b18:	ldr	x0, [x22]
  405b1c:	bl	40c088 <ferror@plt+0x9cf8>
  405b20:	cbz	w0, 405fc8 <ferror@plt+0x3c38>
  405b24:	str	w0, [sp, #20]
  405b28:	b	405428 <ferror@plt+0x3098>
  405b2c:	mov	w8, #0x1                   	// #1
  405b30:	str	w8, [sp, #16]
  405b34:	b	405428 <ferror@plt+0x3098>
  405b38:	mov	w8, #0x1                   	// #1
  405b3c:	str	w8, [sp, #12]
  405b40:	b	405428 <ferror@plt+0x3098>
  405b44:	mov	w0, wzr
  405b48:	mov	x1, xzr
  405b4c:	add	sp, sp, #0x290
  405b50:	ldp	x20, x19, [sp, #80]
  405b54:	ldp	x22, x21, [sp, #64]
  405b58:	ldp	x24, x23, [sp, #48]
  405b5c:	ldp	x26, x25, [sp, #32]
  405b60:	ldp	x28, x27, [sp, #16]
  405b64:	ldp	x29, x30, [sp], #96
  405b68:	b	406038 <ferror@plt+0x3ca8>
  405b6c:	ldr	x21, [sp, #80]
  405b70:	cbz	x21, 405e40 <ferror@plt+0x3ab0>
  405b74:	mov	x0, x21
  405b78:	mov	w19, w9
  405b7c:	bl	40c088 <ferror@plt+0x9cf8>
  405b80:	str	w0, [sp, #124]
  405b84:	cbz	w0, 405e98 <ferror@plt+0x3b08>
  405b88:	add	x0, sp, #0x68
  405b8c:	mov	w1, #0x220                 	// #544
  405b90:	mov	w2, #0x800c                	// #32780
  405b94:	bl	410254 <ferror@plt+0xdec4>
  405b98:	sxtb	w8, w20
  405b9c:	str	x0, [sp, #88]
  405ba0:	tbnz	w8, #31, 405bb8 <ferror@plt+0x3828>
  405ba4:	add	x0, sp, #0x68
  405ba8:	mov	w1, #0x220                 	// #544
  405bac:	mov	w2, #0x5                   	// #5
  405bb0:	mov	w3, w20
  405bb4:	bl	40fef8 <ferror@plt+0xdb68>
  405bb8:	ldr	w3, [sp, #76]
  405bbc:	ldp	w22, w20, [sp, #16]
  405bc0:	ldp	x21, x23, [sp, #32]
  405bc4:	ldp	w27, w28, [sp, #64]
  405bc8:	sxtb	w8, w3
  405bcc:	tbnz	w8, #31, 405be0 <ferror@plt+0x3850>
  405bd0:	add	x0, sp, #0x68
  405bd4:	mov	w1, #0x220                 	// #544
  405bd8:	mov	w2, #0x4                   	// #4
  405bdc:	bl	40fef8 <ferror@plt+0xdb68>
  405be0:	ldr	w3, [sp, #72]
  405be4:	sxtb	w8, w3
  405be8:	tbnz	w8, #31, 405bfc <ferror@plt+0x386c>
  405bec:	add	x0, sp, #0x68
  405bf0:	mov	w1, #0x220                 	// #544
  405bf4:	mov	w2, #0x7                   	// #7
  405bf8:	bl	40fef8 <ferror@plt+0xdb68>
  405bfc:	mov	w3, w19
  405c00:	sxtb	w8, w19
  405c04:	ldr	w19, [sp, #12]
  405c08:	tbnz	w8, #31, 405c1c <ferror@plt+0x388c>
  405c0c:	add	x0, sp, #0x68
  405c10:	mov	w1, #0x220                 	// #544
  405c14:	mov	w2, #0x6                   	// #6
  405c18:	bl	40fef8 <ferror@plt+0xdb68>
  405c1c:	sxtb	w8, w26
  405c20:	tbnz	w8, #31, 405c38 <ferror@plt+0x38a8>
  405c24:	add	x0, sp, #0x68
  405c28:	mov	w1, #0x220                 	// #544
  405c2c:	mov	w2, #0x9                   	// #9
  405c30:	mov	w3, w26
  405c34:	bl	40fef8 <ferror@plt+0xdb68>
  405c38:	sxtb	w8, w24
  405c3c:	tbnz	w8, #31, 405c54 <ferror@plt+0x38c4>
  405c40:	add	x0, sp, #0x68
  405c44:	mov	w1, #0x220                 	// #544
  405c48:	mov	w2, #0x1b                  	// #27
  405c4c:	mov	w3, w24
  405c50:	bl	40fef8 <ferror@plt+0xdb68>
  405c54:	sxtb	w8, w25
  405c58:	tbnz	w8, #31, 405c70 <ferror@plt+0x38e0>
  405c5c:	add	x0, sp, #0x68
  405c60:	mov	w1, #0x220                 	// #544
  405c64:	mov	w2, #0x1c                  	// #28
  405c68:	mov	w3, w25
  405c6c:	bl	40fef8 <ferror@plt+0xdb68>
  405c70:	sxtb	w8, w28
  405c74:	tbnz	w8, #31, 405c8c <ferror@plt+0x38fc>
  405c78:	add	x0, sp, #0x68
  405c7c:	mov	w1, #0x220                 	// #544
  405c80:	mov	w2, #0x8                   	// #8
  405c84:	mov	w3, w28
  405c88:	bl	40fef8 <ferror@plt+0xdb68>
  405c8c:	sxtb	w8, w27
  405c90:	tbnz	w8, #31, 405ca8 <ferror@plt+0x3918>
  405c94:	add	x0, sp, #0x68
  405c98:	mov	w1, #0x220                 	// #544
  405c9c:	mov	w2, #0xb                   	// #11
  405ca0:	mov	w3, w27
  405ca4:	bl	40fef8 <ferror@plt+0xdb68>
  405ca8:	ldr	x3, [sp, #56]
  405cac:	cbz	w3, 405cc0 <ferror@plt+0x3930>
  405cb0:	add	x0, sp, #0x68
  405cb4:	mov	w1, #0x220                 	// #544
  405cb8:	mov	w2, #0x3                   	// #3
  405cbc:	bl	40ffe8 <ferror@plt+0xdc58>
  405cc0:	sxth	w8, w23
  405cc4:	tbnz	w8, #31, 405cdc <ferror@plt+0x394c>
  405cc8:	add	x0, sp, #0x68
  405ccc:	mov	w1, #0x220                 	// #544
  405cd0:	mov	w2, #0x2                   	// #2
  405cd4:	mov	w3, w23
  405cd8:	bl	40ff70 <ferror@plt+0xdbe0>
  405cdc:	sxtb	w8, w21
  405ce0:	tbnz	w8, #31, 405cf8 <ferror@plt+0x3968>
  405ce4:	add	x0, sp, #0x68
  405ce8:	mov	w1, #0x220                 	// #544
  405cec:	mov	w2, #0x1                   	// #1
  405cf0:	mov	w3, w21
  405cf4:	bl	40fef8 <ferror@plt+0xdb68>
  405cf8:	ldr	w3, [sp, #24]
  405cfc:	ldr	w23, [sp, #52]
  405d00:	mvn	w8, w3
  405d04:	tst	w8, #0xff
  405d08:	b.eq	405d1c <ferror@plt+0x398c>  // b.none
  405d0c:	add	x0, sp, #0x68
  405d10:	mov	w1, #0x220                 	// #544
  405d14:	mov	w2, #0x20                  	// #32
  405d18:	bl	40fef8 <ferror@plt+0xdb68>
  405d1c:	mvn	w8, w22
  405d20:	tst	w8, #0xff
  405d24:	b.eq	405d3c <ferror@plt+0x39ac>  // b.none
  405d28:	add	x0, sp, #0x68
  405d2c:	mov	w1, #0x220                 	// #544
  405d30:	mov	w2, #0x1d                  	// #29
  405d34:	mov	w3, w22
  405d38:	bl	40fef8 <ferror@plt+0xdb68>
  405d3c:	mvn	w8, w19
  405d40:	tst	w8, #0xff
  405d44:	b.eq	405d5c <ferror@plt+0x39cc>  // b.none
  405d48:	add	x0, sp, #0x68
  405d4c:	mov	w1, #0x220                 	// #544
  405d50:	mov	w2, #0x21                  	// #33
  405d54:	mov	w3, w19
  405d58:	bl	40fef8 <ferror@plt+0xdb68>
  405d5c:	ldr	w22, [sp, #28]
  405d60:	cmn	w20, #0x1
  405d64:	b.eq	405d7c <ferror@plt+0x39ec>  // b.none
  405d68:	add	x0, sp, #0x68
  405d6c:	mov	w1, #0x220                 	// #544
  405d70:	mov	w2, #0x22                  	// #34
  405d74:	mov	w3, w20
  405d78:	bl	40ffe8 <ferror@plt+0xdc58>
  405d7c:	ldr	x1, [sp, #88]
  405d80:	add	x0, sp, #0x68
  405d84:	bl	4102cc <ferror@plt+0xdf3c>
  405d88:	tst	w23, #0xffff
  405d8c:	sxth	w20, w22
  405d90:	b.ne	405d98 <ferror@plt+0x3a08>  // b.any
  405d94:	tbnz	w20, #31, 405dec <ferror@plt+0x3a5c>
  405d98:	add	x0, sp, #0x68
  405d9c:	mov	w1, #0x220                 	// #544
  405da0:	mov	w2, #0x1a                  	// #26
  405da4:	and	w21, w23, #0xffff
  405da8:	bl	410254 <ferror@plt+0xdec4>
  405dac:	mov	x19, x0
  405db0:	cbz	w21, 405dc8 <ferror@plt+0x3a38>
  405db4:	add	x0, sp, #0x68
  405db8:	mov	w1, #0x220                 	// #544
  405dbc:	mov	w2, wzr
  405dc0:	mov	w3, w23
  405dc4:	bl	40ff70 <ferror@plt+0xdbe0>
  405dc8:	tbnz	w20, #31, 405de0 <ferror@plt+0x3a50>
  405dcc:	add	x0, sp, #0x68
  405dd0:	mov	w1, #0x220                 	// #544
  405dd4:	mov	w2, #0x1                   	// #1
  405dd8:	mov	w3, w22
  405ddc:	bl	40ff70 <ferror@plt+0xdbe0>
  405de0:	add	x0, sp, #0x68
  405de4:	mov	x1, x19
  405de8:	bl	4102cc <ferror@plt+0xdf3c>
  405dec:	adrp	x0, 424000 <ferror@plt+0x21c70>
  405df0:	add	x0, x0, #0x310
  405df4:	add	x1, sp, #0x68
  405df8:	mov	x2, xzr
  405dfc:	bl	40f364 <ferror@plt+0xcfd4>
  405e00:	asr	w0, w0, #31
  405e04:	b	405f40 <ferror@plt+0x3bb0>
  405e08:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405e0c:	ldr	x0, [x8, #856]
  405e10:	adrp	x1, 411000 <ferror@plt+0xec70>
  405e14:	adrp	x2, 411000 <ferror@plt+0xec70>
  405e18:	add	x1, x1, #0x7ae
  405e1c:	add	x2, x2, #0x61b
  405e20:	b	405f38 <ferror@plt+0x3ba8>
  405e24:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405e28:	ldr	x0, [x8, #856]
  405e2c:	adrp	x1, 411000 <ferror@plt+0xec70>
  405e30:	adrp	x2, 411000 <ferror@plt+0xec70>
  405e34:	add	x1, x1, #0x7ae
  405e38:	add	x2, x2, #0x613
  405e3c:	b	405f38 <ferror@plt+0x3ba8>
  405e40:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405e44:	ldr	x3, [x8, #856]
  405e48:	adrp	x0, 411000 <ferror@plt+0xec70>
  405e4c:	add	x0, x0, #0x78e
  405e50:	mov	w1, #0x1f                  	// #31
  405e54:	mov	w2, #0x1                   	// #1
  405e58:	bl	4021b0 <fwrite@plt>
  405e5c:	b	405f3c <ferror@plt+0x3bac>
  405e60:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405e64:	ldr	x0, [x8, #856]
  405e68:	adrp	x1, 411000 <ferror@plt+0xec70>
  405e6c:	adrp	x2, 411000 <ferror@plt+0xec70>
  405e70:	add	x1, x1, #0x7ae
  405e74:	add	x2, x2, #0x62c
  405e78:	b	405f38 <ferror@plt+0x3ba8>
  405e7c:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405e80:	ldr	x0, [x8, #856]
  405e84:	adrp	x1, 411000 <ferror@plt+0xec70>
  405e88:	adrp	x2, 411000 <ferror@plt+0xec70>
  405e8c:	add	x1, x1, #0x7ae
  405e90:	add	x2, x2, #0x621
  405e94:	b	405f38 <ferror@plt+0x3ba8>
  405e98:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405e9c:	ldr	x0, [x8, #856]
  405ea0:	adrp	x1, 411000 <ferror@plt+0xec70>
  405ea4:	add	x1, x1, #0x1e4
  405ea8:	mov	x2, x21
  405eac:	b	405f38 <ferror@plt+0x3ba8>
  405eb0:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405eb4:	ldr	x0, [x8, #856]
  405eb8:	adrp	x1, 411000 <ferror@plt+0xec70>
  405ebc:	adrp	x2, 411000 <ferror@plt+0xec70>
  405ec0:	add	x1, x1, #0x7ae
  405ec4:	add	x2, x2, #0x636
  405ec8:	b	405f38 <ferror@plt+0x3ba8>
  405ecc:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405ed0:	ldr	x0, [x8, #856]
  405ed4:	adrp	x1, 411000 <ferror@plt+0xec70>
  405ed8:	adrp	x2, 411000 <ferror@plt+0xec70>
  405edc:	add	x1, x1, #0x7ae
  405ee0:	add	x2, x2, #0x63f
  405ee4:	b	405f38 <ferror@plt+0x3ba8>
  405ee8:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405eec:	ldr	x0, [x8, #856]
  405ef0:	adrp	x1, 411000 <ferror@plt+0xec70>
  405ef4:	adrp	x2, 411000 <ferror@plt+0xec70>
  405ef8:	add	x1, x1, #0x7ae
  405efc:	add	x2, x2, #0x653
  405f00:	b	405f38 <ferror@plt+0x3ba8>
  405f04:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405f08:	ldr	x0, [x8, #856]
  405f0c:	adrp	x1, 411000 <ferror@plt+0xec70>
  405f10:	adrp	x2, 411000 <ferror@plt+0xec70>
  405f14:	add	x1, x1, #0x7ae
  405f18:	add	x2, x2, #0x64d
  405f1c:	b	405f38 <ferror@plt+0x3ba8>
  405f20:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405f24:	ldr	x0, [x8, #856]
  405f28:	adrp	x1, 411000 <ferror@plt+0xec70>
  405f2c:	adrp	x2, 411000 <ferror@plt+0xec70>
  405f30:	add	x1, x1, #0x7ae
  405f34:	add	x2, x2, #0x659
  405f38:	bl	402360 <fprintf@plt>
  405f3c:	mov	w0, #0xffffffff            	// #-1
  405f40:	add	sp, sp, #0x290
  405f44:	ldp	x20, x19, [sp, #80]
  405f48:	ldp	x22, x21, [sp, #64]
  405f4c:	ldp	x24, x23, [sp, #48]
  405f50:	ldp	x26, x25, [sp, #32]
  405f54:	ldp	x28, x27, [sp, #16]
  405f58:	ldp	x29, x30, [sp], #96
  405f5c:	ret
  405f60:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405f64:	ldr	x3, [x8, #856]
  405f68:	adrp	x0, 411000 <ferror@plt+0xec70>
  405f6c:	add	x0, x0, #0x737
  405f70:	mov	w1, #0x27                  	// #39
  405f74:	b	405e54 <ferror@plt+0x3ac4>
  405f78:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405f7c:	ldr	x3, [x8, #856]
  405f80:	adrp	x0, 411000 <ferror@plt+0xec70>
  405f84:	add	x0, x0, #0x70f
  405f88:	mov	w1, #0x1e                  	// #30
  405f8c:	b	405e54 <ferror@plt+0x3ac4>
  405f90:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405f94:	ldr	x0, [x8, #856]
  405f98:	adrp	x1, 411000 <ferror@plt+0xec70>
  405f9c:	adrp	x2, 411000 <ferror@plt+0xec70>
  405fa0:	add	x1, x1, #0x7ae
  405fa4:	add	x2, x2, #0x66a
  405fa8:	b	405f38 <ferror@plt+0x3ba8>
  405fac:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405fb0:	ldr	x0, [x8, #856]
  405fb4:	adrp	x1, 411000 <ferror@plt+0xec70>
  405fb8:	adrp	x2, 411000 <ferror@plt+0xec70>
  405fbc:	add	x1, x1, #0x7ae
  405fc0:	add	x2, x2, #0x679
  405fc4:	b	405f38 <ferror@plt+0x3ba8>
  405fc8:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405fcc:	ldr	x0, [x8, #856]
  405fd0:	ldr	x2, [x22]
  405fd4:	adrp	x1, 411000 <ferror@plt+0xec70>
  405fd8:	add	x1, x1, #0x75f
  405fdc:	b	405f38 <ferror@plt+0x3ba8>
  405fe0:	adrp	x8, 424000 <ferror@plt+0x21c70>
  405fe4:	ldr	x0, [x8, #856]
  405fe8:	adrp	x1, 411000 <ferror@plt+0xec70>
  405fec:	adrp	x2, 411000 <ferror@plt+0xec70>
  405ff0:	add	x1, x1, #0x7ae
  405ff4:	add	x2, x2, #0x695
  405ff8:	b	405f38 <ferror@plt+0x3ba8>
  405ffc:	bl	4099cc <ferror@plt+0x763c>
  406000:	ldr	x0, [x23]
  406004:	adrp	x1, 410000 <ferror@plt+0xdc70>
  406008:	add	x1, x1, #0xc14
  40600c:	bl	409d3c <ferror@plt+0x79ac>
  406010:	tbz	w0, #0, 406034 <ferror@plt+0x3ca4>
  406014:	adrp	x8, 424000 <ferror@plt+0x21c70>
  406018:	ldr	x0, [x8, #856]
  40601c:	ldr	x2, [x23]
  406020:	adrp	x1, 411000 <ferror@plt+0xec70>
  406024:	add	x1, x1, #0x506
  406028:	bl	402360 <fprintf@plt>
  40602c:	mov	w0, #0xffffffff            	// #-1
  406030:	bl	401df0 <exit@plt>
  406034:	bl	4061a8 <ferror@plt+0x3e18>
  406038:	stp	x29, x30, [sp, #-48]!
  40603c:	cmp	w0, #0x1
  406040:	stp	x22, x21, [sp, #16]
  406044:	stp	x20, x19, [sp, #32]
  406048:	mov	x29, sp
  40604c:	b.lt	4060bc <ferror@plt+0x3d2c>  // b.tstop
  406050:	adrp	x22, 411000 <ferror@plt+0xec70>
  406054:	mov	w20, w0
  406058:	mov	x21, x1
  40605c:	mov	x19, xzr
  406060:	add	x22, x22, #0xda
  406064:	b	406078 <ferror@plt+0x3ce8>
  406068:	mov	x19, x1
  40606c:	subs	w20, w20, #0x1
  406070:	add	x21, x21, #0x8
  406074:	b.le	4060a4 <ferror@plt+0x3d14>
  406078:	ldr	x0, [x21]
  40607c:	mov	x1, x22
  406080:	bl	4020d0 <strcmp@plt>
  406084:	cbnz	w0, 40606c <ferror@plt+0x3cdc>
  406088:	subs	w20, w20, #0x1
  40608c:	b.le	406180 <ferror@plt+0x3df0>
  406090:	ldr	x1, [x21, #8]!
  406094:	cbz	x19, 406068 <ferror@plt+0x3cd8>
  406098:	adrp	x0, 411000 <ferror@plt+0xec70>
  40609c:	add	x0, x0, #0xda
  4060a0:	bl	409a60 <ferror@plt+0x76d0>
  4060a4:	cbz	x19, 4060bc <ferror@plt+0x3d2c>
  4060a8:	mov	x0, x19
  4060ac:	bl	40c088 <ferror@plt+0x9cf8>
  4060b0:	adrp	x8, 424000 <ferror@plt+0x21c70>
  4060b4:	str	w0, [x8, #968]
  4060b8:	cbz	w0, 40616c <ferror@plt+0x3ddc>
  4060bc:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  4060c0:	ldr	w8, [x8, #3664]
  4060c4:	cbz	w8, 406144 <ferror@plt+0x3db4>
  4060c8:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  4060cc:	ldr	w8, [x8, #3668]
  4060d0:	mov	w9, #0x4                   	// #4
  4060d4:	adrp	x0, 424000 <ferror@plt+0x21c70>
  4060d8:	add	x0, x0, #0x310
  4060dc:	cmp	w8, #0x0
  4060e0:	mov	w8, #0x2                   	// #2
  4060e4:	csel	w2, w8, w9, eq  // eq = none
  4060e8:	mov	w1, #0x7                   	// #7
  4060ec:	bl	40ea9c <ferror@plt+0xc70c>
  4060f0:	tbnz	w0, #31, 406158 <ferror@plt+0x3dc8>
  4060f4:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  4060f8:	ldr	w0, [x8, #3660]
  4060fc:	bl	40ca50 <ferror@plt+0xa6c0>
  406100:	adrp	x19, 424000 <ferror@plt+0x21c70>
  406104:	ldr	x2, [x19, #864]
  406108:	adrp	x0, 424000 <ferror@plt+0x21c70>
  40610c:	adrp	x1, 404000 <ferror@plt+0x1c70>
  406110:	add	x0, x0, #0x310
  406114:	add	x1, x1, #0x5dc
  406118:	mov	w3, wzr
  40611c:	bl	40ef74 <ferror@plt+0xcbe4>
  406120:	tbnz	w0, #31, 406184 <ferror@plt+0x3df4>
  406124:	bl	40cac4 <ferror@plt+0xa734>
  406128:	ldr	x0, [x19, #864]
  40612c:	bl	4021d0 <fflush@plt>
  406130:	ldp	x20, x19, [sp, #32]
  406134:	ldp	x22, x21, [sp, #16]
  406138:	mov	w0, wzr
  40613c:	ldp	x29, x30, [sp], #48
  406140:	ret
  406144:	adrp	x0, 424000 <ferror@plt+0x21c70>
  406148:	add	x0, x0, #0x310
  40614c:	mov	w1, #0x7                   	// #7
  406150:	bl	40e9f4 <ferror@plt+0xc664>
  406154:	tbz	w0, #31, 4060f4 <ferror@plt+0x3d64>
  406158:	adrp	x0, 411000 <ferror@plt+0xec70>
  40615c:	add	x0, x0, #0x7dd
  406160:	bl	401e10 <perror@plt>
  406164:	mov	w0, #0x1                   	// #1
  406168:	bl	401df0 <exit@plt>
  40616c:	mov	x0, x19
  406170:	ldp	x20, x19, [sp, #32]
  406174:	ldp	x22, x21, [sp, #16]
  406178:	ldp	x29, x30, [sp], #48
  40617c:	b	409ac8 <ferror@plt+0x7738>
  406180:	bl	4099cc <ferror@plt+0x763c>
  406184:	adrp	x8, 424000 <ferror@plt+0x21c70>
  406188:	ldr	x3, [x8, #856]
  40618c:	adrp	x0, 411000 <ferror@plt+0xec70>
  406190:	add	x0, x0, #0x239
  406194:	mov	w1, #0x10                  	// #16
  406198:	mov	w2, #0x1                   	// #1
  40619c:	bl	4021b0 <fwrite@plt>
  4061a0:	mov	w0, #0x1                   	// #1
  4061a4:	bl	401df0 <exit@plt>
  4061a8:	stp	x29, x30, [sp, #-16]!
  4061ac:	adrp	x8, 424000 <ferror@plt+0x21c70>
  4061b0:	ldr	x3, [x8, #856]
  4061b4:	adrp	x0, 411000 <ferror@plt+0xec70>
  4061b8:	add	x0, x0, #0x7f6
  4061bc:	mov	w1, #0x3cc                 	// #972
  4061c0:	mov	w2, #0x1                   	// #1
  4061c4:	mov	x29, sp
  4061c8:	bl	4021b0 <fwrite@plt>
  4061cc:	mov	w0, #0xffffffff            	// #-1
  4061d0:	bl	401df0 <exit@plt>
  4061d4:	sub	sp, sp, #0x40
  4061d8:	stp	x29, x30, [sp, #32]
  4061dc:	stp	x20, x19, [sp, #48]
  4061e0:	ldrh	w3, [x0, #4]
  4061e4:	ldr	w2, [x0]
  4061e8:	mov	x19, x0
  4061ec:	add	x29, sp, #0x20
  4061f0:	sub	w8, w3, #0x54
  4061f4:	cmp	w8, #0x3
  4061f8:	b.cs	406298 <ferror@plt+0x3f08>  // b.hs, b.nlast
  4061fc:	subs	w3, w2, #0x18
  406200:	b.mi	4062b4 <ferror@plt+0x3f24>  // b.first
  406204:	adrp	x8, 424000 <ferror@plt+0x21c70>
  406208:	ldr	w8, [x8, #972]
  40620c:	mov	x20, x1
  406210:	cbz	w8, 406220 <ferror@plt+0x3e90>
  406214:	ldr	w9, [x19, #20]
  406218:	cmp	w8, w9
  40621c:	b.ne	406284 <ferror@plt+0x3ef4>  // b.any
  406220:	add	x2, x19, #0x18
  406224:	add	x0, sp, #0x8
  406228:	mov	w1, #0x2                   	// #2
  40622c:	bl	41076c <ferror@plt+0xe3dc>
  406230:	ldrh	w8, [x19, #4]
  406234:	cmp	w8, #0x55
  406238:	b.ne	40625c <ferror@plt+0x3ecc>  // b.any
  40623c:	adrp	x2, 410000 <ferror@plt+0xdc70>
  406240:	adrp	x3, 410000 <ferror@plt+0xdc70>
  406244:	add	x2, x2, #0xf6b
  406248:	add	x3, x3, #0xf73
  40624c:	mov	w0, #0x4                   	// #4
  406250:	mov	w1, #0x6                   	// #6
  406254:	mov	w4, #0x1                   	// #1
  406258:	bl	40d1ac <ferror@plt+0xae1c>
  40625c:	ldr	x1, [sp, #16]
  406260:	cbz	x1, 40626c <ferror@plt+0x3edc>
  406264:	ldr	w0, [x19, #20]
  406268:	bl	4062e0 <ferror@plt+0x3f50>
  40626c:	ldr	x3, [sp, #24]
  406270:	cbz	x3, 406284 <ferror@plt+0x3ef4>
  406274:	ldr	w2, [x19, #20]
  406278:	mov	x0, x20
  40627c:	mov	x1, x19
  406280:	bl	4065e0 <ferror@plt+0x4250>
  406284:	mov	w0, wzr
  406288:	ldp	x20, x19, [sp, #48]
  40628c:	ldp	x29, x30, [sp, #32]
  406290:	add	sp, sp, #0x40
  406294:	ret
  406298:	adrp	x8, 424000 <ferror@plt+0x21c70>
  40629c:	ldr	x0, [x8, #856]
  4062a0:	ldrh	w4, [x19, #6]
  4062a4:	adrp	x1, 411000 <ferror@plt+0xec70>
  4062a8:	add	x1, x1, #0xc31
  4062ac:	bl	402360 <fprintf@plt>
  4062b0:	b	406284 <ferror@plt+0x3ef4>
  4062b4:	adrp	x8, 424000 <ferror@plt+0x21c70>
  4062b8:	ldr	x0, [x8, #856]
  4062bc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4062c0:	add	x1, x1, #0xf52
  4062c4:	mov	w2, w3
  4062c8:	bl	402360 <fprintf@plt>
  4062cc:	mov	w0, #0xffffffff            	// #-1
  4062d0:	ldp	x20, x19, [sp, #48]
  4062d4:	ldp	x29, x30, [sp, #32]
  4062d8:	add	sp, sp, #0x40
  4062dc:	ret
  4062e0:	sub	sp, sp, #0xb0
  4062e4:	stp	x29, x30, [sp, #80]
  4062e8:	stp	x28, x27, [sp, #96]
  4062ec:	stp	x26, x25, [sp, #112]
  4062f0:	stp	x24, x23, [sp, #128]
  4062f4:	stp	x22, x21, [sp, #144]
  4062f8:	stp	x20, x19, [sp, #160]
  4062fc:	ldrh	w8, [x1]
  406300:	add	x29, sp, #0x50
  406304:	cmp	w8, #0x8
  406308:	b.cc	4065c0 <ferror@plt+0x4230>  // b.lo, b.ul, b.last
  40630c:	adrp	x28, 412000 <ferror@plt+0xfc70>
  406310:	mov	w19, w0
  406314:	sub	w24, w8, #0x4
  406318:	add	x25, x1, #0x4
  40631c:	adrp	x26, 424000 <ferror@plt+0x21c70>
  406320:	add	x28, x28, #0x2e8
  406324:	b	406344 <ferror@plt+0x3fb4>
  406328:	ldrh	w8, [x25]
  40632c:	add	w8, w8, #0x3
  406330:	and	x8, x8, #0x1fffc
  406334:	sub	w24, w24, w8
  406338:	cmp	w24, #0x3
  40633c:	add	x25, x25, x8
  406340:	b.le	4065c0 <ferror@plt+0x4230>
  406344:	ldrh	w8, [x25]
  406348:	subs	w27, w8, #0x4
  40634c:	b.cc	4065c0 <ferror@plt+0x4230>  // b.lo, b.ul, b.last
  406350:	cmp	w24, w8
  406354:	b.lt	4065c0 <ferror@plt+0x4230>  // b.tstop
  406358:	cmp	w8, #0x8
  40635c:	b.cc	406328 <ferror@plt+0x3f98>  // b.lo, b.ul, b.last
  406360:	add	x20, x25, #0x4
  406364:	b	40638c <ferror@plt+0x3ffc>
  406368:	bl	40d3e0 <ferror@plt+0xb050>
  40636c:	bl	40cbd8 <ferror@plt+0xa848>
  406370:	ldrh	w8, [x20]
  406374:	add	w8, w8, #0x3
  406378:	and	x8, x8, #0x1fffc
  40637c:	sub	w27, w27, w8
  406380:	cmp	w27, #0x3
  406384:	add	x20, x20, x8
  406388:	b.le	406328 <ferror@plt+0x3f98>
  40638c:	ldrh	w8, [x20]
  406390:	cmp	w8, #0x4
  406394:	b.cc	406328 <ferror@plt+0x3f98>  // b.lo, b.ul, b.last
  406398:	cmp	w27, w8
  40639c:	b.lt	406328 <ferror@plt+0x3f98>  // b.tstop
  4063a0:	add	x2, x20, #0x20
  4063a4:	sub	w3, w8, #0x20
  4063a8:	mov	x0, sp
  4063ac:	mov	w1, #0x1                   	// #1
  4063b0:	bl	41076c <ferror@plt+0xe3dc>
  4063b4:	ldr	w8, [x26, #976]
  4063b8:	cbz	w8, 4063c8 <ferror@plt+0x4038>
  4063bc:	ldrh	w9, [x20, #10]
  4063c0:	cmp	w8, w9
  4063c4:	b.ne	406370 <ferror@plt+0x3fe0>  // b.any
  4063c8:	ldrh	w8, [x20, #28]
  4063cc:	mov	w9, #0x2                   	// #2
  4063d0:	mov	w0, w19
  4063d4:	add	x22, x20, #0xc
  4063d8:	cmp	w8, #0x8
  4063dc:	mov	w8, #0xa                   	// #10
  4063e0:	csel	w21, w9, w8, eq  // eq = none
  4063e4:	bl	40be28 <ferror@plt+0x9a98>
  4063e8:	mov	x23, x0
  4063ec:	mov	x0, xzr
  4063f0:	bl	40cb90 <ferror@plt+0xa800>
  4063f4:	adrp	x2, 412000 <ferror@plt+0xfc70>
  4063f8:	mov	w0, #0x2                   	// #2
  4063fc:	mov	w1, #0x6                   	// #6
  406400:	add	x2, x2, #0x59e
  406404:	mov	x3, xzr
  406408:	mov	w4, w19
  40640c:	bl	40cc98 <ferror@plt+0xa908>
  406410:	adrp	x2, 411000 <ferror@plt+0xec70>
  406414:	adrp	x3, 411000 <ferror@plt+0xec70>
  406418:	mov	w0, #0x4                   	// #4
  40641c:	mov	w1, wzr
  406420:	add	x2, x2, #0xda
  406424:	add	x3, x3, #0xc6b
  406428:	mov	x4, x23
  40642c:	bl	40d134 <ferror@plt+0xada4>
  406430:	ldr	w0, [x20, #4]
  406434:	bl	40be28 <ferror@plt+0x9a98>
  406438:	adrp	x2, 411000 <ferror@plt+0xec70>
  40643c:	adrp	x3, 411000 <ferror@plt+0xec70>
  406440:	mov	x4, x0
  406444:	mov	w0, #0x4                   	// #4
  406448:	mov	w1, #0x6                   	// #6
  40644c:	add	x2, x2, #0x789
  406450:	add	x3, x3, #0xc72
  406454:	bl	40d134 <ferror@plt+0xada4>
  406458:	mov	w0, w21
  40645c:	bl	40d6f8 <ferror@plt+0xb368>
  406460:	mov	w23, w0
  406464:	add	x2, sp, #0x10
  406468:	mov	w3, #0x40                  	// #64
  40646c:	mov	w0, w21
  406470:	mov	x1, x22
  406474:	bl	402380 <inet_ntop@plt>
  406478:	adrp	x2, 411000 <ferror@plt+0xec70>
  40647c:	adrp	x3, 411000 <ferror@plt+0xec70>
  406480:	mov	x4, x0
  406484:	mov	w0, #0x4                   	// #4
  406488:	mov	w1, w23
  40648c:	add	x2, x2, #0xc7b
  406490:	add	x3, x3, #0xc7f
  406494:	bl	40d134 <ferror@plt+0xada4>
  406498:	ldrb	w8, [x20, #8]
  40649c:	adrp	x9, 411000 <ferror@plt+0xec70>
  4064a0:	add	x9, x9, #0x118
  4064a4:	adrp	x2, 411000 <ferror@plt+0xec70>
  4064a8:	tst	w8, #0x1
  4064ac:	adrp	x8, 411000 <ferror@plt+0xec70>
  4064b0:	add	x8, x8, #0xb9
  4064b4:	csel	x4, x9, x8, eq  // eq = none
  4064b8:	mov	w0, #0x4                   	// #4
  4064bc:	mov	w1, #0x6                   	// #6
  4064c0:	add	x2, x2, #0x21a
  4064c4:	mov	x3, x28
  4064c8:	bl	40d134 <ferror@plt+0xada4>
  4064cc:	adrp	x1, 411000 <ferror@plt+0xec70>
  4064d0:	mov	w0, #0x2                   	// #2
  4064d4:	add	x1, x1, #0x8b
  4064d8:	bl	40cbec <ferror@plt+0xa85c>
  4064dc:	ldrb	w8, [x20, #9]
  4064e0:	tbz	w8, #0, 406500 <ferror@plt+0x4170>
  4064e4:	adrp	x4, 411000 <ferror@plt+0xec70>
  4064e8:	mov	w0, #0x4                   	// #4
  4064ec:	mov	w1, #0x6                   	// #6
  4064f0:	mov	x2, xzr
  4064f4:	mov	x3, x28
  4064f8:	add	x4, x4, #0xaa
  4064fc:	bl	40d134 <ferror@plt+0xada4>
  406500:	mov	w0, #0x2                   	// #2
  406504:	mov	x1, xzr
  406508:	bl	40cc5c <ferror@plt+0xa8cc>
  40650c:	ldrh	w4, [x20, #10]
  406510:	cbz	w4, 406530 <ferror@plt+0x41a0>
  406514:	adrp	x2, 411000 <ferror@plt+0xec70>
  406518:	adrp	x3, 411000 <ferror@plt+0xec70>
  40651c:	mov	w0, #0x4                   	// #4
  406520:	mov	w1, #0x6                   	// #6
  406524:	add	x2, x2, #0xe37
  406528:	add	x3, x3, #0xc87
  40652c:	bl	40ce10 <ferror@plt+0xaa80>
  406530:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  406534:	ldr	w8, [x8, #3680]
  406538:	cbz	w8, 406368 <ferror@plt+0x3fd8>
  40653c:	ldr	x8, [sp, #8]
  406540:	cbz	x8, 406368 <ferror@plt+0x3fd8>
  406544:	ldr	w8, [x8, #4]
  406548:	mov	w10, #0x851f                	// #34079
  40654c:	mov	w9, #0x2710                	// #10000
  406550:	movk	w10, #0x51eb, lsl #16
  406554:	mul	x9, x8, x9
  406558:	mul	x8, x8, x10
  40655c:	lsr	x3, x8, #37
  406560:	mov	x8, #0xffffffffffffbdc0    	// #-16960
  406564:	movk	x8, #0xfff0, lsl #16
  406568:	madd	x8, x3, x8, x9
  40656c:	mov	x9, #0x594b                	// #22859
  406570:	movk	x9, #0x3886, lsl #16
  406574:	movk	x9, #0xc5d6, lsl #32
  406578:	movk	x9, #0x346d, lsl #48
  40657c:	adrp	x21, 424000 <ferror@plt+0x21c70>
  406580:	umulh	x8, x8, x9
  406584:	add	x21, x21, #0x3d4
  406588:	adrp	x2, 411000 <ferror@plt+0xec70>
  40658c:	lsr	x4, x8, #11
  406590:	mov	w1, #0x20                  	// #32
  406594:	mov	x0, x21
  406598:	add	x2, x2, #0xc95
  40659c:	bl	401ef0 <snprintf@plt>
  4065a0:	adrp	x2, 411000 <ferror@plt+0xec70>
  4065a4:	mov	w0, #0x4                   	// #4
  4065a8:	mov	w1, #0x6                   	// #6
  4065ac:	add	x2, x2, #0xc8f
  4065b0:	mov	x3, x28
  4065b4:	mov	x4, x21
  4065b8:	bl	40d134 <ferror@plt+0xada4>
  4065bc:	b	406368 <ferror@plt+0x3fd8>
  4065c0:	ldp	x20, x19, [sp, #160]
  4065c4:	ldp	x22, x21, [sp, #144]
  4065c8:	ldp	x24, x23, [sp, #128]
  4065cc:	ldp	x26, x25, [sp, #112]
  4065d0:	ldp	x28, x27, [sp, #96]
  4065d4:	ldp	x29, x30, [sp, #80]
  4065d8:	add	sp, sp, #0xb0
  4065dc:	ret
  4065e0:	stp	x29, x30, [sp, #-96]!
  4065e4:	stp	x20, x19, [sp, #80]
  4065e8:	mov	x19, x0
  4065ec:	mov	w0, w2
  4065f0:	str	x27, [sp, #16]
  4065f4:	stp	x26, x25, [sp, #32]
  4065f8:	stp	x24, x23, [sp, #48]
  4065fc:	stp	x22, x21, [sp, #64]
  406600:	mov	x29, sp
  406604:	mov	x21, x3
  406608:	mov	x20, x1
  40660c:	bl	40be28 <ferror@plt+0x9a98>
  406610:	ldrh	w8, [x20, #4]
  406614:	mov	x20, x0
  406618:	cmp	w8, #0x56
  40661c:	b.ne	406654 <ferror@plt+0x42c4>  // b.any
  406620:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  406624:	ldr	w8, [x8, #3664]
  406628:	cbz	w8, 4066d0 <ferror@plt+0x4340>
  40662c:	ldrh	w22, [x21]
  406630:	bl	40cb70 <ferror@plt+0xa7e0>
  406634:	adrp	x26, 428000 <stdin@@GLIBC_2.17+0x3c98>
  406638:	tbz	w0, #0, 4066ec <ferror@plt+0x435c>
  40663c:	mov	w0, #0x2                   	// #2
  406640:	mov	x1, x20
  406644:	bl	40cbec <ferror@plt+0xa85c>
  406648:	cmp	w22, #0x8
  40664c:	b.cs	4066fc <ferror@plt+0x436c>  // b.hs, b.nlast
  406650:	b	406800 <ferror@plt+0x4470>
  406654:	ldr	w0, [x21, #8]
  406658:	bl	40be28 <ferror@plt+0x9a98>
  40665c:	mov	x21, x0
  406660:	bl	40cb70 <ferror@plt+0xa7e0>
  406664:	tbz	w0, #0, 4066a0 <ferror@plt+0x4310>
  406668:	mov	w0, #0x2                   	// #2
  40666c:	mov	x1, x20
  406670:	bl	40cbec <ferror@plt+0xa85c>
  406674:	mov	x0, xzr
  406678:	bl	40cb90 <ferror@plt+0xa800>
  40667c:	adrp	x2, 411000 <ferror@plt+0xec70>
  406680:	add	x2, x2, #0x789
  406684:	mov	w0, #0x2                   	// #2
  406688:	mov	w1, #0x6                   	// #6
  40668c:	mov	x3, xzr
  406690:	mov	x4, x21
  406694:	bl	40d134 <ferror@plt+0xada4>
  406698:	bl	40cbd8 <ferror@plt+0xa848>
  40669c:	b	40680c <ferror@plt+0x447c>
  4066a0:	mov	x0, x19
  4066a4:	mov	x2, x21
  4066a8:	mov	x3, x20
  4066ac:	ldp	x20, x19, [sp, #80]
  4066b0:	ldp	x22, x21, [sp, #64]
  4066b4:	ldp	x24, x23, [sp, #48]
  4066b8:	ldp	x26, x25, [sp, #32]
  4066bc:	ldr	x27, [sp, #16]
  4066c0:	adrp	x1, 411000 <ferror@plt+0xec70>
  4066c4:	add	x1, x1, #0xca0
  4066c8:	ldp	x29, x30, [sp], #96
  4066cc:	b	402360 <fprintf@plt>
  4066d0:	ldp	x20, x19, [sp, #80]
  4066d4:	ldp	x22, x21, [sp, #64]
  4066d8:	ldp	x24, x23, [sp, #48]
  4066dc:	ldp	x26, x25, [sp, #32]
  4066e0:	ldr	x27, [sp, #16]
  4066e4:	ldp	x29, x30, [sp], #96
  4066e8:	ret
  4066ec:	ldr	w8, [x26, #3680]
  4066f0:	cbz	w8, 4067e4 <ferror@plt+0x4454>
  4066f4:	cmp	w22, #0x8
  4066f8:	b.cc	406800 <ferror@plt+0x4470>  // b.lo, b.ul, b.last
  4066fc:	sub	w27, w22, #0x4
  406700:	adrp	x22, 411000 <ferror@plt+0xec70>
  406704:	adrp	x23, 410000 <ferror@plt+0xdc70>
  406708:	adrp	x24, 411000 <ferror@plt+0xec70>
  40670c:	add	x21, x21, #0x4
  406710:	add	x22, x22, #0x789
  406714:	add	x23, x23, #0xfe7
  406718:	add	x24, x24, #0xcd3
  40671c:	b	406740 <ferror@plt+0x43b0>
  406720:	bl	40cbd8 <ferror@plt+0xa848>
  406724:	ldrh	w8, [x21]
  406728:	add	w8, w8, #0x3
  40672c:	and	x8, x8, #0x1fffc
  406730:	sub	w27, w27, w8
  406734:	cmp	w27, #0x3
  406738:	add	x21, x21, x8
  40673c:	b.le	406800 <ferror@plt+0x4470>
  406740:	ldrh	w8, [x21]
  406744:	cmp	w8, #0x4
  406748:	b.cc	406800 <ferror@plt+0x4470>  // b.lo, b.ul, b.last
  40674c:	cmp	w27, w8
  406750:	b.lt	406800 <ferror@plt+0x4470>  // b.tstop
  406754:	ldr	w0, [x21, #4]
  406758:	bl	40be28 <ferror@plt+0x9a98>
  40675c:	mov	x25, x0
  406760:	bl	40cb70 <ferror@plt+0xa7e0>
  406764:	tbz	w0, #0, 40679c <ferror@plt+0x440c>
  406768:	mov	x0, xzr
  40676c:	bl	40cb90 <ferror@plt+0xa800>
  406770:	mov	w0, #0x2                   	// #2
  406774:	mov	w1, #0x6                   	// #6
  406778:	mov	x2, x22
  40677c:	mov	x3, xzr
  406780:	mov	x4, x25
  406784:	bl	40d134 <ferror@plt+0xada4>
  406788:	ldr	w8, [x26, #3680]
  40678c:	cbz	w8, 406720 <ferror@plt+0x4390>
  406790:	mov	x0, x21
  406794:	bl	406f6c <ferror@plt+0x4bdc>
  406798:	b	406720 <ferror@plt+0x4390>
  40679c:	ldr	w8, [x26, #3680]
  4067a0:	cbz	w8, 4067d0 <ferror@plt+0x4440>
  4067a4:	mov	x0, x19
  4067a8:	mov	x1, x24
  4067ac:	mov	x2, x20
  4067b0:	mov	x3, x25
  4067b4:	bl	402360 <fprintf@plt>
  4067b8:	mov	x0, x21
  4067bc:	bl	406f6c <ferror@plt+0x4bdc>
  4067c0:	mov	w0, #0xa                   	// #10
  4067c4:	mov	x1, x19
  4067c8:	bl	401ed0 <fputc@plt>
  4067cc:	b	406724 <ferror@plt+0x4394>
  4067d0:	mov	x0, x19
  4067d4:	mov	x1, x23
  4067d8:	mov	x2, x25
  4067dc:	bl	402360 <fprintf@plt>
  4067e0:	b	406724 <ferror@plt+0x4394>
  4067e4:	adrp	x1, 411000 <ferror@plt+0xec70>
  4067e8:	add	x1, x1, #0xcbe
  4067ec:	mov	x0, x19
  4067f0:	mov	x2, x20
  4067f4:	bl	402360 <fprintf@plt>
  4067f8:	cmp	w22, #0x8
  4067fc:	b.cs	4066fc <ferror@plt+0x436c>  // b.hs, b.nlast
  406800:	ldr	w8, [x26, #3680]
  406804:	cbnz	w8, 40680c <ferror@plt+0x447c>
  406808:	bl	40d3e0 <ferror@plt+0xb050>
  40680c:	ldp	x20, x19, [sp, #80]
  406810:	ldp	x22, x21, [sp, #64]
  406814:	ldp	x24, x23, [sp, #48]
  406818:	ldp	x26, x25, [sp, #32]
  40681c:	ldr	x27, [sp, #16]
  406820:	mov	w0, #0x2                   	// #2
  406824:	mov	x1, xzr
  406828:	ldp	x29, x30, [sp], #96
  40682c:	b	40cc5c <ferror@plt+0xa8cc>
  406830:	stp	x29, x30, [sp, #-32]!
  406834:	stp	x20, x19, [sp, #16]
  406838:	mov	w20, w0
  40683c:	adrp	x0, 424000 <ferror@plt+0x21c70>
  406840:	add	x0, x0, #0x310
  406844:	mov	x29, sp
  406848:	mov	x19, x1
  40684c:	bl	40c1cc <ferror@plt+0x9e3c>
  406850:	subs	w20, w20, #0x1
  406854:	b.lt	4068d0 <ferror@plt+0x4540>  // b.tstop
  406858:	ldr	x0, [x19]
  40685c:	adrp	x1, 411000 <ferror@plt+0xec70>
  406860:	add	x1, x1, #0x1a
  406864:	bl	409d3c <ferror@plt+0x79ac>
  406868:	tbz	w0, #0, 4068e4 <ferror@plt+0x4554>
  40686c:	ldr	x0, [x19]
  406870:	adrp	x1, 411000 <ferror@plt+0xec70>
  406874:	add	x1, x1, #0x2d
  406878:	bl	409d3c <ferror@plt+0x79ac>
  40687c:	tbz	w0, #0, 406900 <ferror@plt+0x4570>
  406880:	ldr	x0, [x19]
  406884:	adrp	x1, 411000 <ferror@plt+0xec70>
  406888:	add	x1, x1, #0xdd3
  40688c:	bl	409d3c <ferror@plt+0x79ac>
  406890:	tbz	w0, #0, 4068bc <ferror@plt+0x452c>
  406894:	ldr	x0, [x19]
  406898:	adrp	x1, 411000 <ferror@plt+0xec70>
  40689c:	add	x1, x1, #0x38
  4068a0:	bl	409d3c <ferror@plt+0x79ac>
  4068a4:	tbz	w0, #0, 4068bc <ferror@plt+0x452c>
  4068a8:	ldr	x0, [x19]
  4068ac:	adrp	x1, 411000 <ferror@plt+0xec70>
  4068b0:	add	x1, x1, #0x3c
  4068b4:	bl	409d3c <ferror@plt+0x79ac>
  4068b8:	tbnz	w0, #0, 40691c <ferror@plt+0x458c>
  4068bc:	add	x1, x19, #0x8
  4068c0:	mov	w0, w20
  4068c4:	ldp	x20, x19, [sp, #16]
  4068c8:	ldp	x29, x30, [sp], #32
  4068cc:	b	406d28 <ferror@plt+0x4998>
  4068d0:	mov	w0, wzr
  4068d4:	mov	x1, xzr
  4068d8:	ldp	x20, x19, [sp, #16]
  4068dc:	ldp	x29, x30, [sp], #32
  4068e0:	b	406d28 <ferror@plt+0x4998>
  4068e4:	add	x3, x19, #0x8
  4068e8:	mov	w0, #0x54                  	// #84
  4068ec:	mov	w1, #0x600                 	// #1536
  4068f0:	mov	w2, w20
  4068f4:	ldp	x20, x19, [sp, #16]
  4068f8:	ldp	x29, x30, [sp], #32
  4068fc:	b	406954 <ferror@plt+0x45c4>
  406900:	add	x3, x19, #0x8
  406904:	mov	w0, #0x55                  	// #85
  406908:	mov	w1, wzr
  40690c:	mov	w2, w20
  406910:	ldp	x20, x19, [sp, #16]
  406914:	ldp	x29, x30, [sp], #32
  406918:	b	406954 <ferror@plt+0x45c4>
  40691c:	ldr	x0, [x19]
  406920:	adrp	x1, 410000 <ferror@plt+0xdc70>
  406924:	add	x1, x1, #0xc14
  406928:	bl	409d3c <ferror@plt+0x79ac>
  40692c:	tbz	w0, #0, 406950 <ferror@plt+0x45c0>
  406930:	adrp	x8, 424000 <ferror@plt+0x21c70>
  406934:	ldr	x0, [x8, #856]
  406938:	ldr	x2, [x19]
  40693c:	adrp	x1, 411000 <ferror@plt+0xec70>
  406940:	add	x1, x1, #0xc00
  406944:	bl	402360 <fprintf@plt>
  406948:	mov	w0, #0xffffffff            	// #-1
  40694c:	bl	401df0 <exit@plt>
  406950:	bl	406f40 <ferror@plt+0x4bb0>
  406954:	stp	x29, x30, [sp, #-96]!
  406958:	stp	x28, x27, [sp, #16]
  40695c:	stp	x26, x25, [sp, #32]
  406960:	stp	x24, x23, [sp, #48]
  406964:	stp	x22, x21, [sp, #64]
  406968:	stp	x20, x19, [sp, #80]
  40696c:	mov	x29, sp
  406970:	sub	sp, sp, #0x450
  406974:	add	x8, sp, #0x30
  406978:	mov	w22, w2
  40697c:	mov	w20, w1
  406980:	mov	w19, w0
  406984:	add	x0, x8, #0x8
  406988:	mov	w2, #0x410                 	// #1040
  40698c:	mov	w1, wzr
  406990:	mov	x21, x3
  406994:	bl	401fb0 <memset@plt>
  406998:	mov	w8, #0x18                  	// #24
  40699c:	orr	w9, w20, #0x1
  4069a0:	mov	w10, #0x7                   	// #7
  4069a4:	cmp	w22, #0x1
  4069a8:	strh	w19, [sp, #52]
  4069ac:	stp	xzr, xzr, [sp, #16]
  4069b0:	str	wzr, [sp, #40]
  4069b4:	str	w8, [sp, #48]
  4069b8:	strh	w9, [sp, #54]
  4069bc:	strb	w10, [sp, #64]
  4069c0:	str	xzr, [sp, #32]
  4069c4:	b.lt	406cc4 <ferror@plt+0x4934>  // b.tstop
  4069c8:	cmp	w19, #0x54
  4069cc:	b.ne	406af4 <ferror@plt+0x4764>  // b.any
  4069d0:	adrp	x25, 411000 <ferror@plt+0xec70>
  4069d4:	adrp	x26, 411000 <ferror@plt+0xec70>
  4069d8:	adrp	x27, 411000 <ferror@plt+0xec70>
  4069dc:	mov	w28, wzr
  4069e0:	mov	x19, xzr
  4069e4:	mov	x23, xzr
  4069e8:	mov	x24, xzr
  4069ec:	add	x25, x25, #0xda
  4069f0:	add	x26, x26, #0xc7b
  4069f4:	add	x27, x27, #0x789
  4069f8:	str	xzr, [sp, #8]
  4069fc:	b	406a1c <ferror@plt+0x468c>
  406a00:	cmp	w22, #0x2
  406a04:	b.lt	406d20 <ferror@plt+0x4990>  // b.tstop
  406a08:	ldr	x23, [x21, #8]!
  406a0c:	sub	w22, w22, #0x1
  406a10:	subs	w22, w22, #0x1
  406a14:	add	x21, x21, #0x8
  406a18:	b.le	406c04 <ferror@plt+0x4874>
  406a1c:	ldr	x20, [x21]
  406a20:	mov	x1, x25
  406a24:	mov	x0, x20
  406a28:	bl	4020d0 <strcmp@plt>
  406a2c:	cbz	w0, 406aa4 <ferror@plt+0x4714>
  406a30:	mov	x0, x20
  406a34:	mov	x1, x26
  406a38:	bl	4020d0 <strcmp@plt>
  406a3c:	cbz	w0, 406ab4 <ferror@plt+0x4724>
  406a40:	mov	x0, x20
  406a44:	mov	x1, x27
  406a48:	bl	4020d0 <strcmp@plt>
  406a4c:	cbz	w0, 406a00 <ferror@plt+0x4670>
  406a50:	adrp	x1, 411000 <ferror@plt+0xec70>
  406a54:	mov	x0, x20
  406a58:	add	x1, x1, #0xb9
  406a5c:	bl	4020d0 <strcmp@plt>
  406a60:	cbz	w0, 406ac4 <ferror@plt+0x4734>
  406a64:	adrp	x1, 411000 <ferror@plt+0xec70>
  406a68:	mov	x0, x20
  406a6c:	add	x1, x1, #0x118
  406a70:	bl	4020d0 <strcmp@plt>
  406a74:	cbz	w0, 406a10 <ferror@plt+0x4680>
  406a78:	adrp	x1, 411000 <ferror@plt+0xec70>
  406a7c:	mov	x0, x20
  406a80:	add	x1, x1, #0xe37
  406a84:	bl	4020d0 <strcmp@plt>
  406a88:	cbz	w0, 406ad0 <ferror@plt+0x4740>
  406a8c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  406a90:	mov	x0, x20
  406a94:	add	x1, x1, #0xc14
  406a98:	bl	409d3c <ferror@plt+0x79ac>
  406a9c:	tbnz	w0, #0, 406a10 <ferror@plt+0x4680>
  406aa0:	b	406d24 <ferror@plt+0x4994>
  406aa4:	cmp	w22, #0x2
  406aa8:	b.lt	406d20 <ferror@plt+0x4990>  // b.tstop
  406aac:	ldr	x24, [x21, #8]!
  406ab0:	b	406a0c <ferror@plt+0x467c>
  406ab4:	cmp	w22, #0x2
  406ab8:	b.lt	406d20 <ferror@plt+0x4990>  // b.tstop
  406abc:	ldr	x19, [x21, #8]!
  406ac0:	b	406a0c <ferror@plt+0x467c>
  406ac4:	orr	w28, w28, #0x1
  406ac8:	strb	w28, [sp, #20]
  406acc:	b	406a10 <ferror@plt+0x4680>
  406ad0:	cmp	w22, #0x2
  406ad4:	b.lt	406d20 <ferror@plt+0x4990>  // b.tstop
  406ad8:	ldr	x0, [x21, #8]!
  406adc:	mov	w2, #0xa                   	// #10
  406ae0:	mov	x1, xzr
  406ae4:	sub	w22, w22, #0x1
  406ae8:	bl	4020f0 <strtol@plt>
  406aec:	str	x0, [sp, #8]
  406af0:	b	406a10 <ferror@plt+0x4680>
  406af4:	adrp	x20, 411000 <ferror@plt+0xec70>
  406af8:	adrp	x25, 411000 <ferror@plt+0xec70>
  406afc:	adrp	x26, 411000 <ferror@plt+0xec70>
  406b00:	adrp	x27, 411000 <ferror@plt+0xec70>
  406b04:	mov	x19, xzr
  406b08:	mov	x23, xzr
  406b0c:	mov	x24, xzr
  406b10:	add	x20, x20, #0xda
  406b14:	add	x25, x25, #0xc7b
  406b18:	add	x26, x26, #0x789
  406b1c:	add	x27, x27, #0xb9
  406b20:	str	xzr, [sp, #8]
  406b24:	b	406b48 <ferror@plt+0x47b8>
  406b28:	adrp	x1, 410000 <ferror@plt+0xdc70>
  406b2c:	mov	x0, x28
  406b30:	add	x1, x1, #0xc14
  406b34:	bl	409d3c <ferror@plt+0x79ac>
  406b38:	tbz	w0, #0, 406d24 <ferror@plt+0x4994>
  406b3c:	subs	w22, w22, #0x1
  406b40:	add	x21, x21, #0x8
  406b44:	b.le	406c04 <ferror@plt+0x4874>
  406b48:	ldr	x28, [x21]
  406b4c:	mov	x1, x20
  406b50:	mov	x0, x28
  406b54:	bl	4020d0 <strcmp@plt>
  406b58:	cbz	w0, 406bd4 <ferror@plt+0x4844>
  406b5c:	mov	x0, x28
  406b60:	mov	x1, x25
  406b64:	bl	4020d0 <strcmp@plt>
  406b68:	cbz	w0, 406be4 <ferror@plt+0x4854>
  406b6c:	mov	x0, x28
  406b70:	mov	x1, x26
  406b74:	bl	4020d0 <strcmp@plt>
  406b78:	cbz	w0, 406bf4 <ferror@plt+0x4864>
  406b7c:	mov	x0, x28
  406b80:	mov	x1, x27
  406b84:	bl	4020d0 <strcmp@plt>
  406b88:	cbz	w0, 406b3c <ferror@plt+0x47ac>
  406b8c:	adrp	x1, 411000 <ferror@plt+0xec70>
  406b90:	mov	x0, x28
  406b94:	add	x1, x1, #0x118
  406b98:	bl	4020d0 <strcmp@plt>
  406b9c:	cbz	w0, 406b3c <ferror@plt+0x47ac>
  406ba0:	adrp	x1, 411000 <ferror@plt+0xec70>
  406ba4:	mov	x0, x28
  406ba8:	add	x1, x1, #0xe37
  406bac:	bl	4020d0 <strcmp@plt>
  406bb0:	cbnz	w0, 406b28 <ferror@plt+0x4798>
  406bb4:	subs	w22, w22, #0x1
  406bb8:	b.le	406d20 <ferror@plt+0x4990>
  406bbc:	ldr	x0, [x21, #8]!
  406bc0:	mov	w2, #0xa                   	// #10
  406bc4:	mov	x1, xzr
  406bc8:	bl	4020f0 <strtol@plt>
  406bcc:	str	x0, [sp, #8]
  406bd0:	b	406b3c <ferror@plt+0x47ac>
  406bd4:	subs	w22, w22, #0x1
  406bd8:	b.le	406d20 <ferror@plt+0x4990>
  406bdc:	ldr	x24, [x21, #8]!
  406be0:	b	406b3c <ferror@plt+0x47ac>
  406be4:	subs	w22, w22, #0x1
  406be8:	b.le	406d20 <ferror@plt+0x4990>
  406bec:	ldr	x19, [x21, #8]!
  406bf0:	b	406b3c <ferror@plt+0x47ac>
  406bf4:	subs	w22, w22, #0x1
  406bf8:	b.le	406d20 <ferror@plt+0x4990>
  406bfc:	ldr	x23, [x21, #8]!
  406c00:	b	406b3c <ferror@plt+0x47ac>
  406c04:	cbz	x23, 406cc4 <ferror@plt+0x4934>
  406c08:	cbz	x24, 406cc4 <ferror@plt+0x4934>
  406c0c:	cbz	x19, 406cc4 <ferror@plt+0x4934>
  406c10:	mov	x0, x24
  406c14:	bl	40c088 <ferror@plt+0x9cf8>
  406c18:	str	w0, [sp, #68]
  406c1c:	cbz	w0, 406c54 <ferror@plt+0x48c4>
  406c20:	mov	x0, x23
  406c24:	bl	40c088 <ferror@plt+0x9cf8>
  406c28:	str	w0, [sp, #16]
  406c2c:	cbz	w0, 406c60 <ferror@plt+0x48d0>
  406c30:	add	x8, sp, #0x10
  406c34:	add	x20, x8, #0x8
  406c38:	mov	w0, #0x2                   	// #2
  406c3c:	mov	x1, x19
  406c40:	mov	x2, x20
  406c44:	bl	402150 <inet_pton@plt>
  406c48:	cbz	w0, 406c6c <ferror@plt+0x48dc>
  406c4c:	mov	w8, #0x8                   	// #8
  406c50:	b	406c84 <ferror@plt+0x48f4>
  406c54:	mov	x0, x24
  406c58:	bl	409ac8 <ferror@plt+0x7738>
  406c5c:	b	406ce4 <ferror@plt+0x4954>
  406c60:	mov	x0, x23
  406c64:	bl	409ac8 <ferror@plt+0x7738>
  406c68:	b	406ce4 <ferror@plt+0x4954>
  406c6c:	mov	w0, #0xa                   	// #10
  406c70:	mov	x1, x19
  406c74:	mov	x2, x20
  406c78:	bl	402150 <inet_pton@plt>
  406c7c:	cbz	w0, 406d04 <ferror@plt+0x4974>
  406c80:	mov	w8, #0xdd86                	// #56710
  406c84:	strh	w8, [sp, #40]
  406c88:	ldr	x8, [sp, #8]
  406c8c:	add	x0, sp, #0x30
  406c90:	add	x3, sp, #0x10
  406c94:	mov	w1, #0x418                 	// #1048
  406c98:	mov	w2, #0x1                   	// #1
  406c9c:	mov	w4, #0x1c                  	// #28
  406ca0:	strh	w8, [sp, #22]
  406ca4:	bl	40fe60 <ferror@plt+0xdad0>
  406ca8:	adrp	x0, 424000 <ferror@plt+0x21c70>
  406cac:	add	x0, x0, #0x310
  406cb0:	add	x1, sp, #0x30
  406cb4:	mov	x2, xzr
  406cb8:	bl	40f364 <ferror@plt+0xcfd4>
  406cbc:	asr	w0, w0, #31
  406cc0:	b	406ce4 <ferror@plt+0x4954>
  406cc4:	adrp	x8, 424000 <ferror@plt+0x21c70>
  406cc8:	ldr	x3, [x8, #856]
  406ccc:	adrp	x0, 411000 <ferror@plt+0xec70>
  406cd0:	add	x0, x0, #0xcef
  406cd4:	mov	w1, #0x3c                  	// #60
  406cd8:	mov	w2, #0x1                   	// #1
  406cdc:	bl	4021b0 <fwrite@plt>
  406ce0:	mov	w0, #0xffffffff            	// #-1
  406ce4:	add	sp, sp, #0x450
  406ce8:	ldp	x20, x19, [sp, #80]
  406cec:	ldp	x22, x21, [sp, #64]
  406cf0:	ldp	x24, x23, [sp, #48]
  406cf4:	ldp	x26, x25, [sp, #32]
  406cf8:	ldp	x28, x27, [sp, #16]
  406cfc:	ldp	x29, x30, [sp], #96
  406d00:	ret
  406d04:	adrp	x8, 424000 <ferror@plt+0x21c70>
  406d08:	ldr	x0, [x8, #856]
  406d0c:	adrp	x1, 411000 <ferror@plt+0xec70>
  406d10:	add	x1, x1, #0xd2c
  406d14:	mov	x2, x19
  406d18:	bl	402360 <fprintf@plt>
  406d1c:	b	406ce0 <ferror@plt+0x4950>
  406d20:	bl	4099cc <ferror@plt+0x763c>
  406d24:	bl	406f40 <ferror@plt+0x4bb0>
  406d28:	stp	x29, x30, [sp, #-80]!
  406d2c:	cmp	w0, #0x1
  406d30:	str	x25, [sp, #16]
  406d34:	stp	x24, x23, [sp, #32]
  406d38:	stp	x22, x21, [sp, #48]
  406d3c:	stp	x20, x19, [sp, #64]
  406d40:	mov	x29, sp
  406d44:	b.lt	406df8 <ferror@plt+0x4a68>  // b.tstop
  406d48:	adrp	x22, 411000 <ferror@plt+0xec70>
  406d4c:	adrp	x23, 411000 <ferror@plt+0xec70>
  406d50:	mov	w20, w0
  406d54:	mov	x21, x1
  406d58:	mov	x19, xzr
  406d5c:	add	x22, x22, #0xda
  406d60:	add	x23, x23, #0xe37
  406d64:	adrp	x25, 424000 <ferror@plt+0x21c70>
  406d68:	b	406d78 <ferror@plt+0x49e8>
  406d6c:	subs	w20, w20, #0x1
  406d70:	add	x21, x21, #0x8
  406d74:	b.le	406de0 <ferror@plt+0x4a50>
  406d78:	ldr	x24, [x21]
  406d7c:	mov	x1, x22
  406d80:	mov	x0, x24
  406d84:	bl	4020d0 <strcmp@plt>
  406d88:	cbz	w0, 406dc8 <ferror@plt+0x4a38>
  406d8c:	mov	x0, x24
  406d90:	mov	x1, x23
  406d94:	bl	4020d0 <strcmp@plt>
  406d98:	cbnz	w0, 406d6c <ferror@plt+0x49dc>
  406d9c:	subs	w20, w20, #0x1
  406da0:	b.le	406f24 <ferror@plt+0x4b94>
  406da4:	ldr	w8, [x25, #976]
  406da8:	ldr	x1, [x21, #8]!
  406dac:	cbnz	w8, 406f34 <ferror@plt+0x4ba4>
  406db0:	mov	w2, #0xa                   	// #10
  406db4:	mov	x0, x1
  406db8:	mov	x1, xzr
  406dbc:	bl	4020f0 <strtol@plt>
  406dc0:	str	w0, [x25, #976]
  406dc4:	b	406d6c <ferror@plt+0x49dc>
  406dc8:	subs	w20, w20, #0x1
  406dcc:	b.le	406f24 <ferror@plt+0x4b94>
  406dd0:	ldr	x1, [x21, #8]!
  406dd4:	cbnz	x19, 406f28 <ferror@plt+0x4b98>
  406dd8:	mov	x19, x1
  406ddc:	b	406d6c <ferror@plt+0x49dc>
  406de0:	cbz	x19, 406df8 <ferror@plt+0x4a68>
  406de4:	mov	x0, x19
  406de8:	bl	40c088 <ferror@plt+0x9cf8>
  406dec:	adrp	x8, 424000 <ferror@plt+0x21c70>
  406df0:	str	w0, [x8, #972]
  406df4:	cbz	w0, 406ed0 <ferror@plt+0x4b40>
  406df8:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  406dfc:	ldr	w0, [x8, #3660]
  406e00:	bl	40ca50 <ferror@plt+0xa6c0>
  406e04:	mov	x0, xzr
  406e08:	bl	40cb90 <ferror@plt+0xa800>
  406e0c:	adrp	x0, 424000 <ferror@plt+0x21c70>
  406e10:	add	x0, x0, #0x310
  406e14:	mov	w1, #0x7                   	// #7
  406e18:	bl	40e8b4 <ferror@plt+0xc524>
  406e1c:	tbnz	w0, #31, 406eec <ferror@plt+0x4b5c>
  406e20:	adrp	x1, 410000 <ferror@plt+0xdc70>
  406e24:	add	x1, x1, #0xe97
  406e28:	mov	w0, #0x2                   	// #2
  406e2c:	bl	40cbec <ferror@plt+0xa85c>
  406e30:	adrp	x19, 424000 <ferror@plt+0x21c70>
  406e34:	ldr	x2, [x19, #864]
  406e38:	adrp	x0, 424000 <ferror@plt+0x21c70>
  406e3c:	adrp	x1, 407000 <ferror@plt+0x4c70>
  406e40:	add	x0, x0, #0x310
  406e44:	add	x1, x1, #0x6c
  406e48:	mov	w3, wzr
  406e4c:	bl	40ef74 <ferror@plt+0xcbe4>
  406e50:	tbnz	w0, #31, 406f00 <ferror@plt+0x4b70>
  406e54:	mov	w0, #0x2                   	// #2
  406e58:	mov	x1, xzr
  406e5c:	bl	40cc5c <ferror@plt+0xa8cc>
  406e60:	adrp	x0, 424000 <ferror@plt+0x21c70>
  406e64:	add	x0, x0, #0x310
  406e68:	mov	w1, #0x7                   	// #7
  406e6c:	bl	40e8b4 <ferror@plt+0xc524>
  406e70:	tbnz	w0, #31, 406eec <ferror@plt+0x4b5c>
  406e74:	adrp	x0, 411000 <ferror@plt+0xec70>
  406e78:	add	x0, x0, #0x96
  406e7c:	bl	40cb90 <ferror@plt+0xa800>
  406e80:	ldr	x2, [x19, #864]
  406e84:	adrp	x0, 424000 <ferror@plt+0x21c70>
  406e88:	adrp	x1, 407000 <ferror@plt+0x4c70>
  406e8c:	add	x0, x0, #0x310
  406e90:	add	x1, x1, #0x130
  406e94:	mov	w3, wzr
  406e98:	bl	40ef74 <ferror@plt+0xcbe4>
  406e9c:	tbnz	w0, #31, 406f00 <ferror@plt+0x4b70>
  406ea0:	bl	40cbd8 <ferror@plt+0xa848>
  406ea4:	bl	40cbd8 <ferror@plt+0xa848>
  406ea8:	bl	40cac4 <ferror@plt+0xa734>
  406eac:	ldr	x0, [x19, #864]
  406eb0:	bl	4021d0 <fflush@plt>
  406eb4:	mov	w0, wzr
  406eb8:	ldp	x20, x19, [sp, #64]
  406ebc:	ldp	x22, x21, [sp, #48]
  406ec0:	ldp	x24, x23, [sp, #32]
  406ec4:	ldr	x25, [sp, #16]
  406ec8:	ldp	x29, x30, [sp], #80
  406ecc:	ret
  406ed0:	mov	x0, x19
  406ed4:	ldp	x20, x19, [sp, #64]
  406ed8:	ldp	x22, x21, [sp, #48]
  406edc:	ldp	x24, x23, [sp, #32]
  406ee0:	ldr	x25, [sp, #16]
  406ee4:	ldp	x29, x30, [sp], #80
  406ee8:	b	409ac8 <ferror@plt+0x7738>
  406eec:	adrp	x0, 411000 <ferror@plt+0xec70>
  406ef0:	add	x0, x0, #0x220
  406ef4:	bl	401e10 <perror@plt>
  406ef8:	mov	w0, #0xffffffff            	// #-1
  406efc:	b	406eb8 <ferror@plt+0x4b28>
  406f00:	adrp	x8, 424000 <ferror@plt+0x21c70>
  406f04:	ldr	x3, [x8, #856]
  406f08:	adrp	x0, 411000 <ferror@plt+0xec70>
  406f0c:	add	x0, x0, #0x239
  406f10:	mov	w1, #0x10                  	// #16
  406f14:	mov	w2, #0x1                   	// #1
  406f18:	bl	4021b0 <fwrite@plt>
  406f1c:	mov	w0, #0xffffffff            	// #-1
  406f20:	b	406eb8 <ferror@plt+0x4b28>
  406f24:	bl	4099cc <ferror@plt+0x763c>
  406f28:	adrp	x0, 411000 <ferror@plt+0xec70>
  406f2c:	add	x0, x0, #0xda
  406f30:	bl	409a60 <ferror@plt+0x76d0>
  406f34:	adrp	x0, 411000 <ferror@plt+0xec70>
  406f38:	add	x0, x0, #0xe37
  406f3c:	bl	409a60 <ferror@plt+0x76d0>
  406f40:	stp	x29, x30, [sp, #-16]!
  406f44:	adrp	x8, 424000 <ferror@plt+0x21c70>
  406f48:	ldr	x3, [x8, #856]
  406f4c:	adrp	x0, 411000 <ferror@plt+0xec70>
  406f50:	add	x0, x0, #0xd42
  406f54:	mov	w1, #0x8a                  	// #138
  406f58:	mov	w2, #0x1                   	// #1
  406f5c:	mov	x29, sp
  406f60:	bl	4021b0 <fwrite@plt>
  406f64:	mov	w0, #0xffffffff            	// #-1
  406f68:	bl	401df0 <exit@plt>
  406f6c:	sub	sp, sp, #0x40
  406f70:	stp	x29, x30, [sp, #32]
  406f74:	str	x19, [sp, #48]
  406f78:	mov	x2, x0
  406f7c:	ldrh	w8, [x2], #8
  406f80:	add	x0, sp, #0x8
  406f84:	mov	w1, #0x2                   	// #2
  406f88:	add	x29, sp, #0x20
  406f8c:	sub	w3, w8, #0x8
  406f90:	bl	41076c <ferror@plt+0xe3dc>
  406f94:	ldr	x8, [sp, #16]
  406f98:	cbz	x8, 407018 <ferror@plt+0x4c88>
  406f9c:	ldr	w8, [x8, #4]
  406fa0:	mov	w10, #0x851f                	// #34079
  406fa4:	mov	w9, #0x2710                	// #10000
  406fa8:	movk	w10, #0x51eb, lsl #16
  406fac:	mov	x11, #0xffffffffffffbdc0    	// #-16960
  406fb0:	mul	x9, x8, x9
  406fb4:	mul	x8, x8, x10
  406fb8:	movk	x11, #0xfff0, lsl #16
  406fbc:	lsr	x3, x8, #37
  406fc0:	madd	x8, x3, x11, x9
  406fc4:	mov	x9, #0x594b                	// #22859
  406fc8:	movk	x9, #0x3886, lsl #16
  406fcc:	movk	x9, #0xc5d6, lsl #32
  406fd0:	movk	x9, #0x346d, lsl #48
  406fd4:	adrp	x19, 424000 <ferror@plt+0x21c70>
  406fd8:	umulh	x8, x8, x9
  406fdc:	add	x19, x19, #0x3d4
  406fe0:	adrp	x2, 411000 <ferror@plt+0xec70>
  406fe4:	lsr	x4, x8, #11
  406fe8:	add	x2, x2, #0xc95
  406fec:	mov	w1, #0x20                  	// #32
  406ff0:	mov	x0, x19
  406ff4:	bl	401ef0 <snprintf@plt>
  406ff8:	adrp	x2, 411000 <ferror@plt+0xec70>
  406ffc:	adrp	x3, 412000 <ferror@plt+0xfc70>
  407000:	add	x2, x2, #0xc8f
  407004:	add	x3, x3, #0x2e8
  407008:	mov	w0, #0x4                   	// #4
  40700c:	mov	w1, #0x6                   	// #6
  407010:	mov	x4, x19
  407014:	bl	40d134 <ferror@plt+0xada4>
  407018:	ldr	x8, [sp, #24]
  40701c:	cbz	x8, 40705c <ferror@plt+0x4ccc>
  407020:	ldrb	w8, [x8, #4]
  407024:	adrp	x9, 411000 <ferror@plt+0xec70>
  407028:	adrp	x10, 411000 <ferror@plt+0xec70>
  40702c:	add	x9, x9, #0xb9
  407030:	orr	w8, w8, #0x2
  407034:	add	x10, x10, #0x118
  407038:	cmp	w8, #0x3
  40703c:	adrp	x2, 411000 <ferror@plt+0xec70>
  407040:	adrp	x3, 412000 <ferror@plt+0xfc70>
  407044:	csel	x4, x10, x9, eq  // eq = none
  407048:	add	x2, x2, #0xcea
  40704c:	add	x3, x3, #0x2e8
  407050:	mov	w0, #0x4                   	// #4
  407054:	mov	w1, #0x6                   	// #6
  407058:	bl	40d134 <ferror@plt+0xada4>
  40705c:	ldr	x19, [sp, #48]
  407060:	ldp	x29, x30, [sp, #32]
  407064:	add	sp, sp, #0x40
  407068:	ret
  40706c:	sub	sp, sp, #0x40
  407070:	stp	x29, x30, [sp, #32]
  407074:	ldrh	w3, [x0, #4]
  407078:	ldr	w2, [x0]
  40707c:	str	x19, [sp, #48]
  407080:	mov	x19, x0
  407084:	sub	w8, w3, #0x54
  407088:	cmp	w8, #0x3
  40708c:	add	x29, sp, #0x20
  407090:	b.cs	4070e8 <ferror@plt+0x4d58>  // b.hs, b.nlast
  407094:	subs	w3, w2, #0x18
  407098:	b.mi	407104 <ferror@plt+0x4d74>  // b.first
  40709c:	adrp	x8, 424000 <ferror@plt+0x21c70>
  4070a0:	ldr	w8, [x8, #972]
  4070a4:	cbz	w8, 4070b4 <ferror@plt+0x4d24>
  4070a8:	ldr	w9, [x19, #20]
  4070ac:	cmp	w8, w9
  4070b0:	b.ne	4070d4 <ferror@plt+0x4d44>  // b.any
  4070b4:	add	x2, x19, #0x18
  4070b8:	add	x0, sp, #0x8
  4070bc:	mov	w1, #0x2                   	// #2
  4070c0:	bl	41076c <ferror@plt+0xe3dc>
  4070c4:	ldr	x1, [sp, #16]
  4070c8:	cbz	x1, 4070d4 <ferror@plt+0x4d44>
  4070cc:	ldr	w0, [x19, #20]
  4070d0:	bl	4062e0 <ferror@plt+0x3f50>
  4070d4:	mov	w0, wzr
  4070d8:	ldr	x19, [sp, #48]
  4070dc:	ldp	x29, x30, [sp, #32]
  4070e0:	add	sp, sp, #0x40
  4070e4:	ret
  4070e8:	adrp	x8, 424000 <ferror@plt+0x21c70>
  4070ec:	ldr	x0, [x8, #856]
  4070f0:	ldrh	w4, [x19, #6]
  4070f4:	adrp	x1, 411000 <ferror@plt+0xec70>
  4070f8:	add	x1, x1, #0xc31
  4070fc:	bl	402360 <fprintf@plt>
  407100:	b	4070d4 <ferror@plt+0x4d44>
  407104:	adrp	x8, 424000 <ferror@plt+0x21c70>
  407108:	ldr	x0, [x8, #856]
  40710c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  407110:	add	x1, x1, #0xf52
  407114:	mov	w2, w3
  407118:	bl	402360 <fprintf@plt>
  40711c:	mov	w0, #0xffffffff            	// #-1
  407120:	ldr	x19, [sp, #48]
  407124:	ldp	x29, x30, [sp, #32]
  407128:	add	sp, sp, #0x40
  40712c:	ret
  407130:	sub	sp, sp, #0x40
  407134:	stp	x29, x30, [sp, #32]
  407138:	stp	x20, x19, [sp, #48]
  40713c:	ldrh	w3, [x0, #4]
  407140:	ldr	w2, [x0]
  407144:	mov	x19, x0
  407148:	add	x29, sp, #0x20
  40714c:	sub	w8, w3, #0x54
  407150:	cmp	w8, #0x3
  407154:	b.cs	4071b8 <ferror@plt+0x4e28>  // b.hs, b.nlast
  407158:	subs	w3, w2, #0x18
  40715c:	b.mi	4071d4 <ferror@plt+0x4e44>  // b.first
  407160:	adrp	x8, 424000 <ferror@plt+0x21c70>
  407164:	ldr	w8, [x8, #972]
  407168:	mov	x20, x1
  40716c:	cbz	w8, 40717c <ferror@plt+0x4dec>
  407170:	ldr	w9, [x19, #20]
  407174:	cmp	w8, w9
  407178:	b.ne	4071a4 <ferror@plt+0x4e14>  // b.any
  40717c:	add	x2, x19, #0x18
  407180:	add	x0, sp, #0x8
  407184:	mov	w1, #0x2                   	// #2
  407188:	bl	41076c <ferror@plt+0xe3dc>
  40718c:	ldr	x3, [sp, #24]
  407190:	cbz	x3, 4071a4 <ferror@plt+0x4e14>
  407194:	ldr	w2, [x19, #20]
  407198:	mov	x0, x20
  40719c:	mov	x1, x19
  4071a0:	bl	4065e0 <ferror@plt+0x4250>
  4071a4:	mov	w0, wzr
  4071a8:	ldp	x20, x19, [sp, #48]
  4071ac:	ldp	x29, x30, [sp, #32]
  4071b0:	add	sp, sp, #0x40
  4071b4:	ret
  4071b8:	adrp	x8, 424000 <ferror@plt+0x21c70>
  4071bc:	ldr	x0, [x8, #856]
  4071c0:	ldrh	w4, [x19, #6]
  4071c4:	adrp	x1, 411000 <ferror@plt+0xec70>
  4071c8:	add	x1, x1, #0xc31
  4071cc:	bl	402360 <fprintf@plt>
  4071d0:	b	4071a4 <ferror@plt+0x4e14>
  4071d4:	adrp	x8, 424000 <ferror@plt+0x21c70>
  4071d8:	ldr	x0, [x8, #856]
  4071dc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4071e0:	add	x1, x1, #0xf52
  4071e4:	mov	w2, w3
  4071e8:	bl	402360 <fprintf@plt>
  4071ec:	mov	w0, #0xffffffff            	// #-1
  4071f0:	ldp	x20, x19, [sp, #48]
  4071f4:	ldp	x29, x30, [sp, #32]
  4071f8:	add	sp, sp, #0x40
  4071fc:	ret
  407200:	sub	sp, sp, #0xa0
  407204:	stp	x29, x30, [sp, #64]
  407208:	stp	x28, x27, [sp, #80]
  40720c:	stp	x26, x25, [sp, #96]
  407210:	stp	x24, x23, [sp, #112]
  407214:	stp	x22, x21, [sp, #128]
  407218:	stp	x20, x19, [sp, #144]
  40721c:	ldrh	w21, [x0]
  407220:	mov	x19, x0
  407224:	mov	x0, xzr
  407228:	add	x29, sp, #0x40
  40722c:	mov	w20, w1
  407230:	bl	40cb90 <ferror@plt+0xa800>
  407234:	mov	w0, w20
  407238:	bl	40be28 <ferror@plt+0x9a98>
  40723c:	adrp	x2, 410000 <ferror@plt+0xdc70>
  407240:	adrp	x3, 412000 <ferror@plt+0xfc70>
  407244:	mov	x4, x0
  407248:	add	x2, x2, #0xf80
  40724c:	add	x3, x3, #0x2e9
  407250:	mov	w0, #0x4                   	// #4
  407254:	mov	w1, wzr
  407258:	bl	40d134 <ferror@plt+0xada4>
  40725c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  407260:	add	x1, x1, #0xc93
  407264:	mov	w0, #0x2                   	// #2
  407268:	bl	40cbec <ferror@plt+0xa85c>
  40726c:	cmp	w21, #0x8
  407270:	b.cc	407400 <ferror@plt+0x5070>  // b.lo, b.ul, b.last
  407274:	sub	w27, w21, #0x4
  407278:	adrp	x20, 410000 <ferror@plt+0xdc70>
  40727c:	adrp	x21, 411000 <ferror@plt+0xec70>
  407280:	adrp	x22, 412000 <ferror@plt+0xfc70>
  407284:	mov	w26, wzr
  407288:	add	x23, x19, #0x4
  40728c:	adrp	x24, 424000 <ferror@plt+0x21c70>
  407290:	add	x20, x20, #0xe9b
  407294:	add	x21, x21, #0xe18
  407298:	adrp	x19, 424000 <ferror@plt+0x21c70>
  40729c:	add	x22, x22, #0x2e9
  4072a0:	b	4072e8 <ferror@plt+0x4f58>
  4072a4:	mov	w0, #0x2                   	// #2
  4072a8:	mov	x1, xzr
  4072ac:	bl	40cc5c <ferror@plt+0xa8cc>
  4072b0:	bl	40cbd8 <ferror@plt+0xa848>
  4072b4:	ldr	x4, [x19, #840]
  4072b8:	mov	w0, #0x1                   	// #1
  4072bc:	mov	w1, #0x6                   	// #6
  4072c0:	mov	x2, xzr
  4072c4:	mov	x3, x22
  4072c8:	bl	40d134 <ferror@plt+0xada4>
  4072cc:	ldrh	w8, [x23]
  4072d0:	add	w8, w8, #0x3
  4072d4:	and	w8, w8, #0x1fffc
  4072d8:	sub	w27, w27, w8
  4072dc:	cmp	w27, #0x3
  4072e0:	add	x23, x23, x8
  4072e4:	b.le	407400 <ferror@plt+0x5070>
  4072e8:	ldrh	w8, [x23]
  4072ec:	cmp	w8, #0x4
  4072f0:	b.cc	407400 <ferror@plt+0x5070>  // b.lo, b.ul, b.last
  4072f4:	cmp	w27, w8
  4072f8:	b.lt	407400 <ferror@plt+0x5070>  // b.tstop
  4072fc:	ldrh	w9, [x23, #2]
  407300:	cmp	w9, #0x2
  407304:	b.ne	4072d0 <ferror@plt+0x4f40>  // b.any
  407308:	ldrh	w10, [x23, #4]
  40730c:	ldrh	w9, [x23, #6]
  407310:	ldr	w11, [x24, #1012]
  407314:	tst	w10, #0x10
  407318:	csel	w26, w9, w26, eq  // eq = none
  40731c:	tbnz	w10, #4, 40732c <ferror@plt+0x4f9c>
  407320:	cbz	w11, 40732c <ferror@plt+0x4f9c>
  407324:	cmp	w11, w9
  407328:	b.cc	407400 <ferror@plt+0x5070>  // b.lo, b.ul, b.last
  40732c:	tbnz	w10, #3, 4072d0 <ferror@plt+0x4f40>
  407330:	cmp	w11, w9
  407334:	b.hi	4072d0 <ferror@plt+0x4f40>  // b.pmore
  407338:	mov	x0, xzr
  40733c:	bl	40cb90 <ferror@plt+0xa800>
  407340:	ldrh	w28, [x23, #6]
  407344:	adrp	x2, 411000 <ferror@plt+0xec70>
  407348:	mov	x0, sp
  40734c:	mov	w1, #0x40                  	// #64
  407350:	add	x2, x2, #0xe12
  407354:	mov	x3, x20
  407358:	and	w25, w26, #0xffff
  40735c:	bl	401ef0 <snprintf@plt>
  407360:	mov	w0, #0x4                   	// #4
  407364:	mov	w1, #0x6                   	// #6
  407368:	mov	x2, x20
  40736c:	mov	x3, x21
  407370:	mov	w4, w25
  407374:	bl	40ce10 <ferror@plt+0xaa80>
  407378:	cmp	w25, w28
  40737c:	b.eq	40739c <ferror@plt+0x500c>  // b.none
  407380:	adrp	x3, 411000 <ferror@plt+0xec70>
  407384:	mov	x2, sp
  407388:	mov	w0, #0x4                   	// #4
  40738c:	mov	w1, #0x6                   	// #6
  407390:	add	x3, x3, #0xe1d
  407394:	mov	w4, w28
  407398:	bl	40ce10 <ferror@plt+0xaa80>
  40739c:	ldrh	w25, [x23, #4]
  4073a0:	cbz	w25, 4072b0 <ferror@plt+0x4f20>
  4073a4:	adrp	x1, 411000 <ferror@plt+0xec70>
  4073a8:	mov	w0, #0x2                   	// #2
  4073ac:	add	x1, x1, #0x8b
  4073b0:	bl	40cbec <ferror@plt+0xa85c>
  4073b4:	tbz	w25, #1, 4073d8 <ferror@plt+0x5048>
  4073b8:	adrp	x3, 412000 <ferror@plt+0xfc70>
  4073bc:	adrp	x4, 411000 <ferror@plt+0xec70>
  4073c0:	mov	w0, #0x4                   	// #4
  4073c4:	mov	w1, #0x6                   	// #6
  4073c8:	mov	x2, xzr
  4073cc:	add	x3, x3, #0x2e8
  4073d0:	add	x4, x4, #0xe21
  4073d4:	bl	40d134 <ferror@plt+0xada4>
  4073d8:	tbz	w25, #2, 4072a4 <ferror@plt+0x4f14>
  4073dc:	adrp	x3, 412000 <ferror@plt+0xfc70>
  4073e0:	adrp	x4, 411000 <ferror@plt+0xec70>
  4073e4:	mov	w0, #0x4                   	// #4
  4073e8:	mov	w1, #0x6                   	// #6
  4073ec:	mov	x2, xzr
  4073f0:	add	x3, x3, #0x2e8
  4073f4:	add	x4, x4, #0xe26
  4073f8:	bl	40d134 <ferror@plt+0xada4>
  4073fc:	b	4072a4 <ferror@plt+0x4f14>
  407400:	mov	w0, #0x2                   	// #2
  407404:	mov	x1, xzr
  407408:	bl	40cc5c <ferror@plt+0xa8cc>
  40740c:	bl	40cbd8 <ferror@plt+0xa848>
  407410:	ldp	x20, x19, [sp, #144]
  407414:	ldp	x22, x21, [sp, #128]
  407418:	ldp	x24, x23, [sp, #112]
  40741c:	ldp	x26, x25, [sp, #96]
  407420:	ldp	x28, x27, [sp, #80]
  407424:	ldp	x29, x30, [sp, #64]
  407428:	add	sp, sp, #0xa0
  40742c:	ret
  407430:	stp	x29, x30, [sp, #-32]!
  407434:	stp	x20, x19, [sp, #16]
  407438:	mov	w20, w0
  40743c:	adrp	x0, 424000 <ferror@plt+0x21c70>
  407440:	add	x0, x0, #0x310
  407444:	mov	x29, sp
  407448:	mov	x19, x1
  40744c:	bl	40c1cc <ferror@plt+0x9e3c>
  407450:	subs	w20, w20, #0x1
  407454:	b.lt	4074e0 <ferror@plt+0x5150>  // b.tstop
  407458:	ldr	x0, [x19]
  40745c:	adrp	x1, 411000 <ferror@plt+0xec70>
  407460:	add	x1, x1, #0x1a
  407464:	bl	409d3c <ferror@plt+0x79ac>
  407468:	tbz	w0, #0, 4074ec <ferror@plt+0x515c>
  40746c:	ldr	x0, [x19]
  407470:	adrp	x1, 411000 <ferror@plt+0xec70>
  407474:	add	x1, x1, #0x2d
  407478:	bl	409d3c <ferror@plt+0x79ac>
  40747c:	tbz	w0, #0, 407504 <ferror@plt+0x5174>
  407480:	ldr	x0, [x19]
  407484:	adrp	x1, 411000 <ferror@plt+0xec70>
  407488:	add	x1, x1, #0xdd3
  40748c:	bl	409d3c <ferror@plt+0x79ac>
  407490:	tbz	w0, #0, 40751c <ferror@plt+0x518c>
  407494:	ldr	x0, [x19]
  407498:	adrp	x1, 411000 <ferror@plt+0xec70>
  40749c:	add	x1, x1, #0x38
  4074a0:	bl	409d3c <ferror@plt+0x79ac>
  4074a4:	tbz	w0, #0, 40751c <ferror@plt+0x518c>
  4074a8:	ldr	x0, [x19]
  4074ac:	adrp	x1, 411000 <ferror@plt+0xec70>
  4074b0:	add	x1, x1, #0x3c
  4074b4:	bl	409d3c <ferror@plt+0x79ac>
  4074b8:	tbz	w0, #0, 40751c <ferror@plt+0x518c>
  4074bc:	ldr	x0, [x19]
  4074c0:	adrp	x1, 411000 <ferror@plt+0xec70>
  4074c4:	add	x1, x1, #0xdcd
  4074c8:	bl	409d3c <ferror@plt+0x79ac>
  4074cc:	tbnz	w0, #0, 407534 <ferror@plt+0x51a4>
  4074d0:	add	x1, x19, #0x8
  4074d4:	mov	w2, #0x1                   	// #1
  4074d8:	mov	w0, w20
  4074dc:	b	407528 <ferror@plt+0x5198>
  4074e0:	mov	w0, wzr
  4074e4:	mov	x1, xzr
  4074e8:	b	407524 <ferror@plt+0x5194>
  4074ec:	add	x2, x19, #0x8
  4074f0:	mov	w0, #0x13                  	// #19
  4074f4:	mov	w1, w20
  4074f8:	ldp	x20, x19, [sp, #16]
  4074fc:	ldp	x29, x30, [sp], #32
  407500:	b	40756c <ferror@plt+0x51dc>
  407504:	add	x2, x19, #0x8
  407508:	mov	w0, #0x11                  	// #17
  40750c:	mov	w1, w20
  407510:	ldp	x20, x19, [sp, #16]
  407514:	ldp	x29, x30, [sp], #32
  407518:	b	40756c <ferror@plt+0x51dc>
  40751c:	add	x1, x19, #0x8
  407520:	mov	w0, w20
  407524:	mov	w2, wzr
  407528:	ldp	x20, x19, [sp, #16]
  40752c:	ldp	x29, x30, [sp], #32
  407530:	b	407b0c <ferror@plt+0x577c>
  407534:	ldr	x0, [x19]
  407538:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40753c:	add	x1, x1, #0xc14
  407540:	bl	409d3c <ferror@plt+0x79ac>
  407544:	tbz	w0, #0, 407568 <ferror@plt+0x51d8>
  407548:	adrp	x8, 424000 <ferror@plt+0x21c70>
  40754c:	ldr	x0, [x8, #856]
  407550:	ldr	x2, [x19]
  407554:	adrp	x1, 411000 <ferror@plt+0xec70>
  407558:	add	x1, x1, #0xdd8
  40755c:	bl	402360 <fprintf@plt>
  407560:	mov	w0, #0xffffffff            	// #-1
  407564:	bl	401df0 <exit@plt>
  407568:	bl	407dd0 <ferror@plt+0x5a40>
  40756c:	stp	x29, x30, [sp, #-96]!
  407570:	stp	x28, x27, [sp, #16]
  407574:	stp	x26, x25, [sp, #32]
  407578:	stp	x24, x23, [sp, #48]
  40757c:	stp	x22, x21, [sp, #64]
  407580:	stp	x20, x19, [sp, #80]
  407584:	mov	x29, sp
  407588:	sub	sp, sp, #0x440
  40758c:	add	x8, sp, #0x10
  407590:	mov	x22, x2
  407594:	mov	w23, w1
  407598:	mov	w19, w0
  40759c:	add	x0, x8, #0x8
  4075a0:	mov	w2, #0x418                 	// #1048
  4075a4:	mov	w1, wzr
  4075a8:	bl	401fb0 <memset@plt>
  4075ac:	mov	w8, #0x20                  	// #32
  4075b0:	mov	w9, #0x1                   	// #1
  4075b4:	mov	w10, #0x7                   	// #7
  4075b8:	cmp	w23, #0x1
  4075bc:	strh	w19, [sp, #20]
  4075c0:	str	xzr, [sp, #8]
  4075c4:	str	w8, [sp, #16]
  4075c8:	strh	w9, [sp, #22]
  4075cc:	strb	w10, [sp, #32]
  4075d0:	b.lt	407a48 <ferror@plt+0x56b8>  // b.tstop
  4075d4:	adrp	x25, 411000 <ferror@plt+0xec70>
  4075d8:	adrp	x26, 411000 <ferror@plt+0xec70>
  4075dc:	mov	w21, wzr
  4075e0:	mov	w19, wzr
  4075e4:	mov	w27, wzr
  4075e8:	mov	x24, xzr
  4075ec:	mov	w8, #0xffff                	// #65535
  4075f0:	add	x25, x25, #0xda
  4075f4:	add	x26, x26, #0xe37
  4075f8:	mov	w20, #0xffff                	// #65535
  4075fc:	str	x8, [sp]
  407600:	b	407614 <ferror@plt+0x5284>
  407604:	orr	w21, w21, #0x2
  407608:	subs	w23, w23, #0x1
  40760c:	add	x22, x22, #0x8
  407610:	b.le	407800 <ferror@plt+0x5470>
  407614:	ldr	x28, [x22]
  407618:	mov	x1, x25
  40761c:	mov	x0, x28
  407620:	bl	4020d0 <strcmp@plt>
  407624:	cbz	w0, 4076c0 <ferror@plt+0x5330>
  407628:	mov	x0, x28
  40762c:	mov	x1, x26
  407630:	bl	4020d0 <strcmp@plt>
  407634:	cbz	w0, 4076d0 <ferror@plt+0x5340>
  407638:	adrp	x1, 411000 <ferror@plt+0xec70>
  40763c:	mov	x0, x28
  407640:	add	x1, x1, #0x91
  407644:	bl	4020d0 <strcmp@plt>
  407648:	cbz	w0, 407604 <ferror@plt+0x5274>
  40764c:	adrp	x1, 411000 <ferror@plt+0xec70>
  407650:	mov	x0, x28
  407654:	add	x1, x1, #0x8
  407658:	bl	4020d0 <strcmp@plt>
  40765c:	cbz	w0, 407724 <ferror@plt+0x5394>
  407660:	adrp	x1, 411000 <ferror@plt+0xec70>
  407664:	mov	x0, x28
  407668:	add	x1, x1, #0xe36
  40766c:	bl	4020d0 <strcmp@plt>
  407670:	cbz	w0, 407744 <ferror@plt+0x53b4>
  407674:	adrp	x1, 411000 <ferror@plt+0xec70>
  407678:	mov	x0, x28
  40767c:	add	x1, x1, #0xe3b
  407680:	bl	4020d0 <strcmp@plt>
  407684:	cbz	w0, 40774c <ferror@plt+0x53bc>
  407688:	adrp	x1, 411000 <ferror@plt+0xec70>
  40768c:	mov	x0, x28
  407690:	add	x1, x1, #0xe44
  407694:	bl	4020d0 <strcmp@plt>
  407698:	cbz	w0, 407754 <ferror@plt+0x53c4>
  40769c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  4076a0:	mov	x0, x28
  4076a4:	add	x1, x1, #0xc14
  4076a8:	bl	409d3c <ferror@plt+0x79ac>
  4076ac:	tbnz	w0, #0, 407608 <ferror@plt+0x5278>
  4076b0:	subs	w23, w23, #0x1
  4076b4:	b.le	407ae8 <ferror@plt+0x5758>
  4076b8:	add	x22, x22, #0x8
  4076bc:	b	407608 <ferror@plt+0x5278>
  4076c0:	subs	w23, w23, #0x1
  4076c4:	b.le	407ae8 <ferror@plt+0x5758>
  4076c8:	ldr	x24, [x22, #8]!
  4076cc:	b	407608 <ferror@plt+0x5278>
  4076d0:	subs	w23, w23, #0x1
  4076d4:	b.le	407ae8 <ferror@plt+0x5758>
  4076d8:	ldr	x20, [x22, #8]!
  4076dc:	mov	w1, #0x2d                  	// #45
  4076e0:	mov	x0, x20
  4076e4:	bl	402190 <strchr@plt>
  4076e8:	cbz	x0, 40772c <ferror@plt+0x539c>
  4076ec:	mov	x28, x0
  4076f0:	strb	wzr, [x28], #1
  4076f4:	ldr	x0, [x22]
  4076f8:	mov	w2, #0xa                   	// #10
  4076fc:	mov	x1, xzr
  407700:	bl	4020f0 <strtol@plt>
  407704:	mov	x20, x0
  407708:	mov	w2, #0xa                   	// #10
  40770c:	mov	x0, x28
  407710:	mov	x1, xzr
  407714:	bl	4020f0 <strtol@plt>
  407718:	str	x0, [sp]
  40771c:	orr	w27, w27, #0x8
  407720:	b	407608 <ferror@plt+0x5278>
  407724:	orr	w21, w21, #0x1
  407728:	b	407608 <ferror@plt+0x5278>
  40772c:	mov	w2, #0xa                   	// #10
  407730:	mov	x0, x20
  407734:	mov	x1, xzr
  407738:	bl	4020f0 <strtol@plt>
  40773c:	mov	x20, x0
  407740:	b	407608 <ferror@plt+0x5278>
  407744:	orr	w27, w27, #0x2
  407748:	b	407608 <ferror@plt+0x5278>
  40774c:	orr	w27, w27, #0x4
  407750:	b	407608 <ferror@plt+0x5278>
  407754:	cmp	w23, #0x1
  407758:	b.le	407ae8 <ferror@plt+0x5758>
  40775c:	ldr	x0, [x22, #8]
  407760:	adrp	x1, 411000 <ferror@plt+0xec70>
  407764:	add	x1, x1, #0xf15
  407768:	bl	409d3c <ferror@plt+0x79ac>
  40776c:	tbnz	w0, #0, 407aec <ferror@plt+0x575c>
  407770:	subs	w23, w23, #0x2
  407774:	b.le	407ae8 <ferror@plt+0x5758>
  407778:	ldr	x19, [x22, #16]!
  40777c:	mov	w1, #0x2d                  	// #45
  407780:	mov	x0, x19
  407784:	bl	402190 <strchr@plt>
  407788:	cbz	x0, 4077d8 <ferror@plt+0x5448>
  40778c:	strb	wzr, [x0]
  407790:	ldr	x1, [x22]
  407794:	mov	x28, x0
  407798:	add	x0, sp, #0xc
  40779c:	mov	w2, wzr
  4077a0:	bl	408af8 <ferror@plt+0x6768>
  4077a4:	cbnz	w0, 407afc <ferror@plt+0x576c>
  4077a8:	ldr	w8, [sp, #12]
  4077ac:	lsr	w8, w8, #24
  4077b0:	cbnz	w8, 407afc <ferror@plt+0x576c>
  4077b4:	add	x1, x28, #0x1
  4077b8:	add	x0, sp, #0x8
  4077bc:	mov	w2, wzr
  4077c0:	bl	408af8 <ferror@plt+0x6768>
  4077c4:	cbnz	w0, 407afc <ferror@plt+0x576c>
  4077c8:	ldr	w8, [sp, #8]
  4077cc:	lsr	w8, w8, #24
  4077d0:	cbz	w8, 4077f8 <ferror@plt+0x5468>
  4077d4:	b	407afc <ferror@plt+0x576c>
  4077d8:	add	x0, sp, #0xc
  4077dc:	mov	x1, x19
  4077e0:	mov	w2, wzr
  4077e4:	bl	408af8 <ferror@plt+0x6768>
  4077e8:	cbnz	w0, 407afc <ferror@plt+0x576c>
  4077ec:	ldr	w8, [sp, #12]
  4077f0:	lsr	w8, w8, #24
  4077f4:	cbnz	w8, 407afc <ferror@plt+0x576c>
  4077f8:	mov	w19, #0x1                   	// #1
  4077fc:	b	407608 <ferror@plt+0x5278>
  407800:	cbz	x24, 407a48 <ferror@plt+0x56b8>
  407804:	mvn	w8, w20
  407808:	tst	w8, #0xffff
  40780c:	b.eq	407a48 <ferror@plt+0x56b8>  // b.none
  407810:	mov	x0, x24
  407814:	bl	40c088 <ferror@plt+0x9cf8>
  407818:	str	w0, [sp, #36]
  40781c:	cbz	w0, 407a68 <ferror@plt+0x56d8>
  407820:	sxth	w2, w20
  407824:	cmp	w2, #0x1, lsl #12
  407828:	b.ge	407a84 <ferror@plt+0x56f4>  // b.tcont
  40782c:	ldr	x24, [sp]
  407830:	tbz	w27, #3, 40785c <ferror@plt+0x54cc>
  407834:	cmp	w2, w24, sxth
  407838:	sxth	w3, w24
  40783c:	b.ge	407a9c <ferror@plt+0x570c>  // b.tcont
  407840:	mvn	w8, w24
  407844:	tst	w8, #0xffff
  407848:	b.eq	407a9c <ferror@plt+0x570c>  // b.none
  40784c:	cmp	w3, #0x1, lsl #12
  407850:	b.ge	407a9c <ferror@plt+0x570c>  // b.tcont
  407854:	and	w8, w27, #0xffff
  407858:	tbnz	w8, #1, 407ad4 <ferror@plt+0x5744>
  40785c:	add	x0, sp, #0x10
  407860:	mov	w1, #0x420                 	// #1056
  407864:	mov	w2, #0x1a                  	// #26
  407868:	bl	410254 <ferror@plt+0xdec4>
  40786c:	tst	w21, #0xffff
  407870:	mov	x22, x0
  407874:	b.eq	40788c <ferror@plt+0x54fc>  // b.none
  407878:	add	x0, sp, #0x10
  40787c:	mov	w1, #0x420                 	// #1056
  407880:	mov	w2, wzr
  407884:	mov	w3, w21
  407888:	bl	40ff70 <ferror@plt+0xdbe0>
  40788c:	tbz	w19, #0, 407968 <ferror@plt+0x55d8>
  407890:	ldr	w21, [sp, #12]
  407894:	mvn	w8, w24
  407898:	tst	w8, #0xffff
  40789c:	b.eq	4079c4 <ferror@plt+0x5634>  // b.none
  4078a0:	sxth	w8, w24
  4078a4:	cmp	w8, w20, uxth
  4078a8:	b.le	4079c4 <ferror@plt+0x5634>
  4078ac:	ldr	w19, [sp, #8]
  4078b0:	add	x0, sp, #0x10
  4078b4:	mov	w1, #0x420                 	// #1056
  4078b8:	mov	w2, #0x3                   	// #3
  4078bc:	bl	410254 <ferror@plt+0xdec4>
  4078c0:	mov	x23, x0
  4078c4:	add	x0, sp, #0x10
  4078c8:	mov	w1, #0x420                 	// #1056
  4078cc:	mov	w2, #0x1                   	// #1
  4078d0:	mov	w3, w21
  4078d4:	bl	40ffe8 <ferror@plt+0xdc58>
  4078d8:	add	x0, sp, #0x10
  4078dc:	mov	w1, #0x420                 	// #1056
  4078e0:	mov	w2, #0x2                   	// #2
  4078e4:	mov	w3, w20
  4078e8:	bl	40ff70 <ferror@plt+0xdbe0>
  4078ec:	add	x0, sp, #0x10
  4078f0:	mov	w1, #0x420                 	// #1056
  4078f4:	mov	w2, #0x3                   	// #3
  4078f8:	mov	w3, #0x8                   	// #8
  4078fc:	bl	40ff70 <ferror@plt+0xdbe0>
  407900:	add	x0, sp, #0x10
  407904:	mov	x1, x23
  407908:	bl	4102cc <ferror@plt+0xdf3c>
  40790c:	add	x0, sp, #0x10
  407910:	mov	w1, #0x420                 	// #1056
  407914:	mov	w2, #0x3                   	// #3
  407918:	bl	410254 <ferror@plt+0xdec4>
  40791c:	mov	x20, x0
  407920:	add	x0, sp, #0x10
  407924:	mov	w1, #0x420                 	// #1056
  407928:	mov	w2, #0x1                   	// #1
  40792c:	mov	w3, w19
  407930:	bl	40ffe8 <ferror@plt+0xdc58>
  407934:	add	x0, sp, #0x10
  407938:	mov	w1, #0x420                 	// #1056
  40793c:	mov	w2, #0x2                   	// #2
  407940:	mov	w3, w24
  407944:	bl	40ff70 <ferror@plt+0xdbe0>
  407948:	add	x0, sp, #0x10
  40794c:	mov	w1, #0x420                 	// #1056
  407950:	mov	w2, #0x3                   	// #3
  407954:	mov	w3, #0x10                  	// #16
  407958:	bl	40ff70 <ferror@plt+0xdbe0>
  40795c:	add	x0, sp, #0x10
  407960:	mov	x1, x20
  407964:	b	407a1c <ferror@plt+0x568c>
  407968:	mvn	w8, w24
  40796c:	add	x0, sp, #0x10
  407970:	sub	x3, x29, #0xc
  407974:	mov	w1, #0x420                 	// #1056
  407978:	mov	w2, #0x2                   	// #2
  40797c:	mov	w4, #0x4                   	// #4
  407980:	sturh	w27, [x29, #-12]
  407984:	sturh	w20, [x29, #-10]
  407988:	and	w19, w8, #0xffff
  40798c:	bl	40fe60 <ferror@plt+0xdad0>
  407990:	cbz	w19, 407a20 <ferror@plt+0x5690>
  407994:	ldurh	w8, [x29, #-12]
  407998:	add	x0, sp, #0x10
  40799c:	sub	x3, x29, #0xc
  4079a0:	mov	w1, #0x420                 	// #1056
  4079a4:	and	w8, w8, #0xffffffe7
  4079a8:	orr	w8, w8, #0x10
  4079ac:	mov	w2, #0x2                   	// #2
  4079b0:	mov	w4, #0x4                   	// #4
  4079b4:	sturh	w8, [x29, #-12]
  4079b8:	sturh	w24, [x29, #-10]
  4079bc:	bl	40fe60 <ferror@plt+0xdad0>
  4079c0:	b	407a20 <ferror@plt+0x5690>
  4079c4:	add	x0, sp, #0x10
  4079c8:	mov	w1, #0x420                 	// #1056
  4079cc:	mov	w2, #0x3                   	// #3
  4079d0:	bl	410254 <ferror@plt+0xdec4>
  4079d4:	mov	x19, x0
  4079d8:	add	x0, sp, #0x10
  4079dc:	mov	w1, #0x420                 	// #1056
  4079e0:	mov	w2, #0x1                   	// #1
  4079e4:	mov	w3, w21
  4079e8:	bl	40ffe8 <ferror@plt+0xdc58>
  4079ec:	add	x0, sp, #0x10
  4079f0:	mov	w1, #0x420                 	// #1056
  4079f4:	mov	w2, #0x2                   	// #2
  4079f8:	mov	w3, w20
  4079fc:	bl	40ff70 <ferror@plt+0xdbe0>
  407a00:	add	x0, sp, #0x10
  407a04:	mov	w1, #0x420                 	// #1056
  407a08:	mov	w2, #0x3                   	// #3
  407a0c:	mov	w3, wzr
  407a10:	bl	40ff70 <ferror@plt+0xdbe0>
  407a14:	add	x0, sp, #0x10
  407a18:	mov	x1, x19
  407a1c:	bl	4102cc <ferror@plt+0xdf3c>
  407a20:	add	x0, sp, #0x10
  407a24:	mov	x1, x22
  407a28:	bl	4102cc <ferror@plt+0xdf3c>
  407a2c:	adrp	x0, 424000 <ferror@plt+0x21c70>
  407a30:	add	x0, x0, #0x310
  407a34:	add	x1, sp, #0x10
  407a38:	mov	x2, xzr
  407a3c:	bl	40f364 <ferror@plt+0xcfd4>
  407a40:	asr	w0, w0, #31
  407a44:	b	407ab4 <ferror@plt+0x5724>
  407a48:	adrp	x8, 424000 <ferror@plt+0x21c70>
  407a4c:	ldr	x3, [x8, #856]
  407a50:	adrp	x0, 411000 <ferror@plt+0xec70>
  407a54:	add	x0, x0, #0xe50
  407a58:	mov	w1, #0x2b                  	// #43
  407a5c:	mov	w2, #0x1                   	// #1
  407a60:	bl	4021b0 <fwrite@plt>
  407a64:	b	407ab0 <ferror@plt+0x5720>
  407a68:	adrp	x8, 424000 <ferror@plt+0x21c70>
  407a6c:	ldr	x0, [x8, #856]
  407a70:	adrp	x1, 411000 <ferror@plt+0xec70>
  407a74:	add	x1, x1, #0x1e4
  407a78:	mov	x2, x24
  407a7c:	bl	402360 <fprintf@plt>
  407a80:	b	407ab0 <ferror@plt+0x5720>
  407a84:	adrp	x8, 424000 <ferror@plt+0x21c70>
  407a88:	ldr	x0, [x8, #856]
  407a8c:	adrp	x1, 411000 <ferror@plt+0xec70>
  407a90:	add	x1, x1, #0xe7c
  407a94:	bl	402360 <fprintf@plt>
  407a98:	b	407ab0 <ferror@plt+0x5720>
  407a9c:	adrp	x8, 424000 <ferror@plt+0x21c70>
  407aa0:	ldr	x0, [x8, #856]
  407aa4:	adrp	x1, 411000 <ferror@plt+0xec70>
  407aa8:	add	x1, x1, #0xe93
  407aac:	bl	402360 <fprintf@plt>
  407ab0:	mov	w0, #0xffffffff            	// #-1
  407ab4:	add	sp, sp, #0x440
  407ab8:	ldp	x20, x19, [sp, #80]
  407abc:	ldp	x22, x21, [sp, #64]
  407ac0:	ldp	x24, x23, [sp, #48]
  407ac4:	ldp	x26, x25, [sp, #32]
  407ac8:	ldp	x28, x27, [sp, #16]
  407acc:	ldp	x29, x30, [sp], #96
  407ad0:	ret
  407ad4:	adrp	x8, 424000 <ferror@plt+0x21c70>
  407ad8:	ldr	x3, [x8, #856]
  407adc:	adrp	x0, 411000 <ferror@plt+0xec70>
  407ae0:	add	x0, x0, #0xeb1
  407ae4:	b	407a58 <ferror@plt+0x56c8>
  407ae8:	bl	4099cc <ferror@plt+0x763c>
  407aec:	ldr	x1, [x22, #8]
  407af0:	adrp	x0, 411000 <ferror@plt+0xec70>
  407af4:	add	x0, x0, #0xeec
  407af8:	bl	409a2c <ferror@plt+0x769c>
  407afc:	ldr	x1, [x22]
  407b00:	adrp	x0, 411000 <ferror@plt+0xec70>
  407b04:	add	x0, x0, #0xedd
  407b08:	bl	409a2c <ferror@plt+0x769c>
  407b0c:	sub	sp, sp, #0x60
  407b10:	stp	x29, x30, [sp, #16]
  407b14:	stp	x20, x19, [sp, #80]
  407b18:	add	x29, sp, #0x10
  407b1c:	mov	w19, w2
  407b20:	cmp	w0, #0x1
  407b24:	stp	x26, x25, [sp, #32]
  407b28:	stp	x24, x23, [sp, #48]
  407b2c:	stp	x22, x21, [sp, #64]
  407b30:	stur	w2, [x29, #-4]
  407b34:	b.lt	407be8 <ferror@plt+0x5858>  // b.tstop
  407b38:	adrp	x23, 411000 <ferror@plt+0xec70>
  407b3c:	adrp	x24, 411000 <ferror@plt+0xec70>
  407b40:	mov	x21, x1
  407b44:	mov	w22, w0
  407b48:	mov	x20, xzr
  407b4c:	add	x23, x23, #0xda
  407b50:	add	x24, x24, #0xe37
  407b54:	adrp	x26, 424000 <ferror@plt+0x21c70>
  407b58:	b	407b7c <ferror@plt+0x57ec>
  407b5c:	mov	w2, #0xa                   	// #10
  407b60:	mov	x0, x1
  407b64:	mov	x1, xzr
  407b68:	bl	4020f0 <strtol@plt>
  407b6c:	str	w0, [x26, #1012]
  407b70:	subs	w22, w22, #0x1
  407b74:	add	x21, x21, #0x8
  407b78:	b.le	407bd0 <ferror@plt+0x5840>
  407b7c:	ldr	x25, [x21]
  407b80:	mov	x1, x23
  407b84:	mov	x0, x25
  407b88:	bl	4020d0 <strcmp@plt>
  407b8c:	cbz	w0, 407bb8 <ferror@plt+0x5828>
  407b90:	mov	x0, x25
  407b94:	mov	x1, x24
  407b98:	bl	4020d0 <strcmp@plt>
  407b9c:	cbnz	w0, 407b70 <ferror@plt+0x57e0>
  407ba0:	subs	w22, w22, #0x1
  407ba4:	b.le	407d70 <ferror@plt+0x59e0>
  407ba8:	ldr	w8, [x26, #1012]
  407bac:	ldr	x1, [x21, #8]!
  407bb0:	cbz	w8, 407b5c <ferror@plt+0x57cc>
  407bb4:	b	407d80 <ferror@plt+0x59f0>
  407bb8:	subs	w22, w22, #0x1
  407bbc:	b.le	407d70 <ferror@plt+0x59e0>
  407bc0:	ldr	x1, [x21, #8]!
  407bc4:	cbnz	x20, 407d74 <ferror@plt+0x59e4>
  407bc8:	mov	x20, x1
  407bcc:	b	407b70 <ferror@plt+0x57e0>
  407bd0:	cbz	x20, 407be8 <ferror@plt+0x5858>
  407bd4:	mov	x0, x20
  407bd8:	bl	40c088 <ferror@plt+0x9cf8>
  407bdc:	adrp	x8, 424000 <ferror@plt+0x21c70>
  407be0:	str	w0, [x8, #1016]
  407be4:	cbz	w0, 407d50 <ferror@plt+0x59c0>
  407be8:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  407bec:	ldr	w0, [x8, #3660]
  407bf0:	bl	40ca50 <ferror@plt+0xa6c0>
  407bf4:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  407bf8:	ldr	w8, [x8, #3680]
  407bfc:	adrp	x20, 424000 <ferror@plt+0x21c70>
  407c00:	cbz	w8, 407ca8 <ferror@plt+0x5918>
  407c04:	adrp	x0, 424000 <ferror@plt+0x21c70>
  407c08:	add	x0, x0, #0x310
  407c0c:	mov	w2, #0x2                   	// #2
  407c10:	mov	w1, wzr
  407c14:	bl	40ecdc <ferror@plt+0xc94c>
  407c18:	tbnz	w0, #31, 407d8c <ferror@plt+0x59fc>
  407c1c:	bl	40cb70 <ferror@plt+0xa7e0>
  407c20:	tbnz	w0, #0, 407c38 <ferror@plt+0x58a8>
  407c24:	adrp	x0, 411000 <ferror@plt+0xec70>
  407c28:	adrp	x1, 411000 <ferror@plt+0xec70>
  407c2c:	add	x0, x0, #0xf2a
  407c30:	add	x1, x1, #0x789
  407c34:	bl	4022e0 <printf@plt>
  407c38:	ldr	x2, [x20, #864]
  407c3c:	adrp	x0, 424000 <ferror@plt+0x21c70>
  407c40:	adrp	x1, 408000 <ferror@plt+0x5c70>
  407c44:	add	x0, x0, #0x310
  407c48:	add	x1, x1, #0x1a4
  407c4c:	mov	w3, wzr
  407c50:	bl	40ef74 <ferror@plt+0xcbe4>
  407c54:	tbnz	w0, #31, 407c90 <ferror@plt+0x5900>
  407c58:	adrp	x0, 424000 <ferror@plt+0x21c70>
  407c5c:	add	x0, x0, #0x310
  407c60:	mov	w2, #0x4                   	// #4
  407c64:	mov	w1, wzr
  407c68:	bl	40ecdc <ferror@plt+0xc94c>
  407c6c:	tbnz	w0, #31, 407d98 <ferror@plt+0x5a08>
  407c70:	ldr	x2, [x20, #864]
  407c74:	adrp	x0, 424000 <ferror@plt+0x21c70>
  407c78:	adrp	x1, 408000 <ferror@plt+0x5c70>
  407c7c:	add	x0, x0, #0x310
  407c80:	add	x1, x1, #0x1a4
  407c84:	mov	w3, wzr
  407c88:	bl	40ef74 <ferror@plt+0xcbe4>
  407c8c:	tbz	w0, #31, 407d24 <ferror@plt+0x5994>
  407c90:	adrp	x8, 424000 <ferror@plt+0x21c70>
  407c94:	ldr	x3, [x8, #856]
  407c98:	adrp	x0, 411000 <ferror@plt+0xec70>
  407c9c:	add	x0, x0, #0x239
  407ca0:	mov	w1, #0x10                  	// #16
  407ca4:	b	407dc0 <ferror@plt+0x5a30>
  407ca8:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  407cac:	ldr	w8, [x8, #3668]
  407cb0:	mov	w9, #0x4                   	// #4
  407cb4:	adrp	x0, 424000 <ferror@plt+0x21c70>
  407cb8:	add	x0, x0, #0x310
  407cbc:	cmp	w8, #0x0
  407cc0:	mov	w8, #0x2                   	// #2
  407cc4:	csel	w2, w8, w9, eq  // eq = none
  407cc8:	mov	w1, #0x7                   	// #7
  407ccc:	bl	40ea9c <ferror@plt+0xc70c>
  407cd0:	tbnz	w0, #31, 407d8c <ferror@plt+0x59fc>
  407cd4:	bl	40cb70 <ferror@plt+0xa7e0>
  407cd8:	tbnz	w0, #0, 407d04 <ferror@plt+0x5974>
  407cdc:	adrp	x0, 411000 <ferror@plt+0xec70>
  407ce0:	add	x0, x0, #0xeff
  407ce4:	bl	4022e0 <printf@plt>
  407ce8:	cmp	w19, #0x1
  407cec:	b.ne	407cfc <ferror@plt+0x596c>  // b.any
  407cf0:	adrp	x0, 411000 <ferror@plt+0xec70>
  407cf4:	add	x0, x0, #0xf0d
  407cf8:	bl	4022e0 <printf@plt>
  407cfc:	mov	w0, #0xa                   	// #10
  407d00:	bl	402320 <putchar@plt>
  407d04:	adrp	x0, 424000 <ferror@plt+0x21c70>
  407d08:	adrp	x1, 407000 <ferror@plt+0x4c70>
  407d0c:	add	x0, x0, #0x310
  407d10:	add	x1, x1, #0xdfc
  407d14:	sub	x2, x29, #0x4
  407d18:	mov	w3, wzr
  407d1c:	bl	40ef74 <ferror@plt+0xcbe4>
  407d20:	tbnz	w0, #31, 407dac <ferror@plt+0x5a1c>
  407d24:	bl	40cac4 <ferror@plt+0xa734>
  407d28:	ldr	x0, [x20, #864]
  407d2c:	bl	4021d0 <fflush@plt>
  407d30:	ldp	x20, x19, [sp, #80]
  407d34:	ldp	x22, x21, [sp, #64]
  407d38:	ldp	x24, x23, [sp, #48]
  407d3c:	ldp	x26, x25, [sp, #32]
  407d40:	ldp	x29, x30, [sp, #16]
  407d44:	mov	w0, wzr
  407d48:	add	sp, sp, #0x60
  407d4c:	ret
  407d50:	mov	x0, x20
  407d54:	ldp	x20, x19, [sp, #80]
  407d58:	ldp	x22, x21, [sp, #64]
  407d5c:	ldp	x24, x23, [sp, #48]
  407d60:	ldp	x26, x25, [sp, #32]
  407d64:	ldp	x29, x30, [sp, #16]
  407d68:	add	sp, sp, #0x60
  407d6c:	b	409ac8 <ferror@plt+0x7738>
  407d70:	bl	4099cc <ferror@plt+0x763c>
  407d74:	adrp	x0, 411000 <ferror@plt+0xec70>
  407d78:	add	x0, x0, #0xda
  407d7c:	bl	409a60 <ferror@plt+0x76d0>
  407d80:	adrp	x0, 411000 <ferror@plt+0xec70>
  407d84:	add	x0, x0, #0xe37
  407d88:	bl	409a60 <ferror@plt+0x76d0>
  407d8c:	adrp	x0, 411000 <ferror@plt+0xec70>
  407d90:	add	x0, x0, #0x220
  407d94:	b	407da0 <ferror@plt+0x5a10>
  407d98:	adrp	x0, 411000 <ferror@plt+0xec70>
  407d9c:	add	x0, x0, #0xf39
  407da0:	bl	401e10 <perror@plt>
  407da4:	mov	w0, #0x1                   	// #1
  407da8:	bl	401df0 <exit@plt>
  407dac:	adrp	x8, 424000 <ferror@plt+0x21c70>
  407db0:	ldr	x3, [x8, #856]
  407db4:	adrp	x0, 411000 <ferror@plt+0xec70>
  407db8:	add	x0, x0, #0xf18
  407dbc:	mov	w1, #0x11                  	// #17
  407dc0:	mov	w2, #0x1                   	// #1
  407dc4:	bl	4021b0 <fwrite@plt>
  407dc8:	mov	w0, #0x1                   	// #1
  407dcc:	bl	401df0 <exit@plt>
  407dd0:	stp	x29, x30, [sp, #-16]!
  407dd4:	adrp	x8, 424000 <ferror@plt+0x21c70>
  407dd8:	ldr	x3, [x8, #856]
  407ddc:	adrp	x0, 412000 <ferror@plt+0xfc70>
  407de0:	add	x0, x0, #0xd
  407de4:	mov	w1, #0x15c                 	// #348
  407de8:	mov	w2, #0x1                   	// #1
  407dec:	mov	x29, sp
  407df0:	bl	4021b0 <fwrite@plt>
  407df4:	mov	w0, #0xffffffff            	// #-1
  407df8:	bl	401df0 <exit@plt>
  407dfc:	stp	x29, x30, [sp, #-96]!
  407e00:	stp	x28, x27, [sp, #16]
  407e04:	stp	x26, x25, [sp, #32]
  407e08:	stp	x24, x23, [sp, #48]
  407e0c:	stp	x22, x21, [sp, #64]
  407e10:	stp	x20, x19, [sp, #80]
  407e14:	mov	x29, sp
  407e18:	sub	sp, sp, #0x220
  407e1c:	ldrh	w3, [x0, #4]
  407e20:	ldr	w2, [x0]
  407e24:	mov	x19, x0
  407e28:	cmp	w3, #0x10
  407e2c:	b.ne	408148 <ferror@plt+0x5db8>  // b.any
  407e30:	subs	w3, w2, #0x20
  407e34:	b.mi	408184 <ferror@plt+0x5df4>  // b.first
  407e38:	ldrb	w8, [x19, #16]
  407e3c:	cmp	w8, #0x7
  407e40:	b.ne	408160 <ferror@plt+0x5dd0>  // b.any
  407e44:	adrp	x8, 424000 <ferror@plt+0x21c70>
  407e48:	ldr	w8, [x8, #1016]
  407e4c:	mov	x21, x1
  407e50:	cbz	w8, 407e60 <ferror@plt+0x5ad0>
  407e54:	ldr	w9, [x19, #20]
  407e58:	cmp	w8, w9
  407e5c:	b.ne	408160 <ferror@plt+0x5dd0>  // b.any
  407e60:	add	x2, x19, #0x20
  407e64:	add	x0, sp, #0x8
  407e68:	mov	w1, #0x35                  	// #53
  407e6c:	bl	41076c <ferror@plt+0xe3dc>
  407e70:	ldr	x20, [sp, #216]
  407e74:	cbz	x20, 407e9c <ferror@plt+0x5b0c>
  407e78:	ldr	w8, [x21]
  407e7c:	adrp	x22, 424000 <ferror@plt+0x21c70>
  407e80:	cmp	w8, #0x1
  407e84:	b.eq	407ef4 <ferror@plt+0x5b64>  // b.none
  407e88:	cbnz	w8, 40811c <ferror@plt+0x5d8c>
  407e8c:	ldr	w1, [x19, #20]
  407e90:	mov	x0, x20
  407e94:	bl	407200 <ferror@plt+0x4e70>
  407e98:	b	40811c <ferror@plt+0x5d8c>
  407e9c:	adrp	x8, 424000 <ferror@plt+0x21c70>
  407ea0:	ldr	w8, [x8, #1012]
  407ea4:	cbnz	w8, 408160 <ferror@plt+0x5dd0>
  407ea8:	bl	40cb70 <ferror@plt+0xa7e0>
  407eac:	tbnz	w0, #0, 408160 <ferror@plt+0x5dd0>
  407eb0:	adrp	x21, 424000 <ferror@plt+0x21c70>
  407eb4:	ldr	w0, [x19, #20]
  407eb8:	ldr	x20, [x21, #864]
  407ebc:	bl	40be28 <ferror@plt+0x9a98>
  407ec0:	adrp	x2, 412000 <ferror@plt+0xfc70>
  407ec4:	mov	x3, x0
  407ec8:	add	x2, x2, #0x2e9
  407ecc:	mov	x0, x20
  407ed0:	mov	w1, wzr
  407ed4:	bl	40d5d0 <ferror@plt+0xb240>
  407ed8:	ldr	x3, [x21, #864]
  407edc:	adrp	x0, 411000 <ferror@plt+0xec70>
  407ee0:	add	x0, x0, #0xf79
  407ee4:	mov	w1, #0x6                   	// #6
  407ee8:	mov	w2, #0x1                   	// #1
  407eec:	bl	4021b0 <fwrite@plt>
  407ef0:	b	408160 <ferror@plt+0x5dd0>
  407ef4:	ldr	w19, [x19, #20]
  407ef8:	ldrh	w21, [x20]
  407efc:	mov	x0, xzr
  407f00:	bl	40cb90 <ferror@plt+0xa800>
  407f04:	mov	w0, w19
  407f08:	bl	40be28 <ferror@plt+0x9a98>
  407f0c:	adrp	x2, 410000 <ferror@plt+0xdc70>
  407f10:	adrp	x3, 412000 <ferror@plt+0xfc70>
  407f14:	mov	x4, x0
  407f18:	add	x2, x2, #0xf80
  407f1c:	add	x3, x3, #0x2e9
  407f20:	mov	w0, #0x4                   	// #4
  407f24:	mov	w1, wzr
  407f28:	bl	40d134 <ferror@plt+0xada4>
  407f2c:	adrp	x1, 411000 <ferror@plt+0xec70>
  407f30:	add	x1, x1, #0xe0a
  407f34:	mov	w0, #0x2                   	// #2
  407f38:	bl	40cbec <ferror@plt+0xa85c>
  407f3c:	cmp	w21, #0x8
  407f40:	b.cc	40810c <ferror@plt+0x5d7c>  // b.lo, b.ul, b.last
  407f44:	adrp	x23, 411000 <ferror@plt+0xec70>
  407f48:	mov	w19, wzr
  407f4c:	mov	w25, wzr
  407f50:	sub	w21, w21, #0x4
  407f54:	add	x20, x20, #0x4
  407f58:	adrp	x28, 424000 <ferror@plt+0x21c70>
  407f5c:	add	x23, x23, #0xe18
  407f60:	b	407fa4 <ferror@plt+0x5c14>
  407f64:	bl	40cbd8 <ferror@plt+0xa848>
  407f68:	adrp	x22, 424000 <ferror@plt+0x21c70>
  407f6c:	ldr	x4, [x22, #840]
  407f70:	adrp	x3, 412000 <ferror@plt+0xfc70>
  407f74:	mov	w0, #0x1                   	// #1
  407f78:	mov	w1, #0x6                   	// #6
  407f7c:	mov	x2, xzr
  407f80:	add	x3, x3, #0x2e9
  407f84:	bl	40d134 <ferror@plt+0xada4>
  407f88:	ldrh	w8, [x20]
  407f8c:	add	w8, w8, #0x3
  407f90:	and	x8, x8, #0x1fffc
  407f94:	sub	w21, w21, w8
  407f98:	cmp	w21, #0x3
  407f9c:	add	x20, x20, x8
  407fa0:	b.le	40810c <ferror@plt+0x5d7c>
  407fa4:	ldrh	w8, [x20]
  407fa8:	subs	w3, w8, #0x4
  407fac:	b.cc	40810c <ferror@plt+0x5d7c>  // b.lo, b.ul, b.last
  407fb0:	cmp	w21, w8
  407fb4:	b.lt	40810c <ferror@plt+0x5d7c>  // b.tstop
  407fb8:	ldrh	w8, [x20, #2]
  407fbc:	cmp	w8, #0x3
  407fc0:	b.ne	407f88 <ferror@plt+0x5bf8>  // b.any
  407fc4:	add	x2, x20, #0x4
  407fc8:	sub	x0, x29, #0x68
  407fcc:	mov	w1, #0x3                   	// #3
  407fd0:	bl	41076c <ferror@plt+0xe3dc>
  407fd4:	ldur	x8, [x29, #-88]
  407fd8:	cbz	x8, 407f88 <ferror@plt+0x5bf8>
  407fdc:	ldur	x9, [x29, #-96]
  407fe0:	ldrh	w27, [x8, #4]
  407fe4:	cbz	x9, 4080fc <ferror@plt+0x5d6c>
  407fe8:	ldr	w26, [x9, #4]
  407fec:	ldur	x8, [x29, #-80]
  407ff0:	cbz	x8, 407ff8 <ferror@plt+0x5c68>
  407ff4:	ldrh	w8, [x8, #4]
  407ff8:	ldr	w9, [x28, #1012]
  407ffc:	tst	w8, #0x10
  408000:	csel	w25, w27, w25, eq  // eq = none
  408004:	csel	w19, w26, w19, eq  // eq = none
  408008:	tbnz	w8, #4, 408018 <ferror@plt+0x5c88>
  40800c:	cbz	w9, 408018 <ferror@plt+0x5c88>
  408010:	cmp	w9, w27
  408014:	b.cc	40810c <ferror@plt+0x5d7c>  // b.lo, b.ul, b.last
  408018:	tbnz	w8, #3, 407f88 <ferror@plt+0x5bf8>
  40801c:	cmp	w9, w27
  408020:	b.hi	407f88 <ferror@plt+0x5bf8>  // b.pmore
  408024:	mov	x0, xzr
  408028:	mov	x22, x28
  40802c:	bl	40cb90 <ferror@plt+0xa800>
  408030:	mov	x24, x23
  408034:	adrp	x23, 410000 <ferror@plt+0xdc70>
  408038:	adrp	x2, 411000 <ferror@plt+0xec70>
  40803c:	add	x23, x23, #0xe9b
  408040:	sub	x0, x29, #0x48
  408044:	mov	w1, #0x40                  	// #64
  408048:	add	x2, x2, #0xe12
  40804c:	mov	x3, x23
  408050:	and	w28, w25, #0xffff
  408054:	bl	401ef0 <snprintf@plt>
  408058:	mov	w0, #0x4                   	// #4
  40805c:	mov	w1, #0x6                   	// #6
  408060:	mov	x2, x23
  408064:	mov	x3, x24
  408068:	mov	w4, w28
  40806c:	mov	x23, x24
  408070:	bl	40ce10 <ferror@plt+0xaa80>
  408074:	cmp	w28, w27
  408078:	b.eq	408098 <ferror@plt+0x5d08>  // b.none
  40807c:	adrp	x3, 411000 <ferror@plt+0xec70>
  408080:	sub	x2, x29, #0x48
  408084:	mov	w0, #0x4                   	// #4
  408088:	mov	w1, #0x6                   	// #6
  40808c:	add	x3, x3, #0xe1d
  408090:	mov	w4, w27
  408094:	bl	40ce10 <ferror@plt+0xaa80>
  408098:	adrp	x24, 411000 <ferror@plt+0xec70>
  40809c:	adrp	x2, 411000 <ferror@plt+0xec70>
  4080a0:	add	x24, x24, #0xf80
  4080a4:	sub	x0, x29, #0x48
  4080a8:	mov	w1, #0x40                  	// #64
  4080ac:	add	x2, x2, #0xe12
  4080b0:	mov	x3, x24
  4080b4:	bl	401ef0 <snprintf@plt>
  4080b8:	mov	w0, #0x4                   	// #4
  4080bc:	mov	w1, #0x6                   	// #6
  4080c0:	mov	x2, x24
  4080c4:	mov	x3, x23
  4080c8:	mov	w4, w19
  4080cc:	bl	40ce10 <ferror@plt+0xaa80>
  4080d0:	cmp	w19, w26
  4080d4:	mov	x28, x22
  4080d8:	b.eq	407f64 <ferror@plt+0x5bd4>  // b.none
  4080dc:	adrp	x3, 411000 <ferror@plt+0xec70>
  4080e0:	sub	x2, x29, #0x48
  4080e4:	mov	w0, #0x4                   	// #4
  4080e8:	mov	w1, #0x6                   	// #6
  4080ec:	add	x3, x3, #0xe1d
  4080f0:	mov	w4, w26
  4080f4:	bl	40ce10 <ferror@plt+0xaa80>
  4080f8:	b	407f64 <ferror@plt+0x5bd4>
  4080fc:	mov	w26, wzr
  408100:	ldur	x8, [x29, #-80]
  408104:	cbnz	x8, 407ff4 <ferror@plt+0x5c64>
  408108:	b	407ff8 <ferror@plt+0x5c68>
  40810c:	mov	w0, #0x2                   	// #2
  408110:	mov	x1, xzr
  408114:	bl	40cc5c <ferror@plt+0xa8cc>
  408118:	bl	40cbd8 <ferror@plt+0xa848>
  40811c:	ldr	x4, [x22, #840]
  408120:	adrp	x3, 412000 <ferror@plt+0xfc70>
  408124:	add	x3, x3, #0x2e9
  408128:	mov	w0, #0x1                   	// #1
  40812c:	mov	w1, #0x6                   	// #6
  408130:	mov	x2, xzr
  408134:	bl	40d134 <ferror@plt+0xada4>
  408138:	adrp	x8, 424000 <ferror@plt+0x21c70>
  40813c:	ldr	x0, [x8, #864]
  408140:	bl	4021d0 <fflush@plt>
  408144:	b	408160 <ferror@plt+0x5dd0>
  408148:	adrp	x8, 424000 <ferror@plt+0x21c70>
  40814c:	ldr	x0, [x8, #856]
  408150:	ldrh	w4, [x19, #6]
  408154:	adrp	x1, 411000 <ferror@plt+0xec70>
  408158:	add	x1, x1, #0xf58
  40815c:	bl	402360 <fprintf@plt>
  408160:	mov	w0, wzr
  408164:	add	sp, sp, #0x220
  408168:	ldp	x20, x19, [sp, #80]
  40816c:	ldp	x22, x21, [sp, #64]
  408170:	ldp	x24, x23, [sp, #48]
  408174:	ldp	x26, x25, [sp, #32]
  408178:	ldp	x28, x27, [sp, #16]
  40817c:	ldp	x29, x30, [sp], #96
  408180:	ret
  408184:	adrp	x8, 424000 <ferror@plt+0x21c70>
  408188:	ldr	x0, [x8, #856]
  40818c:	adrp	x1, 410000 <ferror@plt+0xdc70>
  408190:	add	x1, x1, #0xf52
  408194:	mov	w2, w3
  408198:	bl	402360 <fprintf@plt>
  40819c:	mov	w0, #0xffffffff            	// #-1
  4081a0:	b	408164 <ferror@plt+0x5dd4>
  4081a4:	sub	sp, sp, #0x50
  4081a8:	stp	x29, x30, [sp, #48]
  4081ac:	stp	x20, x19, [sp, #64]
  4081b0:	ldr	w8, [x0]
  4081b4:	add	x29, sp, #0x30
  4081b8:	subs	w3, w8, #0x1c
  4081bc:	b.mi	40822c <ferror@plt+0x5e9c>  // b.first
  4081c0:	adrp	x8, 424000 <ferror@plt+0x21c70>
  4081c4:	ldr	w8, [x8, #1016]
  4081c8:	mov	x20, x0
  4081cc:	mov	x19, x1
  4081d0:	cbz	w8, 4081e0 <ferror@plt+0x5e50>
  4081d4:	ldr	w9, [x20, #20]
  4081d8:	cmp	w8, w9
  4081dc:	b.ne	408218 <ferror@plt+0x5e88>  // b.any
  4081e0:	add	x2, x20, #0x1c
  4081e4:	mov	x0, sp
  4081e8:	mov	w1, #0x5                   	// #5
  4081ec:	bl	41076c <ferror@plt+0xe3dc>
  4081f0:	ldr	x0, [sp, #16]
  4081f4:	cbz	x0, 408200 <ferror@plt+0x5e70>
  4081f8:	ldr	w1, [x20, #20]
  4081fc:	bl	408258 <ferror@plt+0x5ec8>
  408200:	ldr	x0, [sp, #24]
  408204:	cbz	x0, 408210 <ferror@plt+0x5e80>
  408208:	ldr	w1, [x20, #20]
  40820c:	bl	408258 <ferror@plt+0x5ec8>
  408210:	mov	x0, x19
  408214:	bl	4021d0 <fflush@plt>
  408218:	mov	w0, wzr
  40821c:	ldp	x20, x19, [sp, #64]
  408220:	ldp	x29, x30, [sp, #48]
  408224:	add	sp, sp, #0x50
  408228:	ret
  40822c:	adrp	x8, 424000 <ferror@plt+0x21c70>
  408230:	ldr	x0, [x8, #856]
  408234:	adrp	x1, 410000 <ferror@plt+0xdc70>
  408238:	add	x1, x1, #0xf52
  40823c:	mov	w2, w3
  408240:	bl	402360 <fprintf@plt>
  408244:	mov	w0, #0xffffffff            	// #-1
  408248:	ldp	x20, x19, [sp, #64]
  40824c:	ldp	x29, x30, [sp, #48]
  408250:	add	sp, sp, #0x50
  408254:	ret
  408258:	sub	sp, sp, #0x80
  40825c:	stp	x29, x30, [sp, #32]
  408260:	stp	x28, x27, [sp, #48]
  408264:	stp	x26, x25, [sp, #64]
  408268:	stp	x24, x23, [sp, #80]
  40826c:	stp	x22, x21, [sp, #96]
  408270:	stp	x20, x19, [sp, #112]
  408274:	mov	x2, x0
  408278:	ldrh	w8, [x2], #4
  40827c:	mov	w19, w1
  408280:	add	x0, sp, #0x8
  408284:	mov	w1, #0x2                   	// #2
  408288:	sub	w3, w8, #0x4
  40828c:	add	x29, sp, #0x20
  408290:	bl	41076c <ferror@plt+0xe3dc>
  408294:	ldr	x9, [sp, #16]
  408298:	cbz	x9, 4084c8 <ferror@plt+0x6138>
  40829c:	ldrh	w10, [x9]
  4082a0:	cmp	w10, #0x8
  4082a4:	b.cc	4084c8 <ferror@plt+0x6138>  // b.lo, b.ul, b.last
  4082a8:	adrp	x27, 411000 <ferror@plt+0xec70>
  4082ac:	adrp	x28, 411000 <ferror@plt+0xec70>
  4082b0:	adrp	x21, 411000 <ferror@plt+0xec70>
  4082b4:	adrp	x20, 412000 <ferror@plt+0xfc70>
  4082b8:	mov	w8, wzr
  4082bc:	add	x22, x9, #0x4
  4082c0:	sub	w23, w10, #0x4
  4082c4:	adrp	x24, 424000 <ferror@plt+0x21c70>
  4082c8:	mov	w25, #0x21                  	// #33
  4082cc:	add	x27, x27, #0xfc8
  4082d0:	add	x28, x28, #0xfd7
  4082d4:	add	x21, x21, #0xfe0
  4082d8:	add	x20, x20, #0x2
  4082dc:	b	40837c <ferror@plt+0x5fec>
  4082e0:	mov	w0, #0x2                   	// #2
  4082e4:	mov	x1, xzr
  4082e8:	bl	40cc5c <ferror@plt+0xa8cc>
  4082ec:	ldur	x4, [x22, #4]
  4082f0:	adrp	x2, 411000 <ferror@plt+0xec70>
  4082f4:	adrp	x3, 411000 <ferror@plt+0xec70>
  4082f8:	mov	w0, #0x4                   	// #4
  4082fc:	mov	w1, #0x6                   	// #6
  408300:	add	x2, x2, #0xf91
  408304:	add	x3, x3, #0xf9a
  408308:	bl	40cf24 <ferror@plt+0xab94>
  40830c:	ldur	x4, [x22, #12]
  408310:	adrp	x2, 411000 <ferror@plt+0xec70>
  408314:	mov	w0, #0x4                   	// #4
  408318:	mov	w1, #0x6                   	// #6
  40831c:	add	x2, x2, #0xfbd
  408320:	mov	x3, x27
  408324:	bl	40cf24 <ferror@plt+0xab94>
  408328:	ldur	x4, [x22, #20]
  40832c:	mov	w0, #0x4                   	// #4
  408330:	mov	w1, #0x6                   	// #6
  408334:	mov	x2, x28
  408338:	mov	x3, x21
  40833c:	bl	40cf24 <ferror@plt+0xab94>
  408340:	ldur	x4, [x22, #28]
  408344:	mov	w0, #0x4                   	// #4
  408348:	mov	w1, #0x6                   	// #6
  40834c:	mov	x2, x20
  408350:	mov	x3, x27
  408354:	bl	40cf24 <ferror@plt+0xab94>
  408358:	bl	40cbd8 <ferror@plt+0xa848>
  40835c:	ldrh	w9, [x22]
  408360:	mov	w8, #0x1                   	// #1
  408364:	add	w9, w9, #0x3
  408368:	and	w9, w9, #0x1fffc
  40836c:	sub	w23, w23, w9
  408370:	cmp	w23, #0x3
  408374:	add	x22, x22, x9
  408378:	b.le	4084b4 <ferror@plt+0x6124>
  40837c:	ldrh	w9, [x22]
  408380:	cmp	w9, #0x4
  408384:	b.cc	4084b4 <ferror@plt+0x6124>  // b.lo, b.ul, b.last
  408388:	cmp	w23, w9
  40838c:	b.lt	4084b4 <ferror@plt+0x6124>  // b.tstop
  408390:	ldrh	w10, [x22, #2]
  408394:	cmp	w10, #0x1
  408398:	b.ne	408364 <ferror@plt+0x5fd4>  // b.any
  40839c:	ldr	w10, [x24, #1012]
  4083a0:	cbz	w10, 4083b0 <ferror@plt+0x6020>
  4083a4:	ldrh	w11, [x22, #36]
  4083a8:	cmp	w10, w11
  4083ac:	b.ne	408364 <ferror@plt+0x5fd4>  // b.any
  4083b0:	ldrh	w10, [x22, #38]
  4083b4:	and	w10, w10, w25
  4083b8:	cmp	w10, #0x1
  4083bc:	b.eq	408364 <ferror@plt+0x5fd4>  // b.none
  4083c0:	tbz	w8, #0, 4083e8 <ferror@plt+0x6058>
  4083c4:	adrp	x3, 411000 <ferror@plt+0xec70>
  4083c8:	adrp	x4, 412000 <ferror@plt+0xfc70>
  4083cc:	mov	w0, #0x1                   	// #1
  4083d0:	mov	w1, #0x6                   	// #6
  4083d4:	mov	x2, xzr
  4083d8:	add	x3, x3, #0xf86
  4083dc:	add	x4, x4, #0xd06
  4083e0:	bl	40d134 <ferror@plt+0xada4>
  4083e4:	b	408428 <ferror@plt+0x6098>
  4083e8:	mov	x0, xzr
  4083ec:	bl	40cb90 <ferror@plt+0xa800>
  4083f0:	mov	w0, w19
  4083f4:	bl	40be28 <ferror@plt+0x9a98>
  4083f8:	adrp	x2, 410000 <ferror@plt+0xdc70>
  4083fc:	adrp	x3, 411000 <ferror@plt+0xec70>
  408400:	mov	x4, x0
  408404:	mov	w0, #0x4                   	// #4
  408408:	mov	w1, wzr
  40840c:	add	x2, x2, #0xf80
  408410:	add	x3, x3, #0xf86
  408414:	bl	40d134 <ferror@plt+0xada4>
  408418:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40841c:	mov	w0, #0x2                   	// #2
  408420:	add	x1, x1, #0xc93
  408424:	bl	40cbec <ferror@plt+0xa85c>
  408428:	mov	x0, xzr
  40842c:	bl	40cb90 <ferror@plt+0xa800>
  408430:	ldrh	w4, [x22, #36]
  408434:	adrp	x2, 411000 <ferror@plt+0xec70>
  408438:	adrp	x3, 411000 <ferror@plt+0xec70>
  40843c:	mov	w0, #0x4                   	// #4
  408440:	mov	w1, #0x6                   	// #6
  408444:	add	x2, x2, #0xe37
  408448:	add	x3, x3, #0xf8c
  40844c:	bl	40cdb0 <ferror@plt+0xaa20>
  408450:	ldrh	w26, [x22, #38]
  408454:	cbz	w26, 4082ec <ferror@plt+0x5f5c>
  408458:	adrp	x1, 411000 <ferror@plt+0xec70>
  40845c:	mov	w0, #0x2                   	// #2
  408460:	add	x1, x1, #0x8b
  408464:	bl	40cbec <ferror@plt+0xa85c>
  408468:	tbz	w26, #1, 40848c <ferror@plt+0x60fc>
  40846c:	adrp	x3, 412000 <ferror@plt+0xfc70>
  408470:	adrp	x4, 411000 <ferror@plt+0xec70>
  408474:	mov	w0, #0x4                   	// #4
  408478:	mov	w1, #0x6                   	// #6
  40847c:	mov	x2, xzr
  408480:	add	x3, x3, #0x2e8
  408484:	add	x4, x4, #0xe21
  408488:	bl	40d134 <ferror@plt+0xada4>
  40848c:	tbz	w26, #2, 4082e0 <ferror@plt+0x5f50>
  408490:	adrp	x3, 412000 <ferror@plt+0xfc70>
  408494:	adrp	x4, 411000 <ferror@plt+0xec70>
  408498:	mov	w0, #0x4                   	// #4
  40849c:	mov	w1, #0x6                   	// #6
  4084a0:	mov	x2, xzr
  4084a4:	add	x3, x3, #0x2e8
  4084a8:	add	x4, x4, #0xe26
  4084ac:	bl	40d134 <ferror@plt+0xada4>
  4084b0:	b	4082e0 <ferror@plt+0x5f50>
  4084b4:	tbz	w8, #0, 4084c8 <ferror@plt+0x6138>
  4084b8:	mov	w0, #0x2                   	// #2
  4084bc:	mov	x1, xzr
  4084c0:	bl	40cc5c <ferror@plt+0xa8cc>
  4084c4:	bl	40cbd8 <ferror@plt+0xa848>
  4084c8:	ldp	x20, x19, [sp, #112]
  4084cc:	ldp	x22, x21, [sp, #96]
  4084d0:	ldp	x24, x23, [sp, #80]
  4084d4:	ldp	x26, x25, [sp, #64]
  4084d8:	ldp	x28, x27, [sp, #48]
  4084dc:	ldp	x29, x30, [sp, #32]
  4084e0:	add	sp, sp, #0x80
  4084e4:	ret
  4084e8:	sub	sp, sp, #0x110
  4084ec:	stp	x20, x19, [sp, #256]
  4084f0:	mov	x19, x2
  4084f4:	mov	x20, x1
  4084f8:	adrp	x2, 412000 <ferror@plt+0xfc70>
  4084fc:	mov	x3, x0
  408500:	add	x2, x2, #0x23e
  408504:	add	x0, sp, #0x60
  408508:	mov	w1, #0x80                  	// #128
  40850c:	mov	x4, x20
  408510:	stp	x29, x30, [sp, #224]
  408514:	stp	x28, x21, [sp, #240]
  408518:	add	x29, sp, #0xe0
  40851c:	bl	401ef0 <snprintf@plt>
  408520:	cmp	w0, #0x1
  408524:	b.lt	4085d0 <ferror@plt+0x6240>  // b.tstop
  408528:	cmp	w0, #0x80
  40852c:	b.cs	4085d0 <ferror@plt+0x6240>  // b.hs, b.nlast
  408530:	adrp	x1, 412000 <ferror@plt+0xfc70>
  408534:	add	x1, x1, #0x942
  408538:	add	x0, sp, #0x60
  40853c:	bl	4021f0 <fopen64@plt>
  408540:	cbz	x0, 4085f4 <ferror@plt+0x6264>
  408544:	mov	x21, x0
  408548:	add	x0, sp, #0x10
  40854c:	mov	w1, #0x50                  	// #80
  408550:	mov	x2, x21
  408554:	bl	402370 <fgets@plt>
  408558:	cbz	x0, 408628 <ferror@plt+0x6298>
  40855c:	add	x0, sp, #0x10
  408560:	mov	w1, #0xa                   	// #10
  408564:	add	x20, sp, #0x10
  408568:	bl	402190 <strchr@plt>
  40856c:	cbz	x0, 408574 <ferror@plt+0x61e4>
  408570:	strb	wzr, [x0]
  408574:	mov	x0, x21
  408578:	bl	401f30 <fclose@plt>
  40857c:	add	x0, sp, #0x10
  408580:	add	x1, sp, #0x8
  408584:	mov	w2, wzr
  408588:	bl	4020f0 <strtol@plt>
  40858c:	ldr	x8, [sp, #8]
  408590:	cmp	x20, x8
  408594:	b.eq	408654 <ferror@plt+0x62c4>  // b.none
  408598:	ldrb	w8, [x8]
  40859c:	cbnz	w8, 408654 <ferror@plt+0x62c4>
  4085a0:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  4085a4:	add	x8, x0, x8
  4085a8:	mov	x20, x0
  4085ac:	cmp	x8, #0x1
  4085b0:	b.hi	4085c4 <ferror@plt+0x6234>  // b.pmore
  4085b4:	bl	402300 <__errno_location@plt>
  4085b8:	ldr	w8, [x0]
  4085bc:	cmp	w8, #0x22
  4085c0:	b.eq	408674 <ferror@plt+0x62e4>  // b.none
  4085c4:	mov	w0, wzr
  4085c8:	str	x20, [x19]
  4085cc:	b	4086c0 <ferror@plt+0x6330>
  4085d0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4085d4:	ldr	x8, [x8, #3992]
  4085d8:	adrp	x0, 412000 <ferror@plt+0xfc70>
  4085dc:	add	x0, x0, #0x253
  4085e0:	mov	w1, #0x26                  	// #38
  4085e4:	ldr	x3, [x8]
  4085e8:	mov	w2, #0x1                   	// #1
  4085ec:	bl	4021b0 <fwrite@plt>
  4085f0:	b	4086bc <ferror@plt+0x632c>
  4085f4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4085f8:	ldr	x8, [x8, #3992]
  4085fc:	ldr	x19, [x8]
  408600:	bl	402300 <__errno_location@plt>
  408604:	ldr	w0, [x0]
  408608:	bl	402050 <strerror@plt>
  40860c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  408610:	mov	x3, x0
  408614:	add	x1, x1, #0x27a
  408618:	add	x2, sp, #0x60
  40861c:	mov	x0, x19
  408620:	bl	402360 <fprintf@plt>
  408624:	b	4086bc <ferror@plt+0x632c>
  408628:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40862c:	ldr	x8, [x8, #3992]
  408630:	adrp	x1, 412000 <ferror@plt+0xfc70>
  408634:	add	x1, x1, #0x288
  408638:	add	x3, sp, #0x60
  40863c:	ldr	x0, [x8]
  408640:	mov	x2, x20
  408644:	bl	402360 <fprintf@plt>
  408648:	mov	x0, x21
  40864c:	bl	401f30 <fclose@plt>
  408650:	b	4086a0 <ferror@plt+0x6310>
  408654:	adrp	x8, 423000 <ferror@plt+0x20c70>
  408658:	ldr	x8, [x8, #3992]
  40865c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  408660:	add	x1, x1, #0x2b7
  408664:	add	x2, sp, #0x10
  408668:	ldr	x0, [x8]
  40866c:	add	x3, sp, #0x60
  408670:	b	40869c <ferror@plt+0x630c>
  408674:	adrp	x8, 423000 <ferror@plt+0x20c70>
  408678:	ldr	x8, [x8, #3992]
  40867c:	mov	w0, #0x22                  	// #34
  408680:	ldr	x19, [x8]
  408684:	bl	402050 <strerror@plt>
  408688:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40868c:	mov	x3, x0
  408690:	add	x1, x1, #0x2de
  408694:	add	x2, sp, #0x60
  408698:	mov	x0, x19
  40869c:	bl	402360 <fprintf@plt>
  4086a0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4086a4:	ldr	x8, [x8, #3992]
  4086a8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4086ac:	add	x1, x1, #0x2ec
  4086b0:	add	x2, sp, #0x60
  4086b4:	ldr	x0, [x8]
  4086b8:	bl	402360 <fprintf@plt>
  4086bc:	mov	w0, #0xffffffff            	// #-1
  4086c0:	ldp	x20, x19, [sp, #256]
  4086c4:	ldp	x28, x21, [sp, #240]
  4086c8:	ldp	x29, x30, [sp, #224]
  4086cc:	add	sp, sp, #0x110
  4086d0:	ret
  4086d4:	sub	w8, w0, #0x41
  4086d8:	and	w8, w8, #0xff
  4086dc:	cmp	w8, #0x6
  4086e0:	and	w8, w0, #0xff
  4086e4:	b.cs	4086f4 <ferror@plt+0x6364>  // b.hs, b.nlast
  4086e8:	mov	w9, #0xffffffc9            	// #-55
  4086ec:	add	w0, w9, w8
  4086f0:	ret
  4086f4:	sub	w9, w0, #0x61
  4086f8:	and	w9, w9, #0xff
  4086fc:	cmp	w9, #0x6
  408700:	b.cs	408710 <ferror@plt+0x6380>  // b.hs, b.nlast
  408704:	mov	w9, #0xffffffa9            	// #-87
  408708:	add	w0, w9, w8
  40870c:	ret
  408710:	sub	w9, w0, #0x30
  408714:	and	w9, w9, #0xff
  408718:	sub	w8, w8, #0x30
  40871c:	cmp	w9, #0xa
  408720:	csinv	w0, w8, wzr, cc  // cc = lo, ul, last
  408724:	ret
  408728:	sub	sp, sp, #0x30
  40872c:	stp	x29, x30, [sp, #16]
  408730:	stp	x20, x19, [sp, #32]
  408734:	add	x29, sp, #0x10
  408738:	cbz	x1, 40878c <ferror@plt+0x63fc>
  40873c:	ldrb	w8, [x1]
  408740:	mov	x20, x1
  408744:	cbz	w8, 40878c <ferror@plt+0x63fc>
  408748:	mov	x19, x0
  40874c:	add	x1, sp, #0x8
  408750:	mov	x0, x20
  408754:	bl	4020f0 <strtol@plt>
  408758:	ldr	x9, [sp, #8]
  40875c:	mov	x8, x0
  408760:	mov	w0, #0xffffffff            	// #-1
  408764:	cbz	x9, 40877c <ferror@plt+0x63ec>
  408768:	cmp	x9, x20
  40876c:	b.eq	40877c <ferror@plt+0x63ec>  // b.none
  408770:	ldrb	w9, [x9]
  408774:	cbz	w9, 4087a0 <ferror@plt+0x6410>
  408778:	mov	w0, #0xffffffff            	// #-1
  40877c:	ldp	x20, x19, [sp, #32]
  408780:	ldp	x29, x30, [sp, #16]
  408784:	add	sp, sp, #0x30
  408788:	ret
  40878c:	mov	w0, #0xffffffff            	// #-1
  408790:	ldp	x20, x19, [sp, #32]
  408794:	ldp	x29, x30, [sp, #16]
  408798:	add	sp, sp, #0x30
  40879c:	ret
  4087a0:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  4087a4:	add	x9, x8, x9
  4087a8:	cmp	x9, #0x2
  4087ac:	mov	w0, #0xffffffff            	// #-1
  4087b0:	b.cc	40877c <ferror@plt+0x63ec>  // b.lo, b.ul, b.last
  4087b4:	mov	w9, #0x80000000            	// #-2147483648
  4087b8:	add	x9, x8, x9
  4087bc:	lsr	x9, x9, #32
  4087c0:	cbnz	x9, 40877c <ferror@plt+0x63ec>
  4087c4:	mov	w0, wzr
  4087c8:	str	w8, [x19]
  4087cc:	ldp	x20, x19, [sp, #32]
  4087d0:	ldp	x29, x30, [sp, #16]
  4087d4:	add	sp, sp, #0x30
  4087d8:	ret
  4087dc:	rev	w8, w0
  4087e0:	neg	w9, w8
  4087e4:	bics	wzr, w9, w8
  4087e8:	b.eq	4087f4 <ferror@plt+0x6464>  // b.none
  4087ec:	mov	w0, #0xffffffff            	// #-1
  4087f0:	ret
  4087f4:	cbz	w0, 408808 <ferror@plt+0x6478>
  4087f8:	mov	w0, wzr
  4087fc:	lsl	w8, w8, #1
  408800:	add	w0, w0, #0x1
  408804:	cbnz	w8, 4087fc <ferror@plt+0x646c>
  408808:	ret
  40880c:	sub	sp, sp, #0x30
  408810:	stp	x29, x30, [sp, #16]
  408814:	stp	x20, x19, [sp, #32]
  408818:	add	x29, sp, #0x10
  40881c:	cbz	x1, 408880 <ferror@plt+0x64f0>
  408820:	ldrb	w8, [x1]
  408824:	mov	x20, x1
  408828:	cbz	w8, 408880 <ferror@plt+0x64f0>
  40882c:	mov	x19, x0
  408830:	add	x1, sp, #0x8
  408834:	mov	x0, x20
  408838:	bl	401dd0 <strtoul@plt>
  40883c:	ldr	x9, [sp, #8]
  408840:	mov	x8, x0
  408844:	mov	w0, #0xffffffff            	// #-1
  408848:	cbz	x9, 408870 <ferror@plt+0x64e0>
  40884c:	cmp	x9, x20
  408850:	b.eq	408870 <ferror@plt+0x64e0>  // b.none
  408854:	ldrb	w9, [x9]
  408858:	mov	w0, #0xffffffff            	// #-1
  40885c:	cbnz	w9, 408870 <ferror@plt+0x64e0>
  408860:	lsr	x9, x8, #32
  408864:	cbnz	x9, 408870 <ferror@plt+0x64e0>
  408868:	mov	w0, wzr
  40886c:	str	w8, [x19]
  408870:	ldp	x20, x19, [sp, #32]
  408874:	ldp	x29, x30, [sp, #16]
  408878:	add	sp, sp, #0x30
  40887c:	ret
  408880:	mov	w0, #0xffffffff            	// #-1
  408884:	ldp	x20, x19, [sp, #32]
  408888:	ldp	x29, x30, [sp, #16]
  40888c:	add	sp, sp, #0x30
  408890:	ret
  408894:	sub	sp, sp, #0x50
  408898:	stp	x22, x21, [sp, #48]
  40889c:	mov	x22, x1
  4088a0:	stp	x20, x19, [sp, #64]
  4088a4:	mov	x19, x0
  4088a8:	mov	w1, #0x2e                  	// #46
  4088ac:	mov	x0, x22
  4088b0:	str	d8, [sp, #16]
  4088b4:	stp	x29, x30, [sp, #24]
  4088b8:	str	x23, [sp, #40]
  4088bc:	add	x29, sp, #0x10
  4088c0:	mov	x21, x2
  4088c4:	bl	402190 <strchr@plt>
  4088c8:	add	x1, sp, #0x8
  4088cc:	cbz	x0, 40892c <ferror@plt+0x659c>
  4088d0:	mov	x0, x22
  4088d4:	bl	401e30 <strtod@plt>
  4088d8:	fcmp	d0, #0.0
  4088dc:	b.mi	408a00 <ferror@plt+0x6670>  // b.first
  4088e0:	ldr	x20, [sp, #8]
  4088e4:	mov	w0, #0xffffffff            	// #-1
  4088e8:	cbz	x20, 408a34 <ferror@plt+0x66a4>
  4088ec:	cmp	x20, x22
  4088f0:	b.eq	408a34 <ferror@plt+0x66a4>  // b.none
  4088f4:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  4088f8:	mov	v8.16b, v0.16b
  4088fc:	fmov	d0, x8
  408900:	fcmp	d8, d0
  408904:	b.ne	408920 <ferror@plt+0x6590>  // b.any
  408908:	bl	402300 <__errno_location@plt>
  40890c:	ldr	w8, [x0]
  408910:	cmp	w8, #0x22
  408914:	b.eq	408a00 <ferror@plt+0x6670>  // b.none
  408918:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  40891c:	fmov	d8, x8
  408920:	cmp	x20, x22
  408924:	b.ne	408974 <ferror@plt+0x65e4>  // b.any
  408928:	b	408a00 <ferror@plt+0x6670>
  40892c:	mov	x0, x22
  408930:	mov	w2, wzr
  408934:	bl	401dd0 <strtoul@plt>
  408938:	ldr	x20, [sp, #8]
  40893c:	mov	x23, x0
  408940:	mov	w0, #0xffffffff            	// #-1
  408944:	cbz	x20, 408a34 <ferror@plt+0x66a4>
  408948:	cmp	x20, x22
  40894c:	b.eq	408a34 <ferror@plt+0x66a4>  // b.none
  408950:	cmn	x23, #0x1
  408954:	b.ne	408968 <ferror@plt+0x65d8>  // b.any
  408958:	bl	402300 <__errno_location@plt>
  40895c:	ldr	w8, [x0]
  408960:	cmp	w8, #0x22
  408964:	b.eq	408a00 <ferror@plt+0x6670>  // b.none
  408968:	ucvtf	d8, x23
  40896c:	cmp	x20, x22
  408970:	b.eq	408a00 <ferror@plt+0x6670>  // b.none
  408974:	mov	w8, #0x1                   	// #1
  408978:	str	w8, [x21]
  40897c:	ldrb	w8, [x20]
  408980:	cbz	w8, 408a18 <ferror@plt+0x6688>
  408984:	adrp	x1, 412000 <ferror@plt+0xfc70>
  408988:	add	x1, x1, #0x2ea
  40898c:	mov	x0, x20
  408990:	str	wzr, [x21]
  408994:	bl	402000 <strcasecmp@plt>
  408998:	cbz	w0, 408a08 <ferror@plt+0x6678>
  40899c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4089a0:	add	x1, x1, #0x301
  4089a4:	mov	x0, x20
  4089a8:	bl	402000 <strcasecmp@plt>
  4089ac:	cbz	w0, 408a08 <ferror@plt+0x6678>
  4089b0:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4089b4:	add	x1, x1, #0x306
  4089b8:	mov	x0, x20
  4089bc:	bl	402000 <strcasecmp@plt>
  4089c0:	cbz	w0, 408a08 <ferror@plt+0x6678>
  4089c4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4089c8:	add	x1, x1, #0x666
  4089cc:	mov	x0, x20
  4089d0:	bl	402000 <strcasecmp@plt>
  4089d4:	cbz	w0, 408a18 <ferror@plt+0x6688>
  4089d8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4089dc:	add	x1, x1, #0x300
  4089e0:	mov	x0, x20
  4089e4:	bl	402000 <strcasecmp@plt>
  4089e8:	cbz	w0, 408a18 <ferror@plt+0x6688>
  4089ec:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4089f0:	add	x1, x1, #0x305
  4089f4:	mov	x0, x20
  4089f8:	bl	402000 <strcasecmp@plt>
  4089fc:	cbz	w0, 408a18 <ferror@plt+0x6688>
  408a00:	mov	w0, #0xffffffff            	// #-1
  408a04:	b	408a34 <ferror@plt+0x66a4>
  408a08:	mov	x8, #0x400000000000        	// #70368744177664
  408a0c:	movk	x8, #0x408f, lsl #48
  408a10:	fmov	d0, x8
  408a14:	fmul	d8, d8, d0
  408a18:	fcvtzu	w8, d8
  408a1c:	ucvtf	d0, w8
  408a20:	fcmp	d8, d0
  408a24:	cset	w9, gt
  408a28:	add	w8, w9, w8
  408a2c:	mov	w0, wzr
  408a30:	str	w8, [x19]
  408a34:	ldp	x20, x19, [sp, #64]
  408a38:	ldp	x22, x21, [sp, #48]
  408a3c:	ldr	x23, [sp, #40]
  408a40:	ldp	x29, x30, [sp, #24]
  408a44:	ldr	d8, [sp, #16]
  408a48:	add	sp, sp, #0x50
  408a4c:	ret
  408a50:	stp	x29, x30, [sp, #-48]!
  408a54:	str	x21, [sp, #16]
  408a58:	stp	x20, x19, [sp, #32]
  408a5c:	mov	x29, sp
  408a60:	cbz	x1, 408acc <ferror@plt+0x673c>
  408a64:	ldrb	w8, [x1]
  408a68:	mov	x21, x1
  408a6c:	cbz	w8, 408acc <ferror@plt+0x673c>
  408a70:	mov	x19, x0
  408a74:	add	x1, x29, #0x18
  408a78:	mov	x0, x21
  408a7c:	bl	4021a0 <strtoull@plt>
  408a80:	ldr	x8, [x29, #24]
  408a84:	mov	x20, x0
  408a88:	mov	w0, #0xffffffff            	// #-1
  408a8c:	cbz	x8, 408aa4 <ferror@plt+0x6714>
  408a90:	cmp	x8, x21
  408a94:	b.eq	408aa4 <ferror@plt+0x6714>  // b.none
  408a98:	ldrb	w8, [x8]
  408a9c:	cbz	w8, 408ab4 <ferror@plt+0x6724>
  408aa0:	mov	w0, #0xffffffff            	// #-1
  408aa4:	ldp	x20, x19, [sp, #32]
  408aa8:	ldr	x21, [sp, #16]
  408aac:	ldp	x29, x30, [sp], #48
  408ab0:	ret
  408ab4:	cmn	x20, #0x1
  408ab8:	b.ne	408ae0 <ferror@plt+0x6750>  // b.any
  408abc:	bl	402300 <__errno_location@plt>
  408ac0:	ldr	w8, [x0]
  408ac4:	cmp	w8, #0x22
  408ac8:	b.ne	408ae0 <ferror@plt+0x6750>  // b.any
  408acc:	mov	w0, #0xffffffff            	// #-1
  408ad0:	ldp	x20, x19, [sp, #32]
  408ad4:	ldr	x21, [sp, #16]
  408ad8:	ldp	x29, x30, [sp], #48
  408adc:	ret
  408ae0:	mov	w0, wzr
  408ae4:	str	x20, [x19]
  408ae8:	ldp	x20, x19, [sp, #32]
  408aec:	ldr	x21, [sp, #16]
  408af0:	ldp	x29, x30, [sp], #48
  408af4:	ret
  408af8:	sub	sp, sp, #0x30
  408afc:	stp	x29, x30, [sp, #16]
  408b00:	stp	x20, x19, [sp, #32]
  408b04:	add	x29, sp, #0x10
  408b08:	cbz	x1, 408b6c <ferror@plt+0x67dc>
  408b0c:	ldrb	w8, [x1]
  408b10:	mov	x20, x1
  408b14:	cbz	w8, 408b6c <ferror@plt+0x67dc>
  408b18:	mov	x19, x0
  408b1c:	add	x1, sp, #0x8
  408b20:	mov	x0, x20
  408b24:	bl	401dd0 <strtoul@plt>
  408b28:	ldr	x9, [sp, #8]
  408b2c:	mov	x8, x0
  408b30:	mov	w0, #0xffffffff            	// #-1
  408b34:	cbz	x9, 408b5c <ferror@plt+0x67cc>
  408b38:	cmp	x9, x20
  408b3c:	b.eq	408b5c <ferror@plt+0x67cc>  // b.none
  408b40:	ldrb	w9, [x9]
  408b44:	mov	w0, #0xffffffff            	// #-1
  408b48:	cbnz	w9, 408b5c <ferror@plt+0x67cc>
  408b4c:	lsr	x9, x8, #32
  408b50:	cbnz	x9, 408b5c <ferror@plt+0x67cc>
  408b54:	mov	w0, wzr
  408b58:	str	w8, [x19]
  408b5c:	ldp	x20, x19, [sp, #32]
  408b60:	ldp	x29, x30, [sp, #16]
  408b64:	add	sp, sp, #0x30
  408b68:	ret
  408b6c:	mov	w0, #0xffffffff            	// #-1
  408b70:	ldp	x20, x19, [sp, #32]
  408b74:	ldp	x29, x30, [sp, #16]
  408b78:	add	sp, sp, #0x30
  408b7c:	ret
  408b80:	sub	sp, sp, #0x30
  408b84:	stp	x29, x30, [sp, #16]
  408b88:	stp	x20, x19, [sp, #32]
  408b8c:	add	x29, sp, #0x10
  408b90:	cbz	x1, 408bf4 <ferror@plt+0x6864>
  408b94:	ldrb	w8, [x1]
  408b98:	mov	x20, x1
  408b9c:	cbz	w8, 408bf4 <ferror@plt+0x6864>
  408ba0:	mov	x19, x0
  408ba4:	add	x1, sp, #0x8
  408ba8:	mov	x0, x20
  408bac:	bl	401dd0 <strtoul@plt>
  408bb0:	ldr	x9, [sp, #8]
  408bb4:	mov	x8, x0
  408bb8:	mov	w0, #0xffffffff            	// #-1
  408bbc:	cbz	x9, 408be4 <ferror@plt+0x6854>
  408bc0:	cmp	x9, x20
  408bc4:	b.eq	408be4 <ferror@plt+0x6854>  // b.none
  408bc8:	ldrb	w9, [x9]
  408bcc:	mov	w0, #0xffffffff            	// #-1
  408bd0:	cbnz	w9, 408be4 <ferror@plt+0x6854>
  408bd4:	lsr	x9, x8, #16
  408bd8:	cbnz	x9, 408be4 <ferror@plt+0x6854>
  408bdc:	mov	w0, wzr
  408be0:	strh	w8, [x19]
  408be4:	ldp	x20, x19, [sp, #32]
  408be8:	ldp	x29, x30, [sp, #16]
  408bec:	add	sp, sp, #0x30
  408bf0:	ret
  408bf4:	mov	w0, #0xffffffff            	// #-1
  408bf8:	ldp	x20, x19, [sp, #32]
  408bfc:	ldp	x29, x30, [sp, #16]
  408c00:	add	sp, sp, #0x30
  408c04:	ret
  408c08:	sub	sp, sp, #0x30
  408c0c:	stp	x29, x30, [sp, #16]
  408c10:	stp	x20, x19, [sp, #32]
  408c14:	add	x29, sp, #0x10
  408c18:	cbz	x1, 408c7c <ferror@plt+0x68ec>
  408c1c:	ldrb	w8, [x1]
  408c20:	mov	x20, x1
  408c24:	cbz	w8, 408c7c <ferror@plt+0x68ec>
  408c28:	mov	x19, x0
  408c2c:	add	x1, sp, #0x8
  408c30:	mov	x0, x20
  408c34:	bl	401dd0 <strtoul@plt>
  408c38:	ldr	x9, [sp, #8]
  408c3c:	mov	x8, x0
  408c40:	mov	w0, #0xffffffff            	// #-1
  408c44:	cbz	x9, 408c6c <ferror@plt+0x68dc>
  408c48:	cmp	x9, x20
  408c4c:	b.eq	408c6c <ferror@plt+0x68dc>  // b.none
  408c50:	ldrb	w9, [x9]
  408c54:	mov	w0, #0xffffffff            	// #-1
  408c58:	cbnz	w9, 408c6c <ferror@plt+0x68dc>
  408c5c:	cmp	x8, #0xff
  408c60:	b.hi	408c6c <ferror@plt+0x68dc>  // b.pmore
  408c64:	mov	w0, wzr
  408c68:	strb	w8, [x19]
  408c6c:	ldp	x20, x19, [sp, #32]
  408c70:	ldp	x29, x30, [sp, #16]
  408c74:	add	sp, sp, #0x30
  408c78:	ret
  408c7c:	mov	w0, #0xffffffff            	// #-1
  408c80:	ldp	x20, x19, [sp, #32]
  408c84:	ldp	x29, x30, [sp, #16]
  408c88:	add	sp, sp, #0x30
  408c8c:	ret
  408c90:	sub	sp, sp, #0x40
  408c94:	stp	x29, x30, [sp, #16]
  408c98:	stp	x22, x21, [sp, #32]
  408c9c:	stp	x20, x19, [sp, #48]
  408ca0:	add	x29, sp, #0x10
  408ca4:	mov	w22, w2
  408ca8:	mov	x21, x1
  408cac:	mov	x19, x0
  408cb0:	bl	402300 <__errno_location@plt>
  408cb4:	str	wzr, [x0]
  408cb8:	cbz	x21, 408cf8 <ferror@plt+0x6968>
  408cbc:	ldrb	w8, [x21]
  408cc0:	cbz	w8, 408cf8 <ferror@plt+0x6968>
  408cc4:	mov	x20, x0
  408cc8:	add	x1, sp, #0x8
  408ccc:	mov	x0, x21
  408cd0:	mov	w2, w22
  408cd4:	bl	401e20 <strtoll@plt>
  408cd8:	ldr	x9, [sp, #8]
  408cdc:	mov	x8, x0
  408ce0:	mov	w0, #0xffffffff            	// #-1
  408ce4:	cbz	x9, 408cfc <ferror@plt+0x696c>
  408ce8:	cmp	x9, x21
  408cec:	b.eq	408cfc <ferror@plt+0x696c>  // b.none
  408cf0:	ldrb	w9, [x9]
  408cf4:	cbz	w9, 408d10 <ferror@plt+0x6980>
  408cf8:	mov	w0, #0xffffffff            	// #-1
  408cfc:	ldp	x20, x19, [sp, #48]
  408d00:	ldp	x22, x21, [sp, #32]
  408d04:	ldp	x29, x30, [sp, #16]
  408d08:	add	sp, sp, #0x40
  408d0c:	ret
  408d10:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  408d14:	add	x9, x8, x9
  408d18:	cmp	x9, #0x1
  408d1c:	b.hi	408d2c <ferror@plt+0x699c>  // b.pmore
  408d20:	ldr	w9, [x20]
  408d24:	cmp	w9, #0x22
  408d28:	b.eq	408cf8 <ferror@plt+0x6968>  // b.none
  408d2c:	mov	w0, wzr
  408d30:	str	x8, [x19]
  408d34:	b	408cfc <ferror@plt+0x696c>
  408d38:	stp	x29, x30, [sp, #-48]!
  408d3c:	str	x21, [sp, #16]
  408d40:	stp	x20, x19, [sp, #32]
  408d44:	mov	x29, sp
  408d48:	mov	w21, w2
  408d4c:	mov	x20, x1
  408d50:	mov	x19, x0
  408d54:	bl	402300 <__errno_location@plt>
  408d58:	str	wzr, [x0]
  408d5c:	cbz	x20, 408dac <ferror@plt+0x6a1c>
  408d60:	ldrb	w8, [x20]
  408d64:	cbz	w8, 408dac <ferror@plt+0x6a1c>
  408d68:	add	x1, x29, #0x18
  408d6c:	mov	x0, x20
  408d70:	mov	w2, w21
  408d74:	bl	4020f0 <strtol@plt>
  408d78:	ldr	x9, [x29, #24]
  408d7c:	mov	x8, x0
  408d80:	mov	w0, #0xffffffff            	// #-1
  408d84:	cbz	x9, 408d9c <ferror@plt+0x6a0c>
  408d88:	cmp	x9, x20
  408d8c:	b.eq	408d9c <ferror@plt+0x6a0c>  // b.none
  408d90:	ldrb	w9, [x9]
  408d94:	cbz	w9, 408dc0 <ferror@plt+0x6a30>
  408d98:	mov	w0, #0xffffffff            	// #-1
  408d9c:	ldp	x20, x19, [sp, #32]
  408da0:	ldr	x21, [sp, #16]
  408da4:	ldp	x29, x30, [sp], #48
  408da8:	ret
  408dac:	mov	w0, #0xffffffff            	// #-1
  408db0:	ldp	x20, x19, [sp, #32]
  408db4:	ldr	x21, [sp, #16]
  408db8:	ldp	x29, x30, [sp], #48
  408dbc:	ret
  408dc0:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  408dc4:	add	x9, x8, x9
  408dc8:	cmp	x9, #0x2
  408dcc:	mov	w0, #0xffffffff            	// #-1
  408dd0:	b.cc	408d9c <ferror@plt+0x6a0c>  // b.lo, b.ul, b.last
  408dd4:	mov	w9, #0x80000000            	// #-2147483648
  408dd8:	add	x9, x8, x9
  408ddc:	lsr	x9, x9, #32
  408de0:	cbnz	x9, 408d9c <ferror@plt+0x6a0c>
  408de4:	mov	w0, wzr
  408de8:	str	w8, [x19]
  408dec:	ldp	x20, x19, [sp, #32]
  408df0:	ldr	x21, [sp, #16]
  408df4:	ldp	x29, x30, [sp], #48
  408df8:	ret
  408dfc:	stp	x29, x30, [sp, #-48]!
  408e00:	str	x21, [sp, #16]
  408e04:	stp	x20, x19, [sp, #32]
  408e08:	mov	x29, sp
  408e0c:	cbz	x1, 408e44 <ferror@plt+0x6ab4>
  408e10:	ldrb	w8, [x1]
  408e14:	mov	x21, x1
  408e18:	cbz	w8, 408e44 <ferror@plt+0x6ab4>
  408e1c:	mov	x19, x0
  408e20:	add	x1, x29, #0x18
  408e24:	mov	x0, x21
  408e28:	bl	4021a0 <strtoull@plt>
  408e2c:	ldr	x8, [x29, #24]
  408e30:	cbz	x8, 408e44 <ferror@plt+0x6ab4>
  408e34:	cmp	x8, x21
  408e38:	b.eq	408e44 <ferror@plt+0x6ab4>  // b.none
  408e3c:	ldrb	w8, [x8]
  408e40:	cbz	w8, 408e58 <ferror@plt+0x6ac8>
  408e44:	mov	w0, #0xffffffff            	// #-1
  408e48:	ldp	x20, x19, [sp, #32]
  408e4c:	ldr	x21, [sp, #16]
  408e50:	ldp	x29, x30, [sp], #48
  408e54:	ret
  408e58:	mov	x20, x0
  408e5c:	cmn	x0, #0x1
  408e60:	b.ne	408e74 <ferror@plt+0x6ae4>  // b.any
  408e64:	bl	402300 <__errno_location@plt>
  408e68:	ldr	w8, [x0]
  408e6c:	cmp	w8, #0x22
  408e70:	b.eq	408e44 <ferror@plt+0x6ab4>  // b.none
  408e74:	lsr	x9, x20, #32
  408e78:	rev	w8, w20
  408e7c:	rev	w9, w9
  408e80:	mov	w0, wzr
  408e84:	bfi	x9, x8, #32, #32
  408e88:	str	x9, [x19]
  408e8c:	ldp	x20, x19, [sp, #32]
  408e90:	ldr	x21, [sp, #16]
  408e94:	ldp	x29, x30, [sp], #48
  408e98:	ret
  408e9c:	sub	sp, sp, #0x30
  408ea0:	stp	x29, x30, [sp, #16]
  408ea4:	stp	x20, x19, [sp, #32]
  408ea8:	add	x29, sp, #0x10
  408eac:	cbz	x1, 408ef8 <ferror@plt+0x6b68>
  408eb0:	ldrb	w8, [x1]
  408eb4:	mov	x20, x1
  408eb8:	cbz	w8, 408ef8 <ferror@plt+0x6b68>
  408ebc:	mov	x19, x0
  408ec0:	add	x1, sp, #0x8
  408ec4:	mov	x0, x20
  408ec8:	bl	401dd0 <strtoul@plt>
  408ecc:	ldr	x8, [sp, #8]
  408ed0:	cbz	x8, 408ef8 <ferror@plt+0x6b68>
  408ed4:	cmp	x8, x20
  408ed8:	b.eq	408ef8 <ferror@plt+0x6b68>  // b.none
  408edc:	lsr	x9, x0, #32
  408ee0:	cbnz	x9, 408ef8 <ferror@plt+0x6b68>
  408ee4:	ldrb	w8, [x8]
  408ee8:	cbnz	w8, 408ef8 <ferror@plt+0x6b68>
  408eec:	rev	w9, w0
  408ef0:	str	w9, [x19]
  408ef4:	b	408efc <ferror@plt+0x6b6c>
  408ef8:	mov	w8, #0xffffffff            	// #-1
  408efc:	ldp	x20, x19, [sp, #32]
  408f00:	ldp	x29, x30, [sp, #16]
  408f04:	mov	w0, w8
  408f08:	add	sp, sp, #0x30
  408f0c:	ret
  408f10:	sub	sp, sp, #0x30
  408f14:	stp	x29, x30, [sp, #16]
  408f18:	stp	x20, x19, [sp, #32]
  408f1c:	add	x29, sp, #0x10
  408f20:	cbz	x1, 408f70 <ferror@plt+0x6be0>
  408f24:	ldrb	w8, [x1]
  408f28:	mov	x20, x1
  408f2c:	cbz	w8, 408f70 <ferror@plt+0x6be0>
  408f30:	mov	x19, x0
  408f34:	add	x1, sp, #0x8
  408f38:	mov	x0, x20
  408f3c:	bl	401dd0 <strtoul@plt>
  408f40:	ldr	x8, [sp, #8]
  408f44:	cbz	x8, 408f70 <ferror@plt+0x6be0>
  408f48:	cmp	x8, x20
  408f4c:	b.eq	408f70 <ferror@plt+0x6be0>  // b.none
  408f50:	lsr	x9, x0, #16
  408f54:	cbnz	x9, 408f70 <ferror@plt+0x6be0>
  408f58:	ldrb	w8, [x8]
  408f5c:	cbnz	w8, 408f70 <ferror@plt+0x6be0>
  408f60:	rev	w9, w0
  408f64:	lsr	w9, w9, #16
  408f68:	strh	w9, [x19]
  408f6c:	b	408f74 <ferror@plt+0x6be4>
  408f70:	mov	w8, #0xffffffff            	// #-1
  408f74:	ldp	x20, x19, [sp, #32]
  408f78:	ldp	x29, x30, [sp, #16]
  408f7c:	mov	w0, w8
  408f80:	add	sp, sp, #0x30
  408f84:	ret
  408f88:	sub	sp, sp, #0x30
  408f8c:	stp	x20, x19, [sp, #32]
  408f90:	mov	x20, x1
  408f94:	mov	x19, x0
  408f98:	mov	x1, sp
  408f9c:	mov	w2, #0x10                  	// #16
  408fa0:	mov	x0, x20
  408fa4:	stp	x29, x30, [sp, #16]
  408fa8:	add	x29, sp, #0x10
  408fac:	bl	401dd0 <strtoul@plt>
  408fb0:	lsr	x8, x0, #16
  408fb4:	cbnz	x8, 4090a4 <ferror@plt+0x6d14>
  408fb8:	ldr	x8, [sp]
  408fbc:	cmp	x8, x20
  408fc0:	b.eq	4090a4 <ferror@plt+0x6d14>  // b.none
  408fc4:	rev	w9, w0
  408fc8:	lsr	w9, w9, #16
  408fcc:	strh	w9, [sp, #8]
  408fd0:	ldrb	w9, [x8]
  408fd4:	cbz	w9, 4090b8 <ferror@plt+0x6d28>
  408fd8:	cmp	w9, #0x3a
  408fdc:	b.ne	4090a4 <ferror@plt+0x6d14>  // b.any
  408fe0:	add	x20, x8, #0x1
  408fe4:	mov	x1, sp
  408fe8:	mov	w2, #0x10                  	// #16
  408fec:	mov	x0, x20
  408ff0:	bl	401dd0 <strtoul@plt>
  408ff4:	lsr	x8, x0, #16
  408ff8:	cbnz	x8, 4090a4 <ferror@plt+0x6d14>
  408ffc:	ldr	x8, [sp]
  409000:	cmp	x8, x20
  409004:	b.eq	4090a4 <ferror@plt+0x6d14>  // b.none
  409008:	rev	w9, w0
  40900c:	lsr	w9, w9, #16
  409010:	strh	w9, [sp, #10]
  409014:	ldrb	w9, [x8]
  409018:	cbz	w9, 4090b8 <ferror@plt+0x6d28>
  40901c:	cmp	w9, #0x3a
  409020:	b.ne	4090a4 <ferror@plt+0x6d14>  // b.any
  409024:	add	x20, x8, #0x1
  409028:	mov	x1, sp
  40902c:	mov	w2, #0x10                  	// #16
  409030:	mov	x0, x20
  409034:	bl	401dd0 <strtoul@plt>
  409038:	lsr	x8, x0, #16
  40903c:	cbnz	x8, 4090a4 <ferror@plt+0x6d14>
  409040:	ldr	x8, [sp]
  409044:	cmp	x8, x20
  409048:	b.eq	4090a4 <ferror@plt+0x6d14>  // b.none
  40904c:	rev	w9, w0
  409050:	lsr	w9, w9, #16
  409054:	strh	w9, [sp, #12]
  409058:	ldrb	w9, [x8]
  40905c:	cbz	w9, 4090b8 <ferror@plt+0x6d28>
  409060:	cmp	w9, #0x3a
  409064:	b.ne	4090a4 <ferror@plt+0x6d14>  // b.any
  409068:	add	x20, x8, #0x1
  40906c:	mov	x1, sp
  409070:	mov	w2, #0x10                  	// #16
  409074:	mov	x0, x20
  409078:	bl	401dd0 <strtoul@plt>
  40907c:	lsr	x8, x0, #16
  409080:	cbnz	x8, 4090a4 <ferror@plt+0x6d14>
  409084:	ldr	x8, [sp]
  409088:	cmp	x8, x20
  40908c:	b.eq	4090a4 <ferror@plt+0x6d14>  // b.none
  409090:	rev	w9, w0
  409094:	lsr	w9, w9, #16
  409098:	strh	w9, [sp, #14]
  40909c:	ldrb	w8, [x8]
  4090a0:	cbz	w8, 4090b8 <ferror@plt+0x6d28>
  4090a4:	mov	w0, #0xffffffff            	// #-1
  4090a8:	ldp	x20, x19, [sp, #32]
  4090ac:	ldp	x29, x30, [sp, #16]
  4090b0:	add	sp, sp, #0x30
  4090b4:	ret
  4090b8:	ldr	x8, [sp, #8]
  4090bc:	mov	w0, #0x1                   	// #1
  4090c0:	str	x8, [x19]
  4090c4:	ldp	x20, x19, [sp, #32]
  4090c8:	ldp	x29, x30, [sp, #16]
  4090cc:	add	sp, sp, #0x30
  4090d0:	ret
  4090d4:	stp	x29, x30, [sp, #-48]!
  4090d8:	stp	x20, x19, [sp, #32]
  4090dc:	mov	x20, x1
  4090e0:	movi	v0.2d, #0x0
  4090e4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4090e8:	str	x21, [sp, #16]
  4090ec:	mov	x19, x0
  4090f0:	str	xzr, [x0, #256]
  4090f4:	stp	q0, q0, [x0, #224]
  4090f8:	stp	q0, q0, [x0, #192]
  4090fc:	stp	q0, q0, [x0, #160]
  409100:	stp	q0, q0, [x0, #128]
  409104:	stp	q0, q0, [x0, #96]
  409108:	stp	q0, q0, [x0, #64]
  40910c:	stp	q0, q0, [x0, #32]
  409110:	stp	q0, q0, [x0]
  409114:	add	x1, x1, #0x646
  409118:	mov	x0, x20
  40911c:	mov	x29, sp
  409120:	mov	w21, w2
  409124:	bl	4020d0 <strcmp@plt>
  409128:	cbz	w0, 4091a4 <ferror@plt+0x6e14>
  40912c:	adrp	x1, 411000 <ferror@plt+0xec70>
  409130:	add	x1, x1, #0x254
  409134:	mov	x0, x20
  409138:	bl	4020d0 <strcmp@plt>
  40913c:	cbz	w0, 409188 <ferror@plt+0x6df8>
  409140:	adrp	x1, 412000 <ferror@plt+0xfc70>
  409144:	add	x1, x1, #0x64e
  409148:	mov	x0, x20
  40914c:	bl	4020d0 <strcmp@plt>
  409150:	cbz	w0, 409188 <ferror@plt+0x6df8>
  409154:	cmp	w21, #0x11
  409158:	b.ne	4091fc <ferror@plt+0x6e6c>  // b.any
  40915c:	add	x0, x19, #0x8
  409160:	mov	w1, #0x100                 	// #256
  409164:	mov	x2, x20
  409168:	bl	40c49c <ferror@plt+0xa10c>
  40916c:	tbnz	w0, #31, 4091b0 <ferror@plt+0x6e20>
  409170:	mov	w8, #0x11                  	// #17
  409174:	lsl	w9, w0, #3
  409178:	strh	w0, [x19, #2]
  40917c:	strh	w8, [x19, #6]
  409180:	strh	w9, [x19, #4]
  409184:	b	4092c8 <ferror@plt+0x6f38>
  409188:	orr	w8, w21, #0x10
  40918c:	cmp	w8, #0x1c
  409190:	b.eq	4091b0 <ferror@plt+0x6e20>  // b.none
  409194:	strh	w21, [x19, #6]
  409198:	mov	w8, #0xfffe0000            	// #-131072
  40919c:	stur	w8, [x19, #2]
  4091a0:	b	4092c8 <ferror@plt+0x6f38>
  4091a4:	orr	w8, w21, #0x10
  4091a8:	cmp	w8, #0x1c
  4091ac:	b.ne	4091c4 <ferror@plt+0x6e34>  // b.any
  4091b0:	mov	w0, #0xffffffff            	// #-1
  4091b4:	ldp	x20, x19, [sp, #32]
  4091b8:	ldr	x21, [sp, #16]
  4091bc:	ldp	x29, x30, [sp], #48
  4091c0:	ret
  4091c4:	and	w8, w21, #0xffff
  4091c8:	sub	w8, w8, #0x2
  4091cc:	cmp	w8, #0x1a
  4091d0:	strh	w21, [x19, #6]
  4091d4:	b.hi	4092a8 <ferror@plt+0x6f18>  // b.pmore
  4091d8:	adrp	x9, 412000 <ferror@plt+0xfc70>
  4091dc:	add	x9, x9, #0x16a
  4091e0:	adr	x10, 4091f4 <ferror@plt+0x6e64>
  4091e4:	ldrb	w11, [x9, x8]
  4091e8:	add	x10, x10, x11, lsl #2
  4091ec:	mov	w8, #0x10                  	// #16
  4091f0:	br	x10
  4091f4:	mov	w8, #0x2                   	// #2
  4091f8:	b	4092b4 <ferror@plt+0x6f24>
  4091fc:	mov	w1, #0x3a                  	// #58
  409200:	mov	x0, x20
  409204:	bl	402190 <strchr@plt>
  409208:	cbz	x0, 409240 <ferror@plt+0x6eb0>
  40920c:	mov	w8, #0xa                   	// #10
  409210:	cmp	w21, #0xa
  409214:	strh	w8, [x19, #6]
  409218:	b.eq	409220 <ferror@plt+0x6e90>  // b.none
  40921c:	cbnz	w21, 4091b0 <ferror@plt+0x6e20>
  409220:	add	x2, x19, #0x8
  409224:	mov	w0, #0xa                   	// #10
  409228:	mov	x1, x20
  40922c:	bl	402150 <inet_pton@plt>
  409230:	cmp	w0, #0x1
  409234:	b.lt	4091b0 <ferror@plt+0x6e20>  // b.tstop
  409238:	mov	w8, #0xffff0010            	// #-65520
  40923c:	b	40919c <ferror@plt+0x6e0c>
  409240:	cmp	w21, #0x1c
  409244:	b.ne	40937c <ferror@plt+0x6fec>  // b.any
  409248:	add	x21, x19, #0x8
  40924c:	mov	w8, #0x1c                  	// #28
  409250:	mov	w0, #0x1c                  	// #28
  409254:	mov	w3, #0x100                 	// #256
  409258:	mov	x1, x20
  40925c:	mov	x2, x21
  409260:	strh	w8, [x19, #6]
  409264:	bl	40d830 <ferror@plt+0xb4a0>
  409268:	cmp	w0, #0x1
  40926c:	b.lt	4091b0 <ferror@plt+0x6e20>  // b.tstop
  409270:	mov	w9, #0x4                   	// #4
  409274:	mov	x8, xzr
  409278:	movk	w9, #0x14, lsl #16
  40927c:	stur	w9, [x19, #2]
  409280:	cmp	x8, #0x40
  409284:	b.eq	4092c8 <ferror@plt+0x6f38>  // b.none
  409288:	ldr	w9, [x21, x8, lsl #2]
  40928c:	add	x8, x8, #0x1
  409290:	tbz	w9, #16, 409280 <ferror@plt+0x6ef0>
  409294:	lsl	w8, w8, #2
  409298:	strh	w8, [x19, #2]
  40929c:	b	4092c8 <ferror@plt+0x6f38>
  4092a0:	mov	w8, #0x4                   	// #4
  4092a4:	b	4092b4 <ferror@plt+0x6f24>
  4092a8:	mov	w8, wzr
  4092ac:	b	4092b4 <ferror@plt+0x6f24>
  4092b0:	mov	w8, #0xa                   	// #10
  4092b4:	strh	w8, [x19, #2]
  4092b8:	mov	w8, #0xfffe                	// #65534
  4092bc:	mov	w9, #0x1                   	// #1
  4092c0:	strh	w8, [x19, #4]
  4092c4:	strh	w9, [x19]
  4092c8:	ldrh	w8, [x19, #6]
  4092cc:	cmp	w8, #0xa
  4092d0:	b.eq	4092f8 <ferror@plt+0x6f68>  // b.none
  4092d4:	cmp	w8, #0x2
  4092d8:	b.ne	409320 <ferror@plt+0x6f90>  // b.any
  4092dc:	ldr	w9, [x19, #8]
  4092e0:	cbz	w9, 40935c <ferror@plt+0x6fcc>
  4092e4:	ldrh	w8, [x19]
  4092e8:	and	w9, w9, #0xf0
  4092ec:	cmp	w9, #0xe0
  4092f0:	b.eq	409310 <ferror@plt+0x6f80>  // b.none
  4092f4:	b	409350 <ferror@plt+0x6fc0>
  4092f8:	ldr	w9, [x19, #8]
  4092fc:	cbz	w9, 409334 <ferror@plt+0x6fa4>
  409300:	ldrh	w8, [x19]
  409304:	mvn	w9, w9
  409308:	tst	w9, #0xff
  40930c:	b.ne	409350 <ferror@plt+0x6fc0>  // b.any
  409310:	mov	w9, #0xa                   	// #10
  409314:	mov	w0, wzr
  409318:	orr	w8, w8, w9
  40931c:	b	409368 <ferror@plt+0x6fd8>
  409320:	mov	w0, wzr
  409324:	ldp	x20, x19, [sp, #32]
  409328:	ldr	x21, [sp, #16]
  40932c:	ldp	x29, x30, [sp], #48
  409330:	ret
  409334:	ldr	w8, [x19, #12]
  409338:	cbnz	w8, 40934c <ferror@plt+0x6fbc>
  40933c:	ldr	w8, [x19, #16]
  409340:	cbnz	w8, 40934c <ferror@plt+0x6fbc>
  409344:	ldr	w8, [x19, #20]
  409348:	cbz	w8, 40935c <ferror@plt+0x6fcc>
  40934c:	ldrh	w8, [x19]
  409350:	mov	w0, wzr
  409354:	orr	w8, w8, #0x2
  409358:	b	409368 <ferror@plt+0x6fd8>
  40935c:	ldrh	w8, [x19]
  409360:	mov	w0, wzr
  409364:	orr	w8, w8, #0x6
  409368:	strh	w8, [x19]
  40936c:	ldp	x20, x19, [sp, #32]
  409370:	ldr	x21, [sp, #16]
  409374:	ldp	x29, x30, [sp], #48
  409378:	ret
  40937c:	mov	w8, #0x2                   	// #2
  409380:	tst	w21, #0xfffffffd
  409384:	strh	w8, [x19, #6]
  409388:	b.ne	4091b0 <ferror@plt+0x6e20>  // b.any
  40938c:	add	x1, x29, #0x18
  409390:	mov	x0, x20
  409394:	mov	w2, wzr
  409398:	bl	401dd0 <strtoul@plt>
  40939c:	cmp	x0, #0xff
  4093a0:	b.hi	4091b0 <ferror@plt+0x6e20>  // b.pmore
  4093a4:	ldr	x8, [x29, #24]
  4093a8:	cmp	x8, x20
  4093ac:	b.eq	4091b0 <ferror@plt+0x6e20>  // b.none
  4093b0:	strb	w0, [x19, #8]
  4093b4:	ldrb	w9, [x8]
  4093b8:	cbz	w9, 409470 <ferror@plt+0x70e0>
  4093bc:	cmp	w9, #0x2e
  4093c0:	b.ne	4091b0 <ferror@plt+0x6e20>  // b.any
  4093c4:	add	x20, x8, #0x1
  4093c8:	add	x1, x29, #0x18
  4093cc:	mov	x0, x20
  4093d0:	mov	w2, wzr
  4093d4:	bl	401dd0 <strtoul@plt>
  4093d8:	cmp	x0, #0xff
  4093dc:	b.hi	4091b0 <ferror@plt+0x6e20>  // b.pmore
  4093e0:	ldr	x8, [x29, #24]
  4093e4:	cmp	x8, x20
  4093e8:	b.eq	4091b0 <ferror@plt+0x6e20>  // b.none
  4093ec:	strb	w0, [x19, #9]
  4093f0:	ldrb	w9, [x8]
  4093f4:	cbz	w9, 409470 <ferror@plt+0x70e0>
  4093f8:	cmp	w9, #0x2e
  4093fc:	b.ne	4091b0 <ferror@plt+0x6e20>  // b.any
  409400:	add	x20, x8, #0x1
  409404:	add	x1, x29, #0x18
  409408:	mov	x0, x20
  40940c:	mov	w2, wzr
  409410:	bl	401dd0 <strtoul@plt>
  409414:	cmp	x0, #0xff
  409418:	b.hi	4091b0 <ferror@plt+0x6e20>  // b.pmore
  40941c:	ldr	x8, [x29, #24]
  409420:	cmp	x8, x20
  409424:	b.eq	4091b0 <ferror@plt+0x6e20>  // b.none
  409428:	strb	w0, [x19, #10]
  40942c:	ldrb	w9, [x8]
  409430:	cbz	w9, 409470 <ferror@plt+0x70e0>
  409434:	cmp	w9, #0x2e
  409438:	b.ne	4091b0 <ferror@plt+0x6e20>  // b.any
  40943c:	add	x20, x8, #0x1
  409440:	add	x1, x29, #0x18
  409444:	mov	x0, x20
  409448:	mov	w2, wzr
  40944c:	bl	401dd0 <strtoul@plt>
  409450:	cmp	x0, #0xff
  409454:	b.hi	4091b0 <ferror@plt+0x6e20>  // b.pmore
  409458:	ldr	x8, [x29, #24]
  40945c:	cmp	x8, x20
  409460:	b.eq	4091b0 <ferror@plt+0x6e20>  // b.none
  409464:	strb	w0, [x19, #11]
  409468:	ldrb	w8, [x8]
  40946c:	cbnz	w8, 4091b0 <ferror@plt+0x6e20>
  409470:	mov	w8, #0xffff0004            	// #-65532
  409474:	b	40919c <ferror@plt+0x6e0c>
  409478:	sub	w8, w0, #0x2
  40947c:	cmp	w8, #0x1a
  409480:	b.hi	4094a8 <ferror@plt+0x7118>  // b.pmore
  409484:	adrp	x9, 412000 <ferror@plt+0xfc70>
  409488:	add	x9, x9, #0x185
  40948c:	adr	x10, 4094a0 <ferror@plt+0x7110>
  409490:	ldrb	w11, [x9, x8]
  409494:	add	x10, x10, x11, lsl #2
  409498:	mov	w0, #0x80                  	// #128
  40949c:	br	x10
  4094a0:	mov	w0, #0x20                  	// #32
  4094a4:	ret
  4094a8:	mov	w0, wzr
  4094ac:	ret
  4094b0:	mov	w0, #0x50                  	// #80
  4094b4:	ret
  4094b8:	mov	w0, #0x10                  	// #16
  4094bc:	ret
  4094c0:	mov	w0, #0x14                  	// #20
  4094c4:	ret
  4094c8:	sub	sp, sp, #0x150
  4094cc:	stp	x22, x21, [sp, #304]
  4094d0:	mov	x22, x1
  4094d4:	stp	x20, x19, [sp, #320]
  4094d8:	mov	x19, x0
  4094dc:	mov	w1, #0x2f                  	// #47
  4094e0:	mov	x0, x22
  4094e4:	stp	x29, x30, [sp, #272]
  4094e8:	stp	x28, x23, [sp, #288]
  4094ec:	add	x29, sp, #0x110
  4094f0:	mov	w21, w2
  4094f4:	mov	w23, #0x2f                  	// #47
  4094f8:	bl	402190 <strchr@plt>
  4094fc:	mov	x20, x0
  409500:	cbz	x0, 409528 <ferror@plt+0x7198>
  409504:	mov	x0, x19
  409508:	mov	x1, x22
  40950c:	mov	w2, w21
  409510:	strb	wzr, [x20]
  409514:	bl	4090d4 <ferror@plt+0x6d44>
  409518:	mov	w8, w0
  40951c:	strb	w23, [x20]
  409520:	cbnz	w8, 409668 <ferror@plt+0x72d8>
  409524:	b	409540 <ferror@plt+0x71b0>
  409528:	mov	x0, x19
  40952c:	mov	x1, x22
  409530:	mov	w2, w21
  409534:	bl	4090d4 <ferror@plt+0x6d44>
  409538:	mov	w8, w0
  40953c:	cbnz	w8, 409668 <ferror@plt+0x72d8>
  409540:	ldrh	w8, [x19, #6]
  409544:	sub	w8, w8, #0x2
  409548:	cmp	w8, #0x1a
  40954c:	b.hi	40957c <ferror@plt+0x71ec>  // b.pmore
  409550:	adrp	x9, 412000 <ferror@plt+0xfc70>
  409554:	add	x9, x9, #0x1a0
  409558:	adr	x10, 40956c <ferror@plt+0x71dc>
  40955c:	ldrb	w11, [x9, x8]
  409560:	add	x10, x10, x11, lsl #2
  409564:	mov	w21, #0x80                  	// #128
  409568:	br	x10
  40956c:	mov	w21, #0x20                  	// #32
  409570:	ldrh	w8, [x19, #4]
  409574:	cbnz	x20, 4095a8 <ferror@plt+0x7218>
  409578:	b	409644 <ferror@plt+0x72b4>
  40957c:	mov	w21, wzr
  409580:	ldrh	w8, [x19, #4]
  409584:	cbnz	x20, 4095a8 <ferror@plt+0x7218>
  409588:	b	409644 <ferror@plt+0x72b4>
  40958c:	mov	w21, #0x50                  	// #80
  409590:	ldrh	w8, [x19, #4]
  409594:	cbnz	x20, 4095a8 <ferror@plt+0x7218>
  409598:	b	409644 <ferror@plt+0x72b4>
  40959c:	mov	w21, #0x10                  	// #16
  4095a0:	ldrh	w8, [x19, #4]
  4095a4:	cbz	x20, 409644 <ferror@plt+0x72b4>
  4095a8:	mov	w9, #0xfffe                	// #65534
  4095ac:	cmp	w8, w9
  4095b0:	b.eq	409630 <ferror@plt+0x72a0>  // b.none
  4095b4:	ldrb	w8, [x20, #1]!
  4095b8:	cbz	w8, 4095fc <ferror@plt+0x726c>
  4095bc:	sub	x1, x29, #0x8
  4095c0:	mov	x0, x20
  4095c4:	mov	w2, wzr
  4095c8:	bl	401dd0 <strtoul@plt>
  4095cc:	ldur	x8, [x29, #-8]
  4095d0:	cbz	x8, 4095fc <ferror@plt+0x726c>
  4095d4:	cmp	x8, x20
  4095d8:	b.eq	4095fc <ferror@plt+0x726c>  // b.none
  4095dc:	lsr	x9, x0, #32
  4095e0:	cbnz	x9, 4095fc <ferror@plt+0x726c>
  4095e4:	ldrb	w8, [x8]
  4095e8:	cbnz	w8, 4095fc <ferror@plt+0x726c>
  4095ec:	cmp	w0, w21
  4095f0:	cset	w9, ls  // ls = plast
  4095f4:	b.hi	409630 <ferror@plt+0x72a0>  // b.pmore
  4095f8:	b	409654 <ferror@plt+0x72c4>
  4095fc:	mov	x0, sp
  409600:	mov	w2, #0x2                   	// #2
  409604:	mov	x1, x20
  409608:	bl	4090d4 <ferror@plt+0x6d44>
  40960c:	cbnz	w0, 409630 <ferror@plt+0x72a0>
  409610:	ldrh	w8, [sp, #6]
  409614:	cmp	w8, #0x2
  409618:	b.ne	409630 <ferror@plt+0x72a0>  // b.any
  40961c:	ldr	w9, [sp, #8]
  409620:	rev	w8, w9
  409624:	neg	w10, w8
  409628:	bics	wzr, w10, w8
  40962c:	b.eq	409684 <ferror@plt+0x72f4>  // b.none
  409630:	mov	w8, #0xffffffff            	// #-1
  409634:	b	409668 <ferror@plt+0x72d8>
  409638:	mov	w21, #0x14                  	// #20
  40963c:	ldrh	w8, [x19, #4]
  409640:	cbnz	x20, 4095a8 <ferror@plt+0x7218>
  409644:	mov	w10, #0xfffe                	// #65534
  409648:	cmp	w8, w10
  40964c:	mov	w9, wzr
  409650:	csel	w0, wzr, w21, eq  // eq = none
  409654:	ldrh	w10, [x19]
  409658:	mov	w8, wzr
  40965c:	strh	w0, [x19, #4]
  409660:	orr	w9, w10, w9
  409664:	strh	w9, [x19]
  409668:	ldp	x20, x19, [sp, #320]
  40966c:	ldp	x22, x21, [sp, #304]
  409670:	ldp	x28, x23, [sp, #288]
  409674:	ldp	x29, x30, [sp, #272]
  409678:	mov	w0, w8
  40967c:	add	sp, sp, #0x150
  409680:	ret
  409684:	mov	w0, wzr
  409688:	cbz	w9, 40969c <ferror@plt+0x730c>
  40968c:	lsl	w8, w8, #1
  409690:	add	w0, w0, #0x1
  409694:	cbnz	w8, 40968c <ferror@plt+0x72fc>
  409698:	b	4095ec <ferror@plt+0x725c>
  40969c:	mov	w9, #0x1                   	// #1
  4096a0:	b	409654 <ferror@plt+0x72c4>
  4096a4:	stp	x29, x30, [sp, #-48]!
  4096a8:	str	x21, [sp, #16]
  4096ac:	stp	x20, x19, [sp, #32]
  4096b0:	mov	x29, sp
  4096b4:	mov	w20, w2
  4096b8:	mov	x19, x1
  4096bc:	bl	4090d4 <ferror@plt+0x6d44>
  4096c0:	cbnz	w0, 4096d4 <ferror@plt+0x7344>
  4096c4:	ldp	x20, x19, [sp, #32]
  4096c8:	ldr	x21, [sp, #16]
  4096cc:	ldp	x29, x30, [sp], #48
  4096d0:	ret
  4096d4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4096d8:	ldr	x8, [x8, #3992]
  4096dc:	mov	w0, w20
  4096e0:	ldr	x21, [x8]
  4096e4:	bl	409708 <ferror@plt+0x7378>
  4096e8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4096ec:	mov	x2, x0
  4096f0:	add	x1, x1, #0x30b
  4096f4:	mov	x0, x21
  4096f8:	mov	x3, x19
  4096fc:	bl	402360 <fprintf@plt>
  409700:	mov	w0, #0x1                   	// #1
  409704:	bl	401df0 <exit@plt>
  409708:	cmp	w0, #0x1c
  40970c:	b.hi	409740 <ferror@plt+0x73b0>  // b.pmore
  409710:	adrp	x9, 412000 <ferror@plt+0xfc70>
  409714:	mov	w8, w0
  409718:	add	x9, x9, #0x1bb
  40971c:	adr	x10, 409734 <ferror@plt+0x73a4>
  409720:	ldrb	w11, [x9, x8]
  409724:	add	x10, x10, x11, lsl #2
  409728:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40972c:	add	x0, x0, #0x652
  409730:	br	x10
  409734:	adrp	x0, 410000 <ferror@plt+0xdc70>
  409738:	add	x0, x0, #0xc5a
  40973c:	ret
  409740:	adrp	x0, 412000 <ferror@plt+0xfc70>
  409744:	add	x0, x0, #0x542
  409748:	ret
  40974c:	adrp	x0, 412000 <ferror@plt+0xfc70>
  409750:	add	x0, x0, #0x546
  409754:	ret
  409758:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40975c:	add	x0, x0, #0x54f
  409760:	ret
  409764:	adrp	x0, 412000 <ferror@plt+0xfc70>
  409768:	add	x0, x0, #0xcd0
  40976c:	ret
  409770:	adrp	x0, 412000 <ferror@plt+0xfc70>
  409774:	add	x0, x0, #0x54a
  409778:	ret
  40977c:	adrp	x0, 410000 <ferror@plt+0xdc70>
  409780:	add	x0, x0, #0xc5f
  409784:	ret
  409788:	ldrh	w8, [x1], #4
  40978c:	sub	w8, w8, #0x6
  409790:	ror	w9, w8, #1
  409794:	cmp	w9, #0x7
  409798:	mov	w8, #0xffffffff            	// #-1
  40979c:	b.hi	4098d0 <ferror@plt+0x7540>  // b.pmore
  4097a0:	adrp	x10, 412000 <ferror@plt+0xfc70>
  4097a4:	add	x10, x10, #0x1d8
  4097a8:	adr	x11, 4097b8 <ferror@plt+0x7428>
  4097ac:	ldrb	w12, [x10, x9]
  4097b0:	add	x11, x11, x12, lsl #2
  4097b4:	br	x11
  4097b8:	mov	w8, #0xc                   	// #12
  4097bc:	mov	w9, #0x2                   	// #2
  4097c0:	strh	w8, [x0, #6]
  4097c4:	strh	w9, [x0, #2]
  4097c8:	ldrh	w9, [x1]
  4097cc:	strh	w9, [x0, #8]
  4097d0:	cbnz	w2, 40983c <ferror@plt+0x74ac>
  4097d4:	b	40984c <ferror@plt+0x74bc>
  4097d8:	mov	w8, #0x2                   	// #2
  4097dc:	mov	w9, #0x4                   	// #4
  4097e0:	strh	w8, [x0, #6]
  4097e4:	strh	w9, [x0, #2]
  4097e8:	ldr	w9, [x1]
  4097ec:	str	w9, [x0, #8]
  4097f0:	cbnz	w2, 40983c <ferror@plt+0x74ac>
  4097f4:	b	40984c <ferror@plt+0x74bc>
  4097f8:	mov	w8, #0x4                   	// #4
  4097fc:	mov	w9, #0xa                   	// #10
  409800:	strh	w8, [x0, #6]
  409804:	strh	w9, [x0, #2]
  409808:	ldrh	w9, [x1, #8]
  40980c:	ldr	x10, [x1]
  409810:	strh	w9, [x0, #16]
  409814:	str	x10, [x0, #8]
  409818:	cbnz	w2, 40983c <ferror@plt+0x74ac>
  40981c:	b	40984c <ferror@plt+0x74bc>
  409820:	mov	w8, #0xa                   	// #10
  409824:	mov	w9, #0x10                  	// #16
  409828:	strh	w8, [x0, #6]
  40982c:	strh	w9, [x0, #2]
  409830:	ldr	q0, [x1]
  409834:	stur	q0, [x0, #8]
  409838:	cbz	w2, 40984c <ferror@plt+0x74bc>
  40983c:	cmp	w8, w2
  409840:	b.eq	40984c <ferror@plt+0x74bc>  // b.none
  409844:	mov	w0, #0xfffffffe            	// #-2
  409848:	ret
  40984c:	mov	w9, #0xffff                	// #65535
  409850:	cmp	w8, #0xa
  409854:	strh	w9, [x0, #4]
  409858:	strh	wzr, [x0]
  40985c:	b.eq	409884 <ferror@plt+0x74f4>  // b.none
  409860:	cmp	w8, #0x2
  409864:	mov	w8, wzr
  409868:	b.ne	4098d0 <ferror@plt+0x7540>  // b.any
  40986c:	ldr	w8, [x0, #8]
  409870:	cbz	w8, 4098c8 <ferror@plt+0x7538>
  409874:	and	w8, w8, #0xf0
  409878:	cmp	w8, #0xe0
  40987c:	b.eq	409898 <ferror@plt+0x7508>  // b.none
  409880:	b	4098bc <ferror@plt+0x752c>
  409884:	ldr	w8, [x0, #8]
  409888:	cbz	w8, 4098a4 <ferror@plt+0x7514>
  40988c:	mvn	w8, w8
  409890:	tst	w8, #0xff
  409894:	b.ne	4098bc <ferror@plt+0x752c>  // b.any
  409898:	mov	w8, wzr
  40989c:	mov	w9, #0xa                   	// #10
  4098a0:	b	4098cc <ferror@plt+0x753c>
  4098a4:	ldr	w8, [x0, #12]
  4098a8:	cbnz	w8, 4098bc <ferror@plt+0x752c>
  4098ac:	ldr	w8, [x0, #16]
  4098b0:	cbnz	w8, 4098bc <ferror@plt+0x752c>
  4098b4:	ldr	w8, [x0, #20]
  4098b8:	cbz	w8, 4098c8 <ferror@plt+0x7538>
  4098bc:	mov	w8, wzr
  4098c0:	mov	w9, #0x2                   	// #2
  4098c4:	b	4098cc <ferror@plt+0x753c>
  4098c8:	mov	w9, #0x6                   	// #6
  4098cc:	strh	w9, [x0]
  4098d0:	mov	w0, w8
  4098d4:	ret
  4098d8:	stp	x29, x30, [sp, #-48]!
  4098dc:	stp	x20, x19, [sp, #32]
  4098e0:	mov	x19, x1
  4098e4:	cmp	w2, #0x11
  4098e8:	str	x21, [sp, #16]
  4098ec:	mov	x29, sp
  4098f0:	b.eq	409914 <ferror@plt+0x7584>  // b.none
  4098f4:	mov	x1, x19
  4098f8:	mov	w20, w2
  4098fc:	bl	4094c8 <ferror@plt+0x7138>
  409900:	cbnz	w0, 409938 <ferror@plt+0x75a8>
  409904:	ldp	x20, x19, [sp, #32]
  409908:	ldr	x21, [sp, #16]
  40990c:	ldp	x29, x30, [sp], #48
  409910:	ret
  409914:	adrp	x8, 423000 <ferror@plt+0x20c70>
  409918:	ldr	x8, [x8, #3992]
  40991c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  409920:	add	x1, x1, #0x33c
  409924:	mov	x2, x19
  409928:	ldr	x0, [x8]
  40992c:	bl	402360 <fprintf@plt>
  409930:	mov	w0, #0x1                   	// #1
  409934:	bl	401df0 <exit@plt>
  409938:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40993c:	ldr	x8, [x8, #3992]
  409940:	mov	w0, w20
  409944:	ldr	x21, [x8]
  409948:	bl	409708 <ferror@plt+0x7378>
  40994c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  409950:	mov	x2, x0
  409954:	add	x1, x1, #0x384
  409958:	mov	x0, x21
  40995c:	mov	x3, x19
  409960:	bl	402360 <fprintf@plt>
  409964:	mov	w0, #0x1                   	// #1
  409968:	bl	401df0 <exit@plt>
  40996c:	sub	sp, sp, #0x130
  409970:	stp	x28, x19, [sp, #288]
  409974:	mov	x19, x0
  409978:	add	x0, sp, #0x8
  40997c:	mov	w2, #0x2                   	// #2
  409980:	mov	x1, x19
  409984:	stp	x29, x30, [sp, #272]
  409988:	add	x29, sp, #0x110
  40998c:	bl	4090d4 <ferror@plt+0x6d44>
  409990:	cbnz	w0, 4099a8 <ferror@plt+0x7618>
  409994:	ldr	w0, [sp, #16]
  409998:	ldp	x28, x19, [sp, #288]
  40999c:	ldp	x29, x30, [sp, #272]
  4099a0:	add	sp, sp, #0x130
  4099a4:	ret
  4099a8:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4099ac:	ldr	x8, [x8, #3992]
  4099b0:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4099b4:	add	x1, x1, #0x3b4
  4099b8:	mov	x2, x19
  4099bc:	ldr	x0, [x8]
  4099c0:	bl	402360 <fprintf@plt>
  4099c4:	mov	w0, #0x1                   	// #1
  4099c8:	bl	401df0 <exit@plt>
  4099cc:	stp	x29, x30, [sp, #-16]!
  4099d0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4099d4:	ldr	x8, [x8, #3992]
  4099d8:	adrp	x0, 412000 <ferror@plt+0xfc70>
  4099dc:	add	x0, x0, #0x3e7
  4099e0:	mov	w1, #0x30                  	// #48
  4099e4:	ldr	x3, [x8]
  4099e8:	mov	w2, #0x1                   	// #1
  4099ec:	mov	x29, sp
  4099f0:	bl	4021b0 <fwrite@plt>
  4099f4:	mov	w0, #0xffffffff            	// #-1
  4099f8:	bl	401df0 <exit@plt>
  4099fc:	stp	x29, x30, [sp, #-16]!
  409a00:	adrp	x8, 423000 <ferror@plt+0x20c70>
  409a04:	ldr	x8, [x8, #3992]
  409a08:	adrp	x1, 412000 <ferror@plt+0xfc70>
  409a0c:	mov	x2, x0
  409a10:	add	x1, x1, #0x418
  409a14:	ldr	x8, [x8]
  409a18:	mov	x29, sp
  409a1c:	mov	x0, x8
  409a20:	bl	402360 <fprintf@plt>
  409a24:	mov	w0, #0xffffffff            	// #-1
  409a28:	bl	401df0 <exit@plt>
  409a2c:	stp	x29, x30, [sp, #-16]!
  409a30:	adrp	x8, 423000 <ferror@plt+0x20c70>
  409a34:	ldr	x8, [x8, #3992]
  409a38:	mov	x2, x1
  409a3c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  409a40:	mov	x3, x0
  409a44:	ldr	x8, [x8]
  409a48:	add	x1, x1, #0x43a
  409a4c:	mov	x29, sp
  409a50:	mov	x0, x8
  409a54:	bl	402360 <fprintf@plt>
  409a58:	mov	w0, #0xffffffff            	// #-1
  409a5c:	bl	401df0 <exit@plt>
  409a60:	stp	x29, x30, [sp, #-16]!
  409a64:	adrp	x8, 423000 <ferror@plt+0x20c70>
  409a68:	ldr	x8, [x8, #3992]
  409a6c:	mov	x3, x1
  409a70:	adrp	x1, 412000 <ferror@plt+0xfc70>
  409a74:	mov	x2, x0
  409a78:	ldr	x8, [x8]
  409a7c:	add	x1, x1, #0x45d
  409a80:	mov	x29, sp
  409a84:	mov	x0, x8
  409a88:	bl	402360 <fprintf@plt>
  409a8c:	mov	w0, #0xffffffff            	// #-1
  409a90:	bl	401df0 <exit@plt>
  409a94:	stp	x29, x30, [sp, #-16]!
  409a98:	adrp	x8, 423000 <ferror@plt+0x20c70>
  409a9c:	ldr	x8, [x8, #3992]
  409aa0:	mov	x3, x1
  409aa4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  409aa8:	mov	x2, x0
  409aac:	ldr	x8, [x8]
  409ab0:	add	x1, x1, #0x48f
  409ab4:	mov	x29, sp
  409ab8:	mov	x0, x8
  409abc:	bl	402360 <fprintf@plt>
  409ac0:	mov	w0, #0xffffffff            	// #-1
  409ac4:	bl	401df0 <exit@plt>
  409ac8:	stp	x29, x30, [sp, #-16]!
  409acc:	adrp	x8, 423000 <ferror@plt+0x20c70>
  409ad0:	ldr	x8, [x8, #3992]
  409ad4:	adrp	x1, 411000 <ferror@plt+0xec70>
  409ad8:	mov	x2, x0
  409adc:	add	x1, x1, #0x1cb
  409ae0:	ldr	x8, [x8]
  409ae4:	mov	x29, sp
  409ae8:	mov	x0, x8
  409aec:	bl	402360 <fprintf@plt>
  409af0:	mov	w0, #0xffffffff            	// #-1
  409af4:	ldp	x29, x30, [sp], #16
  409af8:	ret
  409afc:	stp	x29, x30, [sp, #-32]!
  409b00:	stp	x20, x19, [sp, #16]
  409b04:	mov	x29, sp
  409b08:	mov	x19, x0
  409b0c:	bl	401de0 <strlen@plt>
  409b10:	cmp	x0, #0xf
  409b14:	b.hi	409b64 <ferror@plt+0x77d4>  // b.pmore
  409b18:	ldrb	w20, [x19]
  409b1c:	cbz	w20, 409b64 <ferror@plt+0x77d4>
  409b20:	add	x19, x19, #0x1
  409b24:	ands	w8, w20, #0xff
  409b28:	b.eq	409b54 <ferror@plt+0x77c4>  // b.none
  409b2c:	cmp	w8, #0x2f
  409b30:	b.eq	409b64 <ferror@plt+0x77d4>  // b.none
  409b34:	bl	4020e0 <__ctype_b_loc@plt>
  409b38:	ldr	x8, [x0]
  409b3c:	and	x9, x20, #0xff
  409b40:	ldrh	w8, [x8, x9, lsl #1]
  409b44:	tbnz	w8, #13, 409b64 <ferror@plt+0x77d4>
  409b48:	ldrb	w20, [x19], #1
  409b4c:	ands	w8, w20, #0xff
  409b50:	b.ne	409b2c <ferror@plt+0x779c>  // b.any
  409b54:	mov	w0, wzr
  409b58:	ldp	x20, x19, [sp, #16]
  409b5c:	ldp	x29, x30, [sp], #32
  409b60:	ret
  409b64:	mov	w0, #0xffffffff            	// #-1
  409b68:	ldp	x20, x19, [sp, #16]
  409b6c:	ldp	x29, x30, [sp], #32
  409b70:	ret
  409b74:	stp	x29, x30, [sp, #-32]!
  409b78:	stp	x20, x19, [sp, #16]
  409b7c:	ldrb	w20, [x0]
  409b80:	mov	x29, sp
  409b84:	cbz	w20, 409bcc <ferror@plt+0x783c>
  409b88:	add	x19, x0, #0x1
  409b8c:	ands	w8, w20, #0xff
  409b90:	b.eq	409bbc <ferror@plt+0x782c>  // b.none
  409b94:	cmp	w8, #0x2f
  409b98:	b.eq	409bcc <ferror@plt+0x783c>  // b.none
  409b9c:	bl	4020e0 <__ctype_b_loc@plt>
  409ba0:	ldr	x8, [x0]
  409ba4:	and	x9, x20, #0xff
  409ba8:	ldrh	w8, [x8, x9, lsl #1]
  409bac:	tbnz	w8, #13, 409bcc <ferror@plt+0x783c>
  409bb0:	ldrb	w20, [x19], #1
  409bb4:	ands	w8, w20, #0xff
  409bb8:	b.ne	409b94 <ferror@plt+0x7804>  // b.any
  409bbc:	mov	w0, wzr
  409bc0:	ldp	x20, x19, [sp, #16]
  409bc4:	ldp	x29, x30, [sp], #32
  409bc8:	ret
  409bcc:	mov	w0, #0xffffffff            	// #-1
  409bd0:	ldp	x20, x19, [sp, #16]
  409bd4:	ldp	x29, x30, [sp], #32
  409bd8:	ret
  409bdc:	stp	x29, x30, [sp, #-48]!
  409be0:	stp	x20, x19, [sp, #32]
  409be4:	mov	x20, x0
  409be8:	mov	x0, x1
  409bec:	stp	x22, x21, [sp, #16]
  409bf0:	mov	x29, sp
  409bf4:	mov	x19, x1
  409bf8:	bl	401de0 <strlen@plt>
  409bfc:	cmp	x0, #0xf
  409c00:	b.hi	409c68 <ferror@plt+0x78d8>  // b.pmore
  409c04:	ldrb	w22, [x19]
  409c08:	cbz	w22, 409c68 <ferror@plt+0x78d8>
  409c0c:	mov	w21, #0x1                   	// #1
  409c10:	ands	w8, w22, #0xff
  409c14:	b.eq	409c44 <ferror@plt+0x78b4>  // b.none
  409c18:	cmp	w8, #0x2f
  409c1c:	b.eq	409c68 <ferror@plt+0x78d8>  // b.none
  409c20:	bl	4020e0 <__ctype_b_loc@plt>
  409c24:	ldr	x8, [x0]
  409c28:	and	x9, x22, #0xff
  409c2c:	ldrh	w8, [x8, x9, lsl #1]
  409c30:	tbnz	w8, #13, 409c68 <ferror@plt+0x78d8>
  409c34:	ldrb	w22, [x19, x21]
  409c38:	add	x21, x21, #0x1
  409c3c:	ands	w8, w22, #0xff
  409c40:	b.ne	409c18 <ferror@plt+0x7888>  // b.any
  409c44:	mov	w2, #0x10                  	// #16
  409c48:	mov	x0, x20
  409c4c:	mov	x1, x19
  409c50:	bl	4022b0 <strncpy@plt>
  409c54:	mov	w0, wzr
  409c58:	ldp	x20, x19, [sp, #32]
  409c5c:	ldp	x22, x21, [sp, #16]
  409c60:	ldp	x29, x30, [sp], #48
  409c64:	ret
  409c68:	mov	w0, #0xffffffff            	// #-1
  409c6c:	ldp	x20, x19, [sp, #32]
  409c70:	ldp	x22, x21, [sp, #16]
  409c74:	ldp	x29, x30, [sp], #48
  409c78:	ret
  409c7c:	stp	x29, x30, [sp, #-48]!
  409c80:	str	x21, [sp, #16]
  409c84:	stp	x20, x19, [sp, #32]
  409c88:	mov	x29, sp
  409c8c:	cbz	x1, 409ce8 <ferror@plt+0x7958>
  409c90:	add	x19, x1, #0x4
  409c94:	mov	x0, x19
  409c98:	bl	401de0 <strlen@plt>
  409c9c:	cmp	x0, #0xf
  409ca0:	b.hi	409d24 <ferror@plt+0x7994>  // b.pmore
  409ca4:	ldrb	w21, [x19]
  409ca8:	cbz	w21, 409d24 <ferror@plt+0x7994>
  409cac:	mov	w20, #0x1                   	// #1
  409cb0:	ands	w8, w21, #0xff
  409cb4:	b.eq	409d28 <ferror@plt+0x7998>  // b.none
  409cb8:	cmp	w8, #0x2f
  409cbc:	b.eq	409d24 <ferror@plt+0x7994>  // b.none
  409cc0:	bl	4020e0 <__ctype_b_loc@plt>
  409cc4:	ldr	x8, [x0]
  409cc8:	and	x9, x21, #0xff
  409ccc:	ldrh	w8, [x8, x9, lsl #1]
  409cd0:	tbnz	w8, #13, 409d24 <ferror@plt+0x7994>
  409cd4:	ldrb	w21, [x19, x20]
  409cd8:	add	x20, x20, #0x1
  409cdc:	ands	w8, w21, #0xff
  409ce0:	b.ne	409cb8 <ferror@plt+0x7928>  // b.any
  409ce4:	b	409d28 <ferror@plt+0x7998>
  409ce8:	adrp	x8, 423000 <ferror@plt+0x20c70>
  409cec:	ldr	x8, [x8, #3992]
  409cf0:	mov	w19, w0
  409cf4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  409cf8:	add	x1, x1, #0x4c7
  409cfc:	ldr	x0, [x8]
  409d00:	mov	w2, w19
  409d04:	bl	402360 <fprintf@plt>
  409d08:	mov	w0, w19
  409d0c:	bl	40bdec <ferror@plt+0x9a5c>
  409d10:	mov	x19, x0
  409d14:	mov	x0, x19
  409d18:	bl	401de0 <strlen@plt>
  409d1c:	cmp	x0, #0xf
  409d20:	b.ls	409ca4 <ferror@plt+0x7914>  // b.plast
  409d24:	mov	x19, xzr
  409d28:	mov	x0, x19
  409d2c:	ldp	x20, x19, [sp, #32]
  409d30:	ldr	x21, [sp, #16]
  409d34:	ldp	x29, x30, [sp], #48
  409d38:	ret
  409d3c:	ldrb	w9, [x0]
  409d40:	cbz	w9, 409d84 <ferror@plt+0x79f4>
  409d44:	ldrb	w10, [x1]
  409d48:	mov	x8, x0
  409d4c:	mov	w0, #0x1                   	// #1
  409d50:	cbz	w10, 409d80 <ferror@plt+0x79f0>
  409d54:	cmp	w9, w10
  409d58:	b.ne	409d80 <ferror@plt+0x79f0>  // b.any
  409d5c:	add	x8, x8, #0x1
  409d60:	add	x9, x1, #0x1
  409d64:	ldrb	w11, [x9], #1
  409d68:	ldrb	w10, [x8], #1
  409d6c:	cbz	w11, 409d78 <ferror@plt+0x79e8>
  409d70:	cmp	w10, w11
  409d74:	b.eq	409d64 <ferror@plt+0x79d4>  // b.none
  409d78:	cmp	w10, #0x0
  409d7c:	cset	w0, ne  // ne = any
  409d80:	ret
  409d84:	mov	w0, #0x1                   	// #1
  409d88:	ret
  409d8c:	stp	x29, x30, [sp, #-48]!
  409d90:	stp	x22, x21, [sp, #16]
  409d94:	stp	x20, x19, [sp, #32]
  409d98:	mov	w21, w2
  409d9c:	mov	x19, x1
  409da0:	asr	w22, w2, #5
  409da4:	mov	x20, x0
  409da8:	mov	x29, sp
  409dac:	cbz	w22, 409ddc <ferror@plt+0x7a4c>
  409db0:	lsl	w8, w22, #2
  409db4:	add	x1, x19, #0x8
  409db8:	add	x0, x20, #0x8
  409dbc:	sxtw	x2, w8
  409dc0:	bl	401ff0 <bcmp@plt>
  409dc4:	cbz	w0, 409ddc <ferror@plt+0x7a4c>
  409dc8:	mov	w0, #0xffffffff            	// #-1
  409dcc:	ldp	x20, x19, [sp, #32]
  409dd0:	ldp	x22, x21, [sp, #16]
  409dd4:	ldp	x29, x30, [sp], #48
  409dd8:	ret
  409ddc:	and	w8, w21, #0x1f
  409de0:	cbz	w8, 409e28 <ferror@plt+0x7a98>
  409de4:	sbfiz	x9, x22, #2, #32
  409de8:	add	x10, x20, x9
  409dec:	add	x9, x19, x9
  409df0:	ldr	w10, [x10, #8]
  409df4:	ldr	w9, [x9, #8]
  409df8:	neg	w8, w8
  409dfc:	mov	w11, #0xffffffff            	// #-1
  409e00:	lsl	w8, w11, w8
  409e04:	rev	w8, w8
  409e08:	eor	w9, w9, w10
  409e0c:	tst	w9, w8
  409e10:	b.eq	409e28 <ferror@plt+0x7a98>  // b.none
  409e14:	mov	w0, #0x1                   	// #1
  409e18:	ldp	x20, x19, [sp, #32]
  409e1c:	ldp	x22, x21, [sp, #16]
  409e20:	ldp	x29, x30, [sp], #48
  409e24:	ret
  409e28:	mov	w0, wzr
  409e2c:	ldp	x20, x19, [sp, #32]
  409e30:	ldp	x22, x21, [sp, #16]
  409e34:	ldp	x29, x30, [sp], #48
  409e38:	ret
  409e3c:	sub	sp, sp, #0x140
  409e40:	stp	x29, x30, [sp, #272]
  409e44:	stp	x28, x21, [sp, #288]
  409e48:	stp	x20, x19, [sp, #304]
  409e4c:	add	x29, sp, #0x110
  409e50:	cbz	x1, 40a020 <ferror@plt+0x7c90>
  409e54:	ldrh	w8, [x0, #6]
  409e58:	mov	x19, x0
  409e5c:	cbz	w8, 40a020 <ferror@plt+0x7c90>
  409e60:	ldrsh	w20, [x19, #4]
  409e64:	cmp	w20, #0x1
  409e68:	b.lt	40a020 <ferror@plt+0x7c90>  // b.tstop
  409e6c:	ldrh	w9, [x1], #4
  409e70:	mov	w0, #0xffffffff            	// #-1
  409e74:	sub	w9, w9, #0x6
  409e78:	ror	w9, w9, #1
  409e7c:	cmp	w9, #0x7
  409e80:	b.hi	40a024 <ferror@plt+0x7c94>  // b.pmore
  409e84:	adrp	x10, 412000 <ferror@plt+0xfc70>
  409e88:	add	x10, x10, #0x1e0
  409e8c:	adr	x11, 409e9c <ferror@plt+0x7b0c>
  409e90:	ldrb	w12, [x10, x9]
  409e94:	add	x11, x11, x12, lsl #2
  409e98:	br	x11
  409e9c:	mov	w9, #0xc                   	// #12
  409ea0:	mov	w10, #0x2                   	// #2
  409ea4:	strh	w9, [sp, #14]
  409ea8:	strh	w10, [sp, #10]
  409eac:	ldrh	w10, [x1]
  409eb0:	strh	w10, [sp, #16]
  409eb4:	cmp	w9, w8
  409eb8:	b.ne	409fd0 <ferror@plt+0x7c40>  // b.any
  409ebc:	b	409f30 <ferror@plt+0x7ba0>
  409ec0:	mov	w9, #0x2                   	// #2
  409ec4:	mov	w10, #0x4                   	// #4
  409ec8:	strh	w9, [sp, #14]
  409ecc:	strh	w10, [sp, #10]
  409ed0:	ldr	w10, [x1]
  409ed4:	str	w10, [sp, #16]
  409ed8:	cmp	w9, w8
  409edc:	b.ne	409fd0 <ferror@plt+0x7c40>  // b.any
  409ee0:	b	409f30 <ferror@plt+0x7ba0>
  409ee4:	mov	w9, #0x4                   	// #4
  409ee8:	mov	w10, #0xa                   	// #10
  409eec:	strh	w9, [sp, #14]
  409ef0:	strh	w10, [sp, #10]
  409ef4:	ldrh	w10, [x1, #8]
  409ef8:	ldr	x11, [x1]
  409efc:	strh	w10, [sp, #24]
  409f00:	str	x11, [sp, #16]
  409f04:	cmp	w9, w8
  409f08:	b.eq	409f30 <ferror@plt+0x7ba0>  // b.none
  409f0c:	b	409fd0 <ferror@plt+0x7c40>
  409f10:	mov	w9, #0xa                   	// #10
  409f14:	mov	w10, #0x10                  	// #16
  409f18:	strh	w9, [sp, #14]
  409f1c:	strh	w10, [sp, #10]
  409f20:	ldr	q0, [x1]
  409f24:	stur	q0, [sp, #16]
  409f28:	cmp	w9, w8
  409f2c:	b.ne	409fd0 <ferror@plt+0x7c40>  // b.any
  409f30:	and	w8, w8, #0xf
  409f34:	and	x9, x20, #0xffff
  409f38:	mov	w10, #0xffff                	// #65535
  409f3c:	cmp	w8, #0xa
  409f40:	strh	w10, [sp, #12]
  409f44:	strh	wzr, [sp, #8]
  409f48:	b.eq	409f6c <ferror@plt+0x7bdc>  // b.none
  409f4c:	cmp	w8, #0x2
  409f50:	b.ne	409fb0 <ferror@plt+0x7c20>  // b.any
  409f54:	ldr	w8, [sp, #16]
  409f58:	cbz	w8, 409fa8 <ferror@plt+0x7c18>
  409f5c:	and	w8, w8, #0xf0
  409f60:	cmp	w8, #0xe0
  409f64:	b.eq	409f80 <ferror@plt+0x7bf0>  // b.none
  409f68:	b	409fa0 <ferror@plt+0x7c10>
  409f6c:	ldr	w8, [sp, #16]
  409f70:	cbz	w8, 409f88 <ferror@plt+0x7bf8>
  409f74:	mvn	w8, w8
  409f78:	tst	w8, #0xff
  409f7c:	b.ne	409fa0 <ferror@plt+0x7c10>  // b.any
  409f80:	mov	w8, #0xa                   	// #10
  409f84:	b	409fac <ferror@plt+0x7c1c>
  409f88:	ldr	w8, [sp, #20]
  409f8c:	cbnz	w8, 409fa0 <ferror@plt+0x7c10>
  409f90:	ldr	w8, [sp, #24]
  409f94:	cbnz	w8, 409fa0 <ferror@plt+0x7c10>
  409f98:	ldr	w8, [sp, #28]
  409f9c:	cbz	w8, 409fa8 <ferror@plt+0x7c18>
  409fa0:	mov	w8, #0x2                   	// #2
  409fa4:	b	409fac <ferror@plt+0x7c1c>
  409fa8:	mov	w8, #0x6                   	// #6
  409fac:	strh	w8, [sp, #8]
  409fb0:	lsr	x21, x9, #5
  409fb4:	cbz	w21, 409fd8 <ferror@plt+0x7c48>
  409fb8:	add	x8, sp, #0x8
  409fbc:	add	x1, x19, #0x8
  409fc0:	add	x0, x8, #0x8
  409fc4:	lsl	x2, x21, #2
  409fc8:	bl	401ff0 <bcmp@plt>
  409fcc:	cbz	w0, 409fd8 <ferror@plt+0x7c48>
  409fd0:	mov	w0, #0xffffffff            	// #-1
  409fd4:	b	40a024 <ferror@plt+0x7c94>
  409fd8:	and	w8, w20, #0xffff
  409fdc:	and	w8, w8, #0x1f
  409fe0:	cbz	w8, 40a020 <ferror@plt+0x7c90>
  409fe4:	lsl	x9, x21, #2
  409fe8:	add	x10, sp, #0x8
  409fec:	add	x10, x10, x9
  409ff0:	add	x9, x19, x9
  409ff4:	ldr	w10, [x10, #8]
  409ff8:	ldr	w9, [x9, #8]
  409ffc:	neg	w8, w8
  40a000:	mov	w11, #0xffffffff            	// #-1
  40a004:	lsl	w8, w11, w8
  40a008:	rev	w8, w8
  40a00c:	eor	w9, w9, w10
  40a010:	tst	w9, w8
  40a014:	b.eq	40a020 <ferror@plt+0x7c90>  // b.none
  40a018:	mov	w0, #0x1                   	// #1
  40a01c:	b	40a024 <ferror@plt+0x7c94>
  40a020:	mov	w0, wzr
  40a024:	ldp	x20, x19, [sp, #304]
  40a028:	ldp	x28, x21, [sp, #288]
  40a02c:	ldp	x29, x30, [sp, #272]
  40a030:	add	sp, sp, #0x140
  40a034:	ret
  40a038:	stp	x29, x30, [sp, #-64]!
  40a03c:	str	x28, [sp, #16]
  40a040:	stp	x22, x21, [sp, #32]
  40a044:	stp	x20, x19, [sp, #48]
  40a048:	mov	x29, sp
  40a04c:	sub	sp, sp, #0x400
  40a050:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40a054:	add	x0, x0, #0x4f3
  40a058:	bl	402310 <getenv@plt>
  40a05c:	cbz	x0, 40a07c <ferror@plt+0x7cec>
  40a060:	mov	w2, #0xa                   	// #10
  40a064:	mov	x1, xzr
  40a068:	bl	4020f0 <strtol@plt>
  40a06c:	cmp	w0, #0x0
  40a070:	mov	w8, #0x64                  	// #100
  40a074:	csel	w19, w8, w0, eq  // eq = none
  40a078:	b	40a120 <ferror@plt+0x7d90>
  40a07c:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40a080:	add	x0, x0, #0x4f6
  40a084:	bl	402310 <getenv@plt>
  40a088:	cbz	x0, 40a09c <ferror@plt+0x7d0c>
  40a08c:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40a090:	mov	x3, x0
  40a094:	add	x2, x2, #0x2e9
  40a098:	b	40a0b8 <ferror@plt+0x7d28>
  40a09c:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40a0a0:	add	x0, x0, #0x506
  40a0a4:	bl	402310 <getenv@plt>
  40a0a8:	cbz	x0, 40a13c <ferror@plt+0x7dac>
  40a0ac:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40a0b0:	mov	x3, x0
  40a0b4:	add	x2, x2, #0x510
  40a0b8:	mov	x0, sp
  40a0bc:	mov	w1, #0x3ff                 	// #1023
  40a0c0:	bl	401ef0 <snprintf@plt>
  40a0c4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40a0c8:	add	x1, x1, #0x942
  40a0cc:	mov	x0, sp
  40a0d0:	bl	4021f0 <fopen64@plt>
  40a0d4:	cbz	x0, 40a11c <ferror@plt+0x7d8c>
  40a0d8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40a0dc:	add	x1, x1, #0x52f
  40a0e0:	add	x2, x29, #0x1c
  40a0e4:	add	x3, x29, #0x18
  40a0e8:	mov	x20, x0
  40a0ec:	bl	401f70 <__isoc99_fscanf@plt>
  40a0f0:	ldp	w19, w22, [x29, #24]
  40a0f4:	mov	w21, w0
  40a0f8:	mov	x0, x20
  40a0fc:	bl	401f30 <fclose@plt>
  40a100:	cmp	w21, #0x2
  40a104:	b.ne	40a11c <ferror@plt+0x7d8c>  // b.any
  40a108:	mov	w8, #0x4240                	// #16960
  40a10c:	movk	w8, #0xf, lsl #16
  40a110:	cmp	w22, w8
  40a114:	b.ne	40a11c <ferror@plt+0x7d8c>  // b.any
  40a118:	cbnz	w19, 40a120 <ferror@plt+0x7d90>
  40a11c:	mov	w19, #0x64                  	// #100
  40a120:	mov	w0, w19
  40a124:	add	sp, sp, #0x400
  40a128:	ldp	x20, x19, [sp, #48]
  40a12c:	ldp	x22, x21, [sp, #32]
  40a130:	ldr	x28, [sp, #16]
  40a134:	ldp	x29, x30, [sp], #64
  40a138:	ret
  40a13c:	adrp	x8, 412000 <ferror@plt+0xfc70>
  40a140:	add	x8, x8, #0x51e
  40a144:	ldr	q0, [x8]
  40a148:	strb	wzr, [sp, #16]
  40a14c:	str	q0, [sp]
  40a150:	b	40a0c4 <ferror@plt+0x7d34>
  40a154:	stp	x29, x30, [sp, #-16]!
  40a158:	mov	w0, #0x2                   	// #2
  40a15c:	mov	x29, sp
  40a160:	bl	402230 <sysconf@plt>
  40a164:	ldp	x29, x30, [sp], #16
  40a168:	ret
  40a16c:	sub	w9, w0, #0x2
  40a170:	cmp	w9, #0x1a
  40a174:	b.hi	40a1cc <ferror@plt+0x7e3c>  // b.pmore
  40a178:	adrp	x10, 412000 <ferror@plt+0xfc70>
  40a17c:	add	x10, x10, #0x1e8
  40a180:	adr	x11, 40a194 <ferror@plt+0x7e04>
  40a184:	ldrb	w12, [x10, x9]
  40a188:	add	x11, x11, x12, lsl #2
  40a18c:	mov	x8, x2
  40a190:	br	x11
  40a194:	mov	x1, x8
  40a198:	mov	x2, x3
  40a19c:	mov	w3, w4
  40a1a0:	b	402380 <inet_ntop@plt>
  40a1a4:	ldrh	w9, [x8]
  40a1a8:	cmp	w9, #0xa
  40a1ac:	b.eq	40a1fc <ferror@plt+0x7e6c>  // b.none
  40a1b0:	cmp	w9, #0x2
  40a1b4:	b.ne	40a1cc <ferror@plt+0x7e3c>  // b.any
  40a1b8:	add	x1, x8, #0x4
  40a1bc:	mov	w0, #0x2                   	// #2
  40a1c0:	mov	x2, x3
  40a1c4:	mov	w3, w4
  40a1c8:	b	402380 <inet_ntop@plt>
  40a1cc:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40a1d0:	add	x0, x0, #0x542
  40a1d4:	ret
  40a1d8:	mov	w2, #0xffff                	// #65535
  40a1dc:	mov	x0, x8
  40a1e0:	b	40c378 <ferror@plt+0x9fe8>
  40a1e4:	sxtw	x9, w4
  40a1e8:	mov	w0, #0x1c                  	// #28
  40a1ec:	mov	x1, x8
  40a1f0:	mov	x2, x3
  40a1f4:	mov	x3, x9
  40a1f8:	b	40d738 <ferror@plt+0xb3a8>
  40a1fc:	add	x1, x8, #0x8
  40a200:	mov	w0, #0xa                   	// #10
  40a204:	mov	x2, x3
  40a208:	mov	w3, w4
  40a20c:	b	402380 <inet_ntop@plt>
  40a210:	adrp	x3, 424000 <ferror@plt+0x21c70>
  40a214:	add	x3, x3, #0x400
  40a218:	mov	w4, #0x100                 	// #256
  40a21c:	b	40a16c <ferror@plt+0x7ddc>
  40a220:	stp	x29, x30, [sp, #-32]!
  40a224:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40a228:	add	x1, x1, #0xc5a
  40a22c:	str	x19, [sp, #16]
  40a230:	mov	x29, sp
  40a234:	mov	x19, x0
  40a238:	bl	4020d0 <strcmp@plt>
  40a23c:	cbz	w0, 40a2b8 <ferror@plt+0x7f28>
  40a240:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40a244:	add	x1, x1, #0xc5f
  40a248:	mov	x0, x19
  40a24c:	bl	4020d0 <strcmp@plt>
  40a250:	cbz	w0, 40a2c8 <ferror@plt+0x7f38>
  40a254:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40a258:	add	x1, x1, #0xcd0
  40a25c:	mov	x0, x19
  40a260:	bl	4020d0 <strcmp@plt>
  40a264:	cbz	w0, 40a2d8 <ferror@plt+0x7f48>
  40a268:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40a26c:	add	x1, x1, #0x546
  40a270:	mov	x0, x19
  40a274:	bl	4020d0 <strcmp@plt>
  40a278:	cbz	w0, 40a2e8 <ferror@plt+0x7f58>
  40a27c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40a280:	add	x1, x1, #0x54a
  40a284:	mov	x0, x19
  40a288:	bl	4020d0 <strcmp@plt>
  40a28c:	cbz	w0, 40a2f8 <ferror@plt+0x7f68>
  40a290:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40a294:	add	x1, x1, #0x54f
  40a298:	mov	x0, x19
  40a29c:	bl	4020d0 <strcmp@plt>
  40a2a0:	cmp	w0, #0x0
  40a2a4:	mov	w8, #0x7                   	// #7
  40a2a8:	csel	w0, w8, wzr, eq  // eq = none
  40a2ac:	ldr	x19, [sp, #16]
  40a2b0:	ldp	x29, x30, [sp], #32
  40a2b4:	ret
  40a2b8:	mov	w0, #0x2                   	// #2
  40a2bc:	ldr	x19, [sp, #16]
  40a2c0:	ldp	x29, x30, [sp], #32
  40a2c4:	ret
  40a2c8:	mov	w0, #0xa                   	// #10
  40a2cc:	ldr	x19, [sp, #16]
  40a2d0:	ldp	x29, x30, [sp], #32
  40a2d4:	ret
  40a2d8:	mov	w0, #0x11                  	// #17
  40a2dc:	ldr	x19, [sp, #16]
  40a2e0:	ldp	x29, x30, [sp], #32
  40a2e4:	ret
  40a2e8:	mov	w0, #0x4                   	// #4
  40a2ec:	ldr	x19, [sp, #16]
  40a2f0:	ldp	x29, x30, [sp], #32
  40a2f4:	ret
  40a2f8:	mov	w0, #0x1c                  	// #28
  40a2fc:	ldr	x19, [sp, #16]
  40a300:	ldp	x29, x30, [sp], #32
  40a304:	ret
  40a308:	sub	w8, w0, #0x2
  40a30c:	cmp	w8, #0x1a
  40a310:	b.hi	40a340 <ferror@plt+0x7fb0>  // b.pmore
  40a314:	adrp	x9, 412000 <ferror@plt+0xfc70>
  40a318:	add	x9, x9, #0x203
  40a31c:	adr	x10, 40a334 <ferror@plt+0x7fa4>
  40a320:	ldrb	w11, [x9, x8]
  40a324:	add	x10, x10, x11, lsl #2
  40a328:	adrp	x0, 410000 <ferror@plt+0xdc70>
  40a32c:	add	x0, x0, #0xc5a
  40a330:	br	x10
  40a334:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40a338:	add	x0, x0, #0x546
  40a33c:	ret
  40a340:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40a344:	add	x0, x0, #0x542
  40a348:	ret
  40a34c:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40a350:	add	x0, x0, #0x54f
  40a354:	ret
  40a358:	adrp	x0, 410000 <ferror@plt+0xdc70>
  40a35c:	add	x0, x0, #0xc5f
  40a360:	ret
  40a364:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40a368:	add	x0, x0, #0xcd0
  40a36c:	ret
  40a370:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40a374:	add	x0, x0, #0x54a
  40a378:	ret
  40a37c:	sub	sp, sp, #0x70
  40a380:	stp	x29, x30, [sp, #16]
  40a384:	stp	x28, x27, [sp, #32]
  40a388:	stp	x26, x25, [sp, #48]
  40a38c:	stp	x24, x23, [sp, #64]
  40a390:	stp	x22, x21, [sp, #80]
  40a394:	stp	x20, x19, [sp, #96]
  40a398:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40a39c:	ldr	x8, [x8, #4064]
  40a3a0:	mov	x21, x2
  40a3a4:	mov	w22, w0
  40a3a8:	add	x29, sp, #0x10
  40a3ac:	ldr	w8, [x8]
  40a3b0:	cbz	w8, 40a3e4 <ferror@plt+0x8054>
  40a3b4:	cmp	w1, #0x0
  40a3b8:	b.le	40a3ec <ferror@plt+0x805c>
  40a3bc:	cmp	w22, #0xa
  40a3c0:	mov	w12, w1
  40a3c4:	mov	w8, w1
  40a3c8:	mov	w23, w22
  40a3cc:	mov	x24, x21
  40a3d0:	b.ne	40a488 <ferror@plt+0x80f8>  // b.any
  40a3d4:	ldr	w8, [x21]
  40a3d8:	cbz	w8, 40a434 <ferror@plt+0x80a4>
  40a3dc:	mov	w23, #0xa                   	// #10
  40a3e0:	b	40a440 <ferror@plt+0x80b0>
  40a3e4:	mov	w2, w1
  40a3e8:	b	40a5e0 <ferror@plt+0x8250>
  40a3ec:	sub	w8, w22, #0x2
  40a3f0:	cmp	w8, #0x1a
  40a3f4:	mov	w2, wzr
  40a3f8:	b.hi	40a5e0 <ferror@plt+0x8250>  // b.pmore
  40a3fc:	adrp	x9, 412000 <ferror@plt+0xfc70>
  40a400:	add	x9, x9, #0x21e
  40a404:	adr	x10, 40a3d4 <ferror@plt+0x8044>
  40a408:	ldrb	w11, [x9, x8]
  40a40c:	add	x10, x10, x11, lsl #2
  40a410:	mov	w12, #0x4                   	// #4
  40a414:	mov	w1, #0x10                  	// #16
  40a418:	mov	w8, #0x4                   	// #4
  40a41c:	mov	w23, w22
  40a420:	mov	x24, x21
  40a424:	br	x10
  40a428:	mov	w12, #0x2                   	// #2
  40a42c:	mov	w8, #0x2                   	// #2
  40a430:	b	40a458 <ferror@plt+0x80c8>
  40a434:	ldr	w8, [x21, #4]
  40a438:	mov	w23, #0xa                   	// #10
  40a43c:	cbz	w8, 40a464 <ferror@plt+0x80d4>
  40a440:	mov	w12, w1
  40a444:	mov	w8, w1
  40a448:	mov	x24, x21
  40a44c:	b	40a488 <ferror@plt+0x80f8>
  40a450:	mov	w12, #0xa                   	// #10
  40a454:	mov	w8, #0xa                   	// #10
  40a458:	mov	w23, w22
  40a45c:	mov	x24, x21
  40a460:	b	40a488 <ferror@plt+0x80f8>
  40a464:	ldr	w8, [x21, #8]
  40a468:	add	x9, x21, #0xc
  40a46c:	mov	w10, #0x4                   	// #4
  40a470:	mov	w11, #0x2                   	// #2
  40a474:	cmn	w8, #0x10, lsl #12
  40a478:	csel	w8, w10, w1, eq  // eq = none
  40a47c:	csel	w23, w11, w23, eq  // eq = none
  40a480:	csel	x24, x9, x21, eq  // eq = none
  40a484:	mov	w12, w1
  40a488:	mov	w25, w8
  40a48c:	add	x8, x24, x25
  40a490:	ldur	w8, [x8, #-4]
  40a494:	mov	w9, #0xff01                	// #65281
  40a498:	movk	w9, #0xff00, lsl #16
  40a49c:	adrp	x28, 424000 <ferror@plt+0x21c70>
  40a4a0:	mul	x9, x8, x9
  40a4a4:	lsr	x9, x9, #40
  40a4a8:	add	w9, w9, w9, lsl #8
  40a4ac:	sub	w19, w8, w9
  40a4b0:	add	x28, x28, #0x600
  40a4b4:	add	x8, x28, w19, uxtw #3
  40a4b8:	ldr	x20, [x8, #8]
  40a4bc:	mov	w27, w4
  40a4c0:	str	w12, [sp, #4]
  40a4c4:	str	x3, [sp, #8]
  40a4c8:	cbz	x20, 40a50c <ferror@plt+0x817c>
  40a4cc:	mov	x26, x20
  40a4d0:	b	40a4dc <ferror@plt+0x814c>
  40a4d4:	ldr	x26, [x26]
  40a4d8:	cbz	x26, 40a50c <ferror@plt+0x817c>
  40a4dc:	ldrh	w8, [x26, #22]
  40a4e0:	cmp	w23, w8
  40a4e4:	b.ne	40a4d4 <ferror@plt+0x8144>  // b.any
  40a4e8:	ldrh	w8, [x26, #18]
  40a4ec:	cmp	w25, w8
  40a4f0:	b.ne	40a4d4 <ferror@plt+0x8144>  // b.any
  40a4f4:	add	x0, x26, #0x18
  40a4f8:	mov	x1, x24
  40a4fc:	mov	x2, x25
  40a500:	bl	401ff0 <bcmp@plt>
  40a504:	cbnz	w0, 40a4d4 <ferror@plt+0x8144>
  40a508:	b	40a5a0 <ferror@plt+0x8210>
  40a50c:	mov	w0, #0x118                 	// #280
  40a510:	bl	401f50 <malloc@plt>
  40a514:	cbz	x0, 40a5d4 <ferror@plt+0x8244>
  40a518:	mov	x26, x0
  40a51c:	strh	w23, [x0, #22]
  40a520:	strh	w25, [x0, #18]
  40a524:	str	xzr, [x0, #8]
  40a528:	add	x0, x0, #0x18
  40a52c:	mov	x1, x24
  40a530:	mov	x2, x25
  40a534:	bl	401da0 <memcpy@plt>
  40a538:	add	x8, x28, x19, lsl #3
  40a53c:	str	x26, [x8, #8]
  40a540:	ldr	w8, [x28]
  40a544:	str	x20, [x26]
  40a548:	add	w9, w8, #0x1
  40a54c:	str	w9, [x28]
  40a550:	cbnz	w8, 40a55c <ferror@plt+0x81cc>
  40a554:	mov	w0, #0x1                   	// #1
  40a558:	bl	401e50 <sethostent@plt>
  40a55c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40a560:	ldr	x8, [x8, #4016]
  40a564:	ldr	x0, [x8]
  40a568:	bl	4021d0 <fflush@plt>
  40a56c:	mov	x0, x24
  40a570:	mov	w1, w25
  40a574:	mov	w2, w23
  40a578:	bl	402120 <gethostbyaddr@plt>
  40a57c:	cbz	x0, 40a5a0 <ferror@plt+0x8210>
  40a580:	ldr	x0, [x0]
  40a584:	bl	402030 <strdup@plt>
  40a588:	str	x0, [x26, #8]
  40a58c:	ldr	x3, [sp, #8]
  40a590:	ldr	w2, [sp, #4]
  40a594:	mov	w4, w27
  40a598:	cbnz	x0, 40a5b4 <ferror@plt+0x8224>
  40a59c:	b	40a5e0 <ferror@plt+0x8250>
  40a5a0:	ldr	x0, [x26, #8]
  40a5a4:	ldr	x3, [sp, #8]
  40a5a8:	ldr	w2, [sp, #4]
  40a5ac:	mov	w4, w27
  40a5b0:	cbz	x0, 40a5e0 <ferror@plt+0x8250>
  40a5b4:	ldp	x20, x19, [sp, #96]
  40a5b8:	ldp	x22, x21, [sp, #80]
  40a5bc:	ldp	x24, x23, [sp, #64]
  40a5c0:	ldp	x26, x25, [sp, #48]
  40a5c4:	ldp	x28, x27, [sp, #32]
  40a5c8:	ldp	x29, x30, [sp, #16]
  40a5cc:	add	sp, sp, #0x70
  40a5d0:	ret
  40a5d4:	ldr	w2, [sp, #4]
  40a5d8:	ldr	x3, [sp, #8]
  40a5dc:	mov	w4, w27
  40a5e0:	mov	w0, w22
  40a5e4:	mov	w1, w2
  40a5e8:	mov	x2, x21
  40a5ec:	ldp	x20, x19, [sp, #96]
  40a5f0:	ldp	x22, x21, [sp, #80]
  40a5f4:	ldp	x24, x23, [sp, #64]
  40a5f8:	ldp	x26, x25, [sp, #48]
  40a5fc:	ldp	x28, x27, [sp, #32]
  40a600:	ldp	x29, x30, [sp, #16]
  40a604:	add	sp, sp, #0x70
  40a608:	b	40a16c <ferror@plt+0x7ddc>
  40a60c:	adrp	x3, 424000 <ferror@plt+0x21c70>
  40a610:	add	x3, x3, #0x500
  40a614:	mov	w4, #0x100                 	// #256
  40a618:	b	40a37c <ferror@plt+0x7fec>
  40a61c:	stp	x29, x30, [sp, #-80]!
  40a620:	stp	x20, x19, [sp, #64]
  40a624:	mov	x19, x2
  40a628:	cmp	w3, #0x3
  40a62c:	str	x25, [sp, #16]
  40a630:	stp	x24, x23, [sp, #32]
  40a634:	stp	x22, x21, [sp, #48]
  40a638:	mov	x29, sp
  40a63c:	b.lt	40a690 <ferror@plt+0x8300>  // b.tstop
  40a640:	cmp	w1, #0x1
  40a644:	b.lt	40a690 <ferror@plt+0x8300>  // b.tstop
  40a648:	adrp	x22, 412000 <ferror@plt+0xfc70>
  40a64c:	mov	w20, w3
  40a650:	mov	x21, x0
  40a654:	mov	x24, xzr
  40a658:	mov	w25, w1
  40a65c:	add	x22, x22, #0x691
  40a660:	mov	x23, x19
  40a664:	ldrb	w2, [x21, x24]
  40a668:	mov	x0, x23
  40a66c:	mov	x1, x22
  40a670:	bl	401e80 <sprintf@plt>
  40a674:	cmp	w20, #0x5
  40a678:	b.lt	40a690 <ferror@plt+0x8300>  // b.tstop
  40a67c:	add	x24, x24, #0x1
  40a680:	add	x23, x23, #0x2
  40a684:	cmp	x24, x25
  40a688:	sub	w20, w20, #0x2
  40a68c:	b.cc	40a664 <ferror@plt+0x82d4>  // b.lo, b.ul, b.last
  40a690:	mov	x0, x19
  40a694:	ldp	x20, x19, [sp, #64]
  40a698:	ldp	x22, x21, [sp, #48]
  40a69c:	ldp	x24, x23, [sp, #32]
  40a6a0:	ldr	x25, [sp, #16]
  40a6a4:	ldp	x29, x30, [sp], #80
  40a6a8:	ret
  40a6ac:	sub	sp, sp, #0x50
  40a6b0:	stp	x29, x30, [sp, #16]
  40a6b4:	stp	x24, x23, [sp, #32]
  40a6b8:	stp	x22, x21, [sp, #48]
  40a6bc:	stp	x20, x19, [sp, #64]
  40a6c0:	add	x29, sp, #0x10
  40a6c4:	mov	x20, x3
  40a6c8:	mov	w22, w2
  40a6cc:	mov	x19, x1
  40a6d0:	mov	x21, x0
  40a6d4:	bl	401de0 <strlen@plt>
  40a6d8:	tbnz	w0, #0, 40a760 <ferror@plt+0x83d0>
  40a6dc:	cbz	w22, 40a768 <ferror@plt+0x83d8>
  40a6e0:	mov	x23, xzr
  40a6e4:	mov	w24, w22
  40a6e8:	mov	x0, x21
  40a6ec:	bl	401de0 <strlen@plt>
  40a6f0:	cmp	x0, #0x2
  40a6f4:	b.cc	40a76c <ferror@plt+0x83dc>  // b.lo, b.ul, b.last
  40a6f8:	add	x0, sp, #0x4
  40a6fc:	mov	w2, #0x2                   	// #2
  40a700:	mov	x1, x21
  40a704:	bl	4022b0 <strncpy@plt>
  40a708:	strb	wzr, [sp, #6]
  40a70c:	bl	402300 <__errno_location@plt>
  40a710:	mov	x22, x0
  40a714:	str	wzr, [x0]
  40a718:	add	x0, sp, #0x4
  40a71c:	add	x1, sp, #0x8
  40a720:	mov	w2, #0x10                  	// #16
  40a724:	bl	401dd0 <strtoul@plt>
  40a728:	ldr	w8, [x22]
  40a72c:	cbnz	w8, 40a760 <ferror@plt+0x83d0>
  40a730:	cmp	w0, #0xff
  40a734:	b.hi	40a760 <ferror@plt+0x83d0>  // b.pmore
  40a738:	ldr	x8, [sp, #8]
  40a73c:	ldrb	w8, [x8]
  40a740:	cbnz	w8, 40a760 <ferror@plt+0x83d0>
  40a744:	strb	w0, [x19, x23]
  40a748:	add	x23, x23, #0x1
  40a74c:	cmp	x24, x23
  40a750:	add	x21, x21, #0x2
  40a754:	b.ne	40a6e8 <ferror@plt+0x8358>  // b.any
  40a758:	mov	w23, w24
  40a75c:	b	40a76c <ferror@plt+0x83dc>
  40a760:	mov	x19, xzr
  40a764:	b	40a774 <ferror@plt+0x83e4>
  40a768:	mov	w23, wzr
  40a76c:	cbz	x20, 40a774 <ferror@plt+0x83e4>
  40a770:	str	w23, [x20]
  40a774:	mov	x0, x19
  40a778:	ldp	x20, x19, [sp, #64]
  40a77c:	ldp	x22, x21, [sp, #48]
  40a780:	ldp	x24, x23, [sp, #32]
  40a784:	ldp	x29, x30, [sp, #16]
  40a788:	add	sp, sp, #0x50
  40a78c:	ret
  40a790:	cmp	w2, #0x1
  40a794:	b.lt	40a834 <ferror@plt+0x84a4>  // b.tstop
  40a798:	mov	w8, w2
  40a79c:	add	x9, x0, #0x1
  40a7a0:	ldurb	w10, [x9, #-1]
  40a7a4:	sub	w11, w10, #0x41
  40a7a8:	cmp	w11, #0x5
  40a7ac:	b.hi	40a7b8 <ferror@plt+0x8428>  // b.pmore
  40a7b0:	sub	w10, w10, #0x37
  40a7b4:	b	40a7d8 <ferror@plt+0x8448>
  40a7b8:	sub	w11, w10, #0x61
  40a7bc:	cmp	w11, #0x5
  40a7c0:	b.hi	40a7cc <ferror@plt+0x843c>  // b.pmore
  40a7c4:	sub	w10, w10, #0x57
  40a7c8:	b	40a7d8 <ferror@plt+0x8448>
  40a7cc:	sub	w10, w10, #0x30
  40a7d0:	cmp	w10, #0x9
  40a7d4:	b.hi	40a83c <ferror@plt+0x84ac>  // b.pmore
  40a7d8:	tbnz	w10, #31, 40a83c <ferror@plt+0x84ac>
  40a7dc:	lsl	w10, w10, #4
  40a7e0:	strb	w10, [x1]
  40a7e4:	ldrb	w11, [x9]
  40a7e8:	sub	w12, w11, #0x41
  40a7ec:	cmp	w12, #0x5
  40a7f0:	b.hi	40a7fc <ferror@plt+0x846c>  // b.pmore
  40a7f4:	sub	w11, w11, #0x37
  40a7f8:	b	40a81c <ferror@plt+0x848c>
  40a7fc:	sub	w12, w11, #0x61
  40a800:	cmp	w12, #0x5
  40a804:	b.hi	40a810 <ferror@plt+0x8480>  // b.pmore
  40a808:	sub	w11, w11, #0x57
  40a80c:	b	40a81c <ferror@plt+0x848c>
  40a810:	sub	w11, w11, #0x30
  40a814:	cmp	w11, #0x9
  40a818:	b.hi	40a83c <ferror@plt+0x84ac>  // b.pmore
  40a81c:	tbnz	w11, #31, 40a83c <ferror@plt+0x84ac>
  40a820:	orr	w10, w10, w11
  40a824:	subs	x8, x8, #0x1
  40a828:	strb	w10, [x1], #1
  40a82c:	add	x9, x9, #0x2
  40a830:	b.ne	40a7a0 <ferror@plt+0x8410>  // b.any
  40a834:	mov	w0, wzr
  40a838:	ret
  40a83c:	mov	w0, #0xffffffff            	// #-1
  40a840:	ret
  40a844:	stp	x29, x30, [sp, #-48]!
  40a848:	stp	x22, x21, [sp, #16]
  40a84c:	mov	x21, x0
  40a850:	stp	x20, x19, [sp, #32]
  40a854:	mov	x19, x2
  40a858:	rev	w8, w21
  40a85c:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40a860:	adrp	x4, 412000 <ferror@plt+0xfc70>
  40a864:	mov	x20, x1
  40a868:	lsr	w3, w8, #16
  40a86c:	add	x2, x2, #0x558
  40a870:	add	x4, x4, #0x556
  40a874:	mov	x0, x1
  40a878:	mov	x1, x19
  40a87c:	mov	x29, sp
  40a880:	bl	401ef0 <snprintf@plt>
  40a884:	tbnz	w0, #31, 40a914 <ferror@plt+0x8584>
  40a888:	ubfx	x8, x21, #16, #16
  40a88c:	mov	w22, w0
  40a890:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40a894:	adrp	x4, 412000 <ferror@plt+0xfc70>
  40a898:	rev16	w3, w8
  40a89c:	add	x0, x20, x22
  40a8a0:	sub	x1, x19, x22
  40a8a4:	add	x2, x2, #0x558
  40a8a8:	add	x4, x4, #0x556
  40a8ac:	bl	401ef0 <snprintf@plt>
  40a8b0:	tbnz	w0, #31, 40a914 <ferror@plt+0x8584>
  40a8b4:	lsr	x8, x21, #32
  40a8b8:	add	x22, x22, w0, uxtw
  40a8bc:	rev	w8, w8
  40a8c0:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40a8c4:	adrp	x4, 412000 <ferror@plt+0xfc70>
  40a8c8:	add	x0, x20, x22
  40a8cc:	lsr	w3, w8, #16
  40a8d0:	sub	x1, x19, x22
  40a8d4:	add	x2, x2, #0x558
  40a8d8:	add	x4, x4, #0x556
  40a8dc:	bl	401ef0 <snprintf@plt>
  40a8e0:	tbnz	w0, #31, 40a914 <ferror@plt+0x8584>
  40a8e4:	lsr	x8, x21, #48
  40a8e8:	add	x21, x22, w0, uxtw
  40a8ec:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40a8f0:	adrp	x4, 412000 <ferror@plt+0xfc70>
  40a8f4:	rev16	w3, w8
  40a8f8:	add	x0, x20, x21
  40a8fc:	sub	x1, x19, x21
  40a900:	add	x2, x2, #0x558
  40a904:	add	x4, x4, #0xd06
  40a908:	bl	401ef0 <snprintf@plt>
  40a90c:	tbnz	w0, #31, 40a914 <ferror@plt+0x8584>
  40a910:	add	w0, w0, w21
  40a914:	ldp	x20, x19, [sp, #32]
  40a918:	ldp	x22, x21, [sp, #16]
  40a91c:	ldp	x29, x30, [sp], #48
  40a920:	ret
  40a924:	stp	x29, x30, [sp, #-64]!
  40a928:	stp	x24, x23, [sp, #16]
  40a92c:	stp	x22, x21, [sp, #32]
  40a930:	stp	x20, x19, [sp, #48]
  40a934:	mov	x29, sp
  40a938:	cbz	x1, 40a9b0 <ferror@plt+0x8620>
  40a93c:	mov	x19, x2
  40a940:	mov	x20, x1
  40a944:	mov	x21, x0
  40a948:	bl	4020e0 <__ctype_b_loc@plt>
  40a94c:	adrp	x23, 412000 <ferror@plt+0xfc70>
  40a950:	mov	x22, x0
  40a954:	add	x23, x23, #0x55d
  40a958:	b	40a974 <ferror@plt+0x85e4>
  40a95c:	mov	x0, x23
  40a960:	mov	w1, w24
  40a964:	bl	4022e0 <printf@plt>
  40a968:	subs	x20, x20, #0x1
  40a96c:	add	x21, x21, #0x1
  40a970:	b.eq	40a9b0 <ferror@plt+0x8620>  // b.none
  40a974:	ldrb	w24, [x21]
  40a978:	cmp	x24, #0x5c
  40a97c:	b.eq	40a95c <ferror@plt+0x85cc>  // b.none
  40a980:	ldr	x8, [x22]
  40a984:	ldrh	w8, [x8, x24, lsl #1]
  40a988:	tbz	w8, #14, 40a95c <ferror@plt+0x85cc>
  40a98c:	mov	x0, x19
  40a990:	mov	w1, w24
  40a994:	bl	402190 <strchr@plt>
  40a998:	cbnz	x0, 40a95c <ferror@plt+0x85cc>
  40a99c:	mov	w0, w24
  40a9a0:	bl	402320 <putchar@plt>
  40a9a4:	subs	x20, x20, #0x1
  40a9a8:	add	x21, x21, #0x1
  40a9ac:	b.ne	40a974 <ferror@plt+0x85e4>  // b.any
  40a9b0:	ldp	x20, x19, [sp, #48]
  40a9b4:	ldp	x22, x21, [sp, #32]
  40a9b8:	ldp	x24, x23, [sp, #16]
  40a9bc:	ldp	x29, x30, [sp], #64
  40a9c0:	ret
  40a9c4:	sub	sp, sp, #0x60
  40a9c8:	stp	x29, x30, [sp, #64]
  40a9cc:	add	x29, sp, #0x40
  40a9d0:	stp	x20, x19, [sp, #80]
  40a9d4:	mov	x19, x0
  40a9d8:	sub	x0, x29, #0x10
  40a9dc:	mov	x1, xzr
  40a9e0:	bl	401fc0 <gettimeofday@plt>
  40a9e4:	sub	x0, x29, #0x10
  40a9e8:	bl	401f20 <localtime@plt>
  40a9ec:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40a9f0:	ldr	x8, [x8, #4032]
  40a9f4:	mov	x3, x0
  40a9f8:	ldr	w8, [x8]
  40a9fc:	cbz	w8, 40aa2c <ferror@plt+0x869c>
  40aa00:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40aa04:	add	x2, x2, #0x563
  40aa08:	add	x0, sp, #0x8
  40aa0c:	mov	w1, #0x28                  	// #40
  40aa10:	bl	401ec0 <strftime@plt>
  40aa14:	ldur	x3, [x29, #-8]
  40aa18:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40aa1c:	add	x1, x1, #0x575
  40aa20:	add	x2, sp, #0x8
  40aa24:	mov	x0, x19
  40aa28:	b	40aa58 <ferror@plt+0x86c8>
  40aa2c:	mov	x0, x3
  40aa30:	bl	402250 <asctime@plt>
  40aa34:	mov	x20, x0
  40aa38:	bl	401de0 <strlen@plt>
  40aa3c:	add	x8, x0, x20
  40aa40:	sturb	wzr, [x8, #-1]
  40aa44:	ldur	x3, [x29, #-8]
  40aa48:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40aa4c:	add	x1, x1, #0x581
  40aa50:	mov	x0, x19
  40aa54:	mov	x2, x20
  40aa58:	bl	402360 <fprintf@plt>
  40aa5c:	ldp	x20, x19, [sp, #80]
  40aa60:	ldp	x29, x30, [sp, #64]
  40aa64:	mov	w0, wzr
  40aa68:	add	sp, sp, #0x60
  40aa6c:	ret
  40aa70:	sub	sp, sp, #0x70
  40aa74:	stp	x29, x30, [sp, #64]
  40aa78:	stp	x22, x21, [sp, #80]
  40aa7c:	stp	x20, x19, [sp, #96]
  40aa80:	ldr	x8, [x2, #40]
  40aa84:	mov	x20, x1
  40aa88:	mov	x19, x0
  40aa8c:	add	x29, sp, #0x40
  40aa90:	cbz	x8, 40aac8 <ferror@plt+0x8738>
  40aa94:	ldr	w22, [x8, #4]
  40aa98:	cbz	w22, 40aad0 <ferror@plt+0x8740>
  40aa9c:	ldr	x8, [x2, #296]
  40aaa0:	cbz	x8, 40aafc <ferror@plt+0x876c>
  40aaa4:	bl	40cb70 <ferror@plt+0xa7e0>
  40aaa8:	tbz	w0, #0, 40ab48 <ferror@plt+0x87b8>
  40aaac:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40aab0:	add	x2, x2, #0x599
  40aab4:	mov	w0, #0x2                   	// #2
  40aab8:	mov	w1, #0x6                   	// #6
  40aabc:	mov	x3, xzr
  40aac0:	mov	w4, w22
  40aac4:	bl	40cc98 <ferror@plt+0xa908>
  40aac8:	mov	w22, wzr
  40aacc:	b	40ab8c <ferror@plt+0x87fc>
  40aad0:	bl	40cb70 <ferror@plt+0xa7e0>
  40aad4:	tbz	w0, #0, 40ab60 <ferror@plt+0x87d0>
  40aad8:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40aadc:	add	x2, x2, #0xcd0
  40aae0:	mov	w0, #0x2                   	// #2
  40aae4:	mov	w1, #0x6                   	// #6
  40aae8:	mov	x3, xzr
  40aaec:	mov	x4, xzr
  40aaf0:	bl	40d38c <ferror@plt+0xaffc>
  40aaf4:	mov	w22, wzr
  40aaf8:	b	40ab8c <ferror@plt+0x87fc>
  40aafc:	mov	w0, w22
  40ab00:	bl	40be28 <ferror@plt+0x9a98>
  40ab04:	mov	x21, x0
  40ab08:	bl	40cb70 <ferror@plt+0xa7e0>
  40ab0c:	tbz	w0, #0, 40ab30 <ferror@plt+0x87a0>
  40ab10:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40ab14:	add	x2, x2, #0xcd0
  40ab18:	mov	w0, #0x2                   	// #2
  40ab1c:	mov	w1, #0x6                   	// #6
  40ab20:	mov	x3, xzr
  40ab24:	mov	x4, x21
  40ab28:	bl	40d134 <ferror@plt+0xada4>
  40ab2c:	mov	x21, xzr
  40ab30:	mov	w0, w22
  40ab34:	bl	40c04c <ferror@plt+0x9cbc>
  40ab38:	mvn	w8, w0
  40ab3c:	and	w22, w8, #0x1
  40ab40:	cbnz	x21, 40ab6c <ferror@plt+0x87dc>
  40ab44:	b	40ab8c <ferror@plt+0x87fc>
  40ab48:	mov	w0, w22
  40ab4c:	bl	40bdec <ferror@plt+0x9a5c>
  40ab50:	mov	x21, x0
  40ab54:	mov	w22, wzr
  40ab58:	cbnz	x21, 40ab6c <ferror@plt+0x87dc>
  40ab5c:	b	40ab8c <ferror@plt+0x87fc>
  40ab60:	adrp	x21, 412000 <ferror@plt+0xfc70>
  40ab64:	mov	w22, wzr
  40ab68:	add	x21, x21, #0x5a4
  40ab6c:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40ab70:	add	x2, x2, #0x5a9
  40ab74:	mov	x0, sp
  40ab78:	mov	w1, #0x40                  	// #64
  40ab7c:	mov	x3, x20
  40ab80:	mov	x4, x21
  40ab84:	bl	401ef0 <snprintf@plt>
  40ab88:	mov	x20, sp
  40ab8c:	adrp	x2, 410000 <ferror@plt+0xdc70>
  40ab90:	add	x2, x2, #0xf80
  40ab94:	mov	w0, #0x4                   	// #4
  40ab98:	mov	w1, wzr
  40ab9c:	mov	x3, x19
  40aba0:	mov	x4, x20
  40aba4:	bl	40d134 <ferror@plt+0xada4>
  40aba8:	mov	w0, w22
  40abac:	ldp	x20, x19, [sp, #96]
  40abb0:	ldp	x22, x21, [sp, #80]
  40abb4:	ldp	x29, x30, [sp, #64]
  40abb8:	add	sp, sp, #0x70
  40abbc:	ret
  40abc0:	sub	sp, sp, #0x70
  40abc4:	stp	x22, x21, [sp, #80]
  40abc8:	mov	x21, x2
  40abcc:	mov	w2, #0xa                   	// #10
  40abd0:	mov	x3, x21
  40abd4:	stp	x29, x30, [sp, #16]
  40abd8:	stp	x28, x27, [sp, #32]
  40abdc:	stp	x26, x25, [sp, #48]
  40abe0:	stp	x24, x23, [sp, #64]
  40abe4:	stp	x20, x19, [sp, #96]
  40abe8:	add	x29, sp, #0x10
  40abec:	mov	x19, x1
  40abf0:	mov	x22, x0
  40abf4:	bl	402330 <__getdelim@plt>
  40abf8:	mov	x20, x0
  40abfc:	tbnz	x0, #63, 40ad50 <ferror@plt+0x89c0>
  40ac00:	adrp	x28, 423000 <ferror@plt+0x20c70>
  40ac04:	ldr	x28, [x28, #4000]
  40ac08:	mov	w1, #0x23                  	// #35
  40ac0c:	ldr	w8, [x28]
  40ac10:	add	w8, w8, #0x1
  40ac14:	str	w8, [x28]
  40ac18:	ldr	x23, [x22]
  40ac1c:	mov	x0, x23
  40ac20:	bl	402190 <strchr@plt>
  40ac24:	cbz	x0, 40ac30 <ferror@plt+0x88a0>
  40ac28:	strb	wzr, [x0]
  40ac2c:	ldr	x23, [x22]
  40ac30:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40ac34:	add	x1, x1, #0x5af
  40ac38:	mov	x0, x23
  40ac3c:	bl	402290 <strstr@plt>
  40ac40:	cbz	x0, 40ad50 <ferror@plt+0x89c0>
  40ac44:	adrp	x23, 412000 <ferror@plt+0xfc70>
  40ac48:	mov	x25, x0
  40ac4c:	add	x23, x23, #0x5af
  40ac50:	add	x0, sp, #0x8
  40ac54:	mov	x1, sp
  40ac58:	mov	w2, #0xa                   	// #10
  40ac5c:	mov	x3, x21
  40ac60:	stp	xzr, xzr, [sp]
  40ac64:	bl	402330 <__getdelim@plt>
  40ac68:	mov	x24, x0
  40ac6c:	tbnz	x0, #63, 40ad00 <ferror@plt+0x8970>
  40ac70:	ldr	w8, [x28]
  40ac74:	mov	w1, #0x23                  	// #35
  40ac78:	add	w8, w8, #0x1
  40ac7c:	str	w8, [x28]
  40ac80:	strb	wzr, [x25]
  40ac84:	ldr	x25, [sp, #8]
  40ac88:	mov	x0, x25
  40ac8c:	bl	402190 <strchr@plt>
  40ac90:	cbz	x0, 40ac9c <ferror@plt+0x890c>
  40ac94:	strb	wzr, [x0]
  40ac98:	ldr	x25, [sp, #8]
  40ac9c:	ldr	x26, [x22]
  40aca0:	mov	x0, x26
  40aca4:	bl	401de0 <strlen@plt>
  40aca8:	mov	x27, x0
  40acac:	mov	x0, x25
  40acb0:	bl	401de0 <strlen@plt>
  40acb4:	add	x8, x27, x0
  40acb8:	add	x1, x8, #0x1
  40acbc:	mov	x0, x26
  40acc0:	str	x1, [x19]
  40acc4:	bl	402010 <realloc@plt>
  40acc8:	str	x0, [x22]
  40accc:	cbz	x0, 40ad28 <ferror@plt+0x8998>
  40acd0:	ldr	x1, [sp, #8]
  40acd4:	add	x8, x20, x24
  40acd8:	sub	x20, x8, #0x2
  40acdc:	bl	401f90 <strcat@plt>
  40ace0:	ldr	x0, [sp, #8]
  40ace4:	bl	402140 <free@plt>
  40ace8:	ldr	x0, [x22]
  40acec:	mov	x1, x23
  40acf0:	bl	402290 <strstr@plt>
  40acf4:	mov	x25, x0
  40acf8:	cbnz	x0, 40ac50 <ferror@plt+0x88c0>
  40acfc:	b	40ad50 <ferror@plt+0x89c0>
  40ad00:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40ad04:	ldr	x8, [x8, #3992]
  40ad08:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40ad0c:	add	x0, x0, #0x5b2
  40ad10:	mov	w1, #0x1a                  	// #26
  40ad14:	ldr	x3, [x8]
  40ad18:	mov	w2, #0x1                   	// #1
  40ad1c:	bl	4021b0 <fwrite@plt>
  40ad20:	mov	x20, x24
  40ad24:	b	40ad50 <ferror@plt+0x89c0>
  40ad28:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40ad2c:	ldr	x8, [x8, #3992]
  40ad30:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40ad34:	add	x0, x0, #0x5cd
  40ad38:	mov	w1, #0xe                   	// #14
  40ad3c:	ldr	x3, [x8]
  40ad40:	mov	w2, #0x1                   	// #1
  40ad44:	bl	4021b0 <fwrite@plt>
  40ad48:	str	xzr, [x19]
  40ad4c:	mov	x20, #0xffffffffffffffff    	// #-1
  40ad50:	mov	x0, x20
  40ad54:	ldp	x20, x19, [sp, #96]
  40ad58:	ldp	x22, x21, [sp, #80]
  40ad5c:	ldp	x24, x23, [sp, #64]
  40ad60:	ldp	x26, x25, [sp, #48]
  40ad64:	ldp	x28, x27, [sp, #32]
  40ad68:	ldp	x29, x30, [sp, #16]
  40ad6c:	add	sp, sp, #0x70
  40ad70:	ret
  40ad74:	stp	x29, x30, [sp, #-64]!
  40ad78:	stp	x24, x23, [sp, #16]
  40ad7c:	stp	x22, x21, [sp, #32]
  40ad80:	stp	x20, x19, [sp, #48]
  40ad84:	ldrb	w8, [x0]
  40ad88:	mov	x19, x1
  40ad8c:	mov	x29, sp
  40ad90:	cbz	w8, 40ae38 <ferror@plt+0x8aa8>
  40ad94:	adrp	x21, 412000 <ferror@plt+0xfc70>
  40ad98:	mov	x22, x0
  40ad9c:	mov	w20, wzr
  40ada0:	sub	w23, w2, #0x1
  40ada4:	add	x21, x21, #0x239
  40ada8:	b	40ade0 <ferror@plt+0x8a50>
  40adac:	mov	x0, x22
  40adb0:	mov	x1, x21
  40adb4:	add	w24, w20, #0x1
  40adb8:	str	x22, [x19, w20, sxtw #3]
  40adbc:	bl	4022c0 <strcspn@plt>
  40adc0:	add	x0, x22, x0
  40adc4:	ldrb	w8, [x0]
  40adc8:	mov	w20, w24
  40adcc:	cbz	w8, 40ae3c <ferror@plt+0x8aac>
  40add0:	mov	x22, x0
  40add4:	ldrb	w8, [x22, #1]!
  40add8:	strb	wzr, [x0]
  40addc:	cbz	w8, 40ae3c <ferror@plt+0x8aac>
  40ade0:	mov	x0, x22
  40ade4:	mov	x1, x21
  40ade8:	bl	402180 <strspn@plt>
  40adec:	add	x22, x22, x0
  40adf0:	ldrb	w1, [x22]
  40adf4:	cbz	w1, 40ae3c <ferror@plt+0x8aac>
  40adf8:	cmp	w20, w23
  40adfc:	b.ge	40ae58 <ferror@plt+0x8ac8>  // b.tcont
  40ae00:	cmp	w1, #0x27
  40ae04:	b.eq	40ae10 <ferror@plt+0x8a80>  // b.none
  40ae08:	cmp	w1, #0x22
  40ae0c:	b.ne	40adac <ferror@plt+0x8a1c>  // b.any
  40ae10:	add	x0, x22, #0x1
  40ae14:	str	x0, [x19, w20, sxtw #3]
  40ae18:	bl	402190 <strchr@plt>
  40ae1c:	cbz	x0, 40ae70 <ferror@plt+0x8ae0>
  40ae20:	add	w20, w20, #0x1
  40ae24:	mov	x22, x0
  40ae28:	ldrb	w8, [x22, #1]!
  40ae2c:	strb	wzr, [x0]
  40ae30:	cbnz	w8, 40ade0 <ferror@plt+0x8a50>
  40ae34:	b	40ae3c <ferror@plt+0x8aac>
  40ae38:	mov	w20, wzr
  40ae3c:	str	xzr, [x19, w20, sxtw #3]
  40ae40:	mov	w0, w20
  40ae44:	ldp	x20, x19, [sp, #48]
  40ae48:	ldp	x22, x21, [sp, #32]
  40ae4c:	ldp	x24, x23, [sp, #16]
  40ae50:	ldp	x29, x30, [sp], #64
  40ae54:	ret
  40ae58:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40ae5c:	ldr	x8, [x8, #3992]
  40ae60:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40ae64:	add	x0, x0, #0x5dc
  40ae68:	mov	w1, #0x1e                  	// #30
  40ae6c:	b	40ae84 <ferror@plt+0x8af4>
  40ae70:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40ae74:	ldr	x8, [x8, #3992]
  40ae78:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40ae7c:	add	x0, x0, #0x5fb
  40ae80:	mov	w1, #0x1b                  	// #27
  40ae84:	ldr	x3, [x8]
  40ae88:	mov	w2, #0x1                   	// #1
  40ae8c:	bl	4021b0 <fwrite@plt>
  40ae90:	mov	w0, #0x1                   	// #1
  40ae94:	bl	401df0 <exit@plt>
  40ae98:	stp	x29, x30, [sp, #-48]!
  40ae9c:	str	x21, [sp, #16]
  40aea0:	stp	x20, x19, [sp, #32]
  40aea4:	ldp	w8, w19, [x1, #16]
  40aea8:	mov	x29, sp
  40aeac:	mov	x20, x0
  40aeb0:	add	x0, x29, #0x18
  40aeb4:	str	x8, [x29, #24]
  40aeb8:	bl	401f20 <localtime@plt>
  40aebc:	bl	402250 <asctime@plt>
  40aec0:	mov	x21, x0
  40aec4:	bl	401de0 <strlen@plt>
  40aec8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40aecc:	add	x8, x0, x21
  40aed0:	add	x1, x1, #0x617
  40aed4:	mov	x0, x20
  40aed8:	mov	x2, x21
  40aedc:	mov	x3, x19
  40aee0:	sturb	wzr, [x8, #-1]
  40aee4:	bl	402360 <fprintf@plt>
  40aee8:	ldp	x20, x19, [sp, #32]
  40aeec:	ldr	x21, [sp, #16]
  40aef0:	ldp	x29, x30, [sp], #48
  40aef4:	ret
  40aef8:	stp	x29, x30, [sp, #-32]!
  40aefc:	str	x19, [sp, #16]
  40af00:	mov	x19, x1
  40af04:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40af08:	mov	w2, w0
  40af0c:	add	x1, x1, #0x62d
  40af10:	mov	x0, x19
  40af14:	mov	x29, sp
  40af18:	bl	401e80 <sprintf@plt>
  40af1c:	mov	x0, x19
  40af20:	ldr	x19, [sp, #16]
  40af24:	ldp	x29, x30, [sp], #32
  40af28:	ret
  40af2c:	stp	x29, x30, [sp, #-48]!
  40af30:	stp	x20, x19, [sp, #32]
  40af34:	mov	x19, x0
  40af38:	mov	x0, x1
  40af3c:	str	x21, [sp, #16]
  40af40:	mov	x29, sp
  40af44:	mov	x20, x1
  40af48:	bl	401de0 <strlen@plt>
  40af4c:	cmp	x0, #0x17
  40af50:	b.ne	40b1a0 <ferror@plt+0x8e10>  // b.any
  40af54:	mov	x21, x20
  40af58:	ldrb	w8, [x21, #2]!
  40af5c:	cmp	w8, #0x3a
  40af60:	b.ne	40b1b4 <ferror@plt+0x8e24>  // b.any
  40af64:	ldrb	w8, [x20, #5]
  40af68:	cmp	w8, #0x3a
  40af6c:	b.ne	40b1b4 <ferror@plt+0x8e24>  // b.any
  40af70:	ldrb	w8, [x20, #8]
  40af74:	cmp	w8, #0x3a
  40af78:	b.ne	40b1b4 <ferror@plt+0x8e24>  // b.any
  40af7c:	ldrb	w8, [x20, #11]
  40af80:	cmp	w8, #0x3a
  40af84:	b.ne	40b1b4 <ferror@plt+0x8e24>  // b.any
  40af88:	ldrb	w8, [x20, #14]
  40af8c:	cmp	w8, #0x3a
  40af90:	b.ne	40b1b4 <ferror@plt+0x8e24>  // b.any
  40af94:	ldrb	w8, [x20, #17]
  40af98:	cmp	w8, #0x3a
  40af9c:	b.ne	40b1b4 <ferror@plt+0x8e24>  // b.any
  40afa0:	ldrb	w8, [x20, #20]
  40afa4:	cmp	w8, #0x3a
  40afa8:	b.ne	40b1b4 <ferror@plt+0x8e24>  // b.any
  40afac:	add	x1, x29, #0x18
  40afb0:	mov	w2, #0x10                  	// #16
  40afb4:	mov	x0, x20
  40afb8:	str	xzr, [x19]
  40afbc:	bl	401dd0 <strtoul@plt>
  40afc0:	mov	x8, x0
  40afc4:	cmp	x0, #0xff
  40afc8:	mov	w0, #0xffffffff            	// #-1
  40afcc:	b.hi	40b1a4 <ferror@plt+0x8e14>  // b.pmore
  40afd0:	ldr	x9, [x29, #24]
  40afd4:	cmp	x9, x21
  40afd8:	b.ne	40b1a4 <ferror@plt+0x8e14>  // b.any
  40afdc:	ldr	x9, [x19]
  40afe0:	add	x0, x20, #0x3
  40afe4:	add	x1, x29, #0x18
  40afe8:	mov	w2, #0x10                  	// #16
  40afec:	orr	x8, x9, x8, lsl #56
  40aff0:	str	x8, [x19]
  40aff4:	bl	401dd0 <strtoul@plt>
  40aff8:	mov	x8, x0
  40affc:	cmp	x0, #0xff
  40b000:	mov	w0, #0xffffffff            	// #-1
  40b004:	b.hi	40b1a4 <ferror@plt+0x8e14>  // b.pmore
  40b008:	ldr	x9, [x29, #24]
  40b00c:	add	x10, x20, #0x5
  40b010:	cmp	x9, x10
  40b014:	b.ne	40b1a4 <ferror@plt+0x8e14>  // b.any
  40b018:	ldr	x9, [x19]
  40b01c:	add	x0, x20, #0x6
  40b020:	add	x1, x29, #0x18
  40b024:	mov	w2, #0x10                  	// #16
  40b028:	orr	x8, x9, x8, lsl #48
  40b02c:	str	x8, [x19]
  40b030:	bl	401dd0 <strtoul@plt>
  40b034:	mov	x8, x0
  40b038:	cmp	x0, #0xff
  40b03c:	mov	w0, #0xffffffff            	// #-1
  40b040:	b.hi	40b1a4 <ferror@plt+0x8e14>  // b.pmore
  40b044:	ldr	x9, [x29, #24]
  40b048:	add	x10, x20, #0x8
  40b04c:	cmp	x9, x10
  40b050:	b.ne	40b1a4 <ferror@plt+0x8e14>  // b.any
  40b054:	ldr	x9, [x19]
  40b058:	add	x0, x20, #0x9
  40b05c:	add	x1, x29, #0x18
  40b060:	mov	w2, #0x10                  	// #16
  40b064:	orr	x8, x9, x8, lsl #40
  40b068:	str	x8, [x19]
  40b06c:	bl	401dd0 <strtoul@plt>
  40b070:	mov	x8, x0
  40b074:	cmp	x0, #0xff
  40b078:	mov	w0, #0xffffffff            	// #-1
  40b07c:	b.hi	40b1a4 <ferror@plt+0x8e14>  // b.pmore
  40b080:	ldr	x9, [x29, #24]
  40b084:	add	x10, x20, #0xb
  40b088:	cmp	x9, x10
  40b08c:	b.ne	40b1a4 <ferror@plt+0x8e14>  // b.any
  40b090:	ldr	x9, [x19]
  40b094:	add	x0, x20, #0xc
  40b098:	add	x1, x29, #0x18
  40b09c:	mov	w2, #0x10                  	// #16
  40b0a0:	orr	x8, x9, x8, lsl #32
  40b0a4:	str	x8, [x19]
  40b0a8:	bl	401dd0 <strtoul@plt>
  40b0ac:	mov	x8, x0
  40b0b0:	cmp	x0, #0xff
  40b0b4:	mov	w0, #0xffffffff            	// #-1
  40b0b8:	b.hi	40b1a4 <ferror@plt+0x8e14>  // b.pmore
  40b0bc:	ldr	x9, [x29, #24]
  40b0c0:	add	x10, x20, #0xe
  40b0c4:	cmp	x9, x10
  40b0c8:	b.ne	40b1a4 <ferror@plt+0x8e14>  // b.any
  40b0cc:	ldr	x9, [x19]
  40b0d0:	add	x0, x20, #0xf
  40b0d4:	add	x1, x29, #0x18
  40b0d8:	mov	w2, #0x10                  	// #16
  40b0dc:	orr	x8, x9, x8, lsl #24
  40b0e0:	str	x8, [x19]
  40b0e4:	bl	401dd0 <strtoul@plt>
  40b0e8:	mov	x8, x0
  40b0ec:	cmp	x0, #0xff
  40b0f0:	mov	w0, #0xffffffff            	// #-1
  40b0f4:	b.hi	40b1a4 <ferror@plt+0x8e14>  // b.pmore
  40b0f8:	ldr	x9, [x29, #24]
  40b0fc:	add	x10, x20, #0x11
  40b100:	cmp	x9, x10
  40b104:	b.ne	40b1a4 <ferror@plt+0x8e14>  // b.any
  40b108:	ldr	x9, [x19]
  40b10c:	add	x0, x20, #0x12
  40b110:	add	x1, x29, #0x18
  40b114:	mov	w2, #0x10                  	// #16
  40b118:	orr	x8, x9, x8, lsl #16
  40b11c:	str	x8, [x19]
  40b120:	bl	401dd0 <strtoul@plt>
  40b124:	mov	x8, x0
  40b128:	cmp	x0, #0xff
  40b12c:	mov	w0, #0xffffffff            	// #-1
  40b130:	b.hi	40b1a4 <ferror@plt+0x8e14>  // b.pmore
  40b134:	ldr	x9, [x29, #24]
  40b138:	add	x10, x20, #0x14
  40b13c:	cmp	x9, x10
  40b140:	b.ne	40b1a4 <ferror@plt+0x8e14>  // b.any
  40b144:	ldr	x9, [x19]
  40b148:	add	x0, x20, #0x15
  40b14c:	add	x1, x29, #0x18
  40b150:	mov	w2, #0x10                  	// #16
  40b154:	orr	x8, x9, x8, lsl #8
  40b158:	str	x8, [x19]
  40b15c:	bl	401dd0 <strtoul@plt>
  40b160:	mov	x8, x0
  40b164:	cmp	x0, #0xff
  40b168:	mov	w0, #0xffffffff            	// #-1
  40b16c:	b.hi	40b1a4 <ferror@plt+0x8e14>  // b.pmore
  40b170:	ldr	x9, [x29, #24]
  40b174:	add	x10, x20, #0x17
  40b178:	cmp	x9, x10
  40b17c:	b.ne	40b1a4 <ferror@plt+0x8e14>  // b.any
  40b180:	ldr	x9, [x19]
  40b184:	mov	w0, wzr
  40b188:	orr	x8, x9, x8
  40b18c:	str	x8, [x19]
  40b190:	ldp	x20, x19, [sp, #32]
  40b194:	ldr	x21, [sp, #16]
  40b198:	ldp	x29, x30, [sp], #48
  40b19c:	ret
  40b1a0:	mov	w0, #0xffffffff            	// #-1
  40b1a4:	ldp	x20, x19, [sp, #32]
  40b1a8:	ldr	x21, [sp, #16]
  40b1ac:	ldp	x29, x30, [sp], #48
  40b1b0:	ret
  40b1b4:	mov	w0, #0xffffffff            	// #-1
  40b1b8:	ldp	x20, x19, [sp, #32]
  40b1bc:	ldr	x21, [sp, #16]
  40b1c0:	ldp	x29, x30, [sp], #48
  40b1c4:	ret
  40b1c8:	cmp	w0, #0x5
  40b1cc:	mov	w0, w1
  40b1d0:	b.ne	40b1e8 <ferror@plt+0x8e58>  // b.any
  40b1d4:	cmp	w0, #0x80
  40b1d8:	b.eq	40b1ec <ferror@plt+0x8e5c>  // b.none
  40b1dc:	cmp	w0, #0x81
  40b1e0:	b.ne	40b1e8 <ferror@plt+0x8e58>  // b.any
  40b1e4:	mov	w0, #0xa                   	// #10
  40b1e8:	ret
  40b1ec:	mov	w0, #0x2                   	// #2
  40b1f0:	ret
  40b1f4:	stp	x29, x30, [sp, #-64]!
  40b1f8:	stp	x28, x23, [sp, #16]
  40b1fc:	stp	x22, x21, [sp, #32]
  40b200:	stp	x20, x19, [sp, #48]
  40b204:	mov	x29, sp
  40b208:	sub	sp, sp, #0x9b0
  40b20c:	ldr	x23, [x1, #184]
  40b210:	mov	x19, x0
  40b214:	cbz	x23, 40b244 <ferror@plt+0x8eb4>
  40b218:	mov	w20, #0xc0                  	// #192
  40b21c:	mov	x21, x19
  40b220:	ldrh	w8, [x23]
  40b224:	sub	x22, x8, #0x4
  40b228:	subs	w8, w20, w22
  40b22c:	b.le	40b264 <ferror@plt+0x8ed4>
  40b230:	add	x0, x21, x22
  40b234:	sxtw	x2, w8
  40b238:	mov	w1, wzr
  40b23c:	bl	401fb0 <memset@plt>
  40b240:	b	40b268 <ferror@plt+0x8ed8>
  40b244:	ldr	x23, [x1, #56]
  40b248:	cbz	x23, 40b308 <ferror@plt+0x8f78>
  40b24c:	sub	x21, x29, #0x60
  40b250:	mov	w20, #0x60                  	// #96
  40b254:	ldrh	w8, [x23]
  40b258:	sub	x22, x8, #0x4
  40b25c:	subs	w8, w20, w22
  40b260:	b.gt	40b230 <ferror@plt+0x8ea0>
  40b264:	mov	x22, x20
  40b268:	add	x1, x23, #0x4
  40b26c:	mov	x0, x21
  40b270:	mov	x2, x22
  40b274:	bl	401da0 <memcpy@plt>
  40b278:	cmp	x21, x19
  40b27c:	b.eq	40b2ec <ferror@plt+0x8f5c>  // b.none
  40b280:	add	x8, x21, #0x60
  40b284:	add	x9, x21, #0x4
  40b288:	cmp	x8, x9
  40b28c:	csel	x9, x8, x9, hi  // hi = pmore
  40b290:	mvn	x10, x21
  40b294:	add	x9, x9, x10
  40b298:	lsr	x9, x9, #2
  40b29c:	cbz	x9, 40b2d4 <ferror@plt+0x8f44>
  40b2a0:	add	x11, x9, #0x1
  40b2a4:	and	x12, x11, #0x7ffffffffffffffe
  40b2a8:	add	x9, x19, x12, lsl #3
  40b2ac:	add	x10, x21, x12, lsl #2
  40b2b0:	mov	x13, x12
  40b2b4:	ldr	d0, [x21], #8
  40b2b8:	subs	x13, x13, #0x2
  40b2bc:	uxtl	v0.2d, v0.2s
  40b2c0:	str	q0, [x19], #16
  40b2c4:	b.ne	40b2b4 <ferror@plt+0x8f24>  // b.any
  40b2c8:	cmp	x11, x12
  40b2cc:	b.ne	40b2dc <ferror@plt+0x8f4c>  // b.any
  40b2d0:	b	40b2ec <ferror@plt+0x8f5c>
  40b2d4:	mov	x9, x19
  40b2d8:	mov	x10, x21
  40b2dc:	ldr	w11, [x10], #4
  40b2e0:	cmp	x10, x8
  40b2e4:	str	x11, [x9], #8
  40b2e8:	b.cc	40b2dc <ferror@plt+0x8f4c>  // b.lo, b.ul, b.last
  40b2ec:	mov	w0, w20
  40b2f0:	add	sp, sp, #0x9b0
  40b2f4:	ldp	x20, x19, [sp, #48]
  40b2f8:	ldp	x22, x21, [sp, #32]
  40b2fc:	ldp	x28, x23, [sp, #16]
  40b300:	ldp	x29, x30, [sp], #64
  40b304:	ret
  40b308:	ldr	x2, [x1, #96]
  40b30c:	cbz	x2, 40b390 <ferror@plt+0x9000>
  40b310:	ldrh	w8, [x2], #4
  40b314:	add	x0, sp, #0x8
  40b318:	mov	w1, #0x128                 	// #296
  40b31c:	sub	w3, w8, #0x4
  40b320:	bl	41076c <ferror@plt+0xe3dc>
  40b324:	ldr	x8, [sp, #32]
  40b328:	cbz	x8, 40b388 <ferror@plt+0x8ff8>
  40b32c:	movi	v0.2d, #0x0
  40b330:	stp	q0, q0, [x19, #160]
  40b334:	stp	q0, q0, [x19, #128]
  40b338:	stp	q0, q0, [x19, #96]
  40b33c:	stp	q0, q0, [x19, #64]
  40b340:	stp	q0, q0, [x19, #32]
  40b344:	stp	q0, q0, [x19]
  40b348:	ldur	x9, [x8, #12]
  40b34c:	str	x9, [x19]
  40b350:	ldur	x9, [x8, #20]
  40b354:	str	x9, [x19, #16]
  40b358:	ldur	x9, [x8, #44]
  40b35c:	str	x9, [x19, #8]
  40b360:	ldur	x9, [x8, #52]
  40b364:	str	x9, [x19, #24]
  40b368:	ldur	x9, [x8, #108]
  40b36c:	str	x9, [x19, #32]
  40b370:	ldur	x9, [x8, #116]
  40b374:	str	x9, [x19, #40]
  40b378:	ldur	x9, [x8, #188]
  40b37c:	str	x9, [x19, #64]
  40b380:	ldur	x8, [x8, #252]
  40b384:	str	x8, [x19, #104]
  40b388:	mov	w20, #0xc0                  	// #192
  40b38c:	b	40b2ec <ferror@plt+0x8f5c>
  40b390:	mov	w20, #0xffffffff            	// #-1
  40b394:	b	40b2ec <ferror@plt+0x8f5c>
  40b398:	stp	x29, x30, [sp, #-48]!
  40b39c:	stp	x20, x19, [sp, #32]
  40b3a0:	mov	x19, x0
  40b3a4:	mov	x0, x1
  40b3a8:	stp	x22, x21, [sp, #16]
  40b3ac:	mov	x29, sp
  40b3b0:	mov	x22, x2
  40b3b4:	mov	x21, x1
  40b3b8:	bl	401de0 <strlen@plt>
  40b3bc:	mov	x20, x0
  40b3c0:	cbz	x22, 40b3e4 <ferror@plt+0x9054>
  40b3c4:	sub	x8, x22, #0x1
  40b3c8:	cmp	x20, x8
  40b3cc:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  40b3d0:	mov	x0, x19
  40b3d4:	mov	x1, x21
  40b3d8:	mov	x2, x22
  40b3dc:	bl	401da0 <memcpy@plt>
  40b3e0:	strb	wzr, [x19, x22]
  40b3e4:	mov	x0, x20
  40b3e8:	ldp	x20, x19, [sp, #32]
  40b3ec:	ldp	x22, x21, [sp, #16]
  40b3f0:	ldp	x29, x30, [sp], #48
  40b3f4:	ret
  40b3f8:	stp	x29, x30, [sp, #-64]!
  40b3fc:	str	x23, [sp, #16]
  40b400:	stp	x22, x21, [sp, #32]
  40b404:	stp	x20, x19, [sp, #48]
  40b408:	mov	x29, sp
  40b40c:	mov	x21, x2
  40b410:	mov	x20, x1
  40b414:	mov	x22, x0
  40b418:	bl	401de0 <strlen@plt>
  40b41c:	mov	x19, x0
  40b420:	cmp	x0, x21
  40b424:	b.cs	40b464 <ferror@plt+0x90d4>  // b.hs, b.nlast
  40b428:	mov	x0, x20
  40b42c:	sub	x23, x21, x19
  40b430:	bl	401de0 <strlen@plt>
  40b434:	mov	x21, x0
  40b438:	cbz	x23, 40b470 <ferror@plt+0x90e0>
  40b43c:	sub	x8, x23, #0x1
  40b440:	cmp	x21, x8
  40b444:	add	x22, x22, x19
  40b448:	csel	x23, x21, x8, cc  // cc = lo, ul, last
  40b44c:	mov	x0, x22
  40b450:	mov	x1, x20
  40b454:	mov	x2, x23
  40b458:	bl	401da0 <memcpy@plt>
  40b45c:	strb	wzr, [x22, x23]
  40b460:	b	40b470 <ferror@plt+0x90e0>
  40b464:	mov	x0, x20
  40b468:	bl	401de0 <strlen@plt>
  40b46c:	mov	x21, x0
  40b470:	add	x0, x21, x19
  40b474:	ldp	x20, x19, [sp, #48]
  40b478:	ldp	x22, x21, [sp, #32]
  40b47c:	ldr	x23, [sp, #16]
  40b480:	ldp	x29, x30, [sp], #64
  40b484:	ret
  40b488:	stp	x29, x30, [sp, #-32]!
  40b48c:	str	x19, [sp, #16]
  40b490:	mov	x29, sp
  40b494:	bl	401e90 <getuid@plt>
  40b498:	cbz	w0, 40b4ec <ferror@plt+0x915c>
  40b49c:	bl	401e40 <geteuid@plt>
  40b4a0:	cbz	w0, 40b4ec <ferror@plt+0x915c>
  40b4a4:	bl	402100 <cap_get_proc@plt>
  40b4a8:	cbz	x0, 40b4f8 <ferror@plt+0x9168>
  40b4ac:	add	x3, x29, #0x1c
  40b4b0:	mov	w1, #0xc                   	// #12
  40b4b4:	mov	w2, #0x2                   	// #2
  40b4b8:	mov	x19, x0
  40b4bc:	bl	401fe0 <cap_get_flag@plt>
  40b4c0:	cbnz	w0, 40b4f8 <ferror@plt+0x9168>
  40b4c4:	ldr	w8, [x29, #28]
  40b4c8:	cbnz	w8, 40b4e4 <ferror@plt+0x9154>
  40b4cc:	mov	x0, x19
  40b4d0:	bl	402210 <cap_clear@plt>
  40b4d4:	cbnz	w0, 40b4f8 <ferror@plt+0x9168>
  40b4d8:	mov	x0, x19
  40b4dc:	bl	402020 <cap_set_proc@plt>
  40b4e0:	cbnz	w0, 40b4f8 <ferror@plt+0x9168>
  40b4e4:	mov	x0, x19
  40b4e8:	bl	402260 <cap_free@plt>
  40b4ec:	ldr	x19, [sp, #16]
  40b4f0:	ldp	x29, x30, [sp], #32
  40b4f4:	ret
  40b4f8:	mov	w0, #0x1                   	// #1
  40b4fc:	bl	401df0 <exit@plt>
  40b500:	sub	sp, sp, #0x40
  40b504:	str	x21, [sp, #40]
  40b508:	mov	x21, x1
  40b50c:	stp	x20, x19, [sp, #48]
  40b510:	mov	x19, x0
  40b514:	add	x1, sp, #0x8
  40b518:	mov	x0, x21
  40b51c:	str	d8, [sp, #16]
  40b520:	stp	x29, x30, [sp, #24]
  40b524:	add	x29, sp, #0x10
  40b528:	bl	401e30 <strtod@plt>
  40b52c:	ldr	x20, [sp, #8]
  40b530:	cmp	x20, x21
  40b534:	b.eq	40b5f8 <ferror@plt+0x9268>  // b.none
  40b538:	ldrb	w8, [x20]
  40b53c:	mov	v8.16b, v0.16b
  40b540:	cbz	w8, 40b610 <ferror@plt+0x9280>
  40b544:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b548:	add	x1, x1, #0x2ea
  40b54c:	mov	x0, x20
  40b550:	bl	402000 <strcasecmp@plt>
  40b554:	cbz	w0, 40b600 <ferror@plt+0x9270>
  40b558:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b55c:	add	x1, x1, #0x301
  40b560:	mov	x0, x20
  40b564:	bl	402000 <strcasecmp@plt>
  40b568:	cbz	w0, 40b600 <ferror@plt+0x9270>
  40b56c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b570:	add	x1, x1, #0x306
  40b574:	mov	x0, x20
  40b578:	bl	402000 <strcasecmp@plt>
  40b57c:	cbz	w0, 40b600 <ferror@plt+0x9270>
  40b580:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b584:	add	x1, x1, #0x666
  40b588:	mov	x0, x20
  40b58c:	bl	402000 <strcasecmp@plt>
  40b590:	cbz	w0, 40b634 <ferror@plt+0x92a4>
  40b594:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b598:	add	x1, x1, #0x300
  40b59c:	mov	x0, x20
  40b5a0:	bl	402000 <strcasecmp@plt>
  40b5a4:	cbz	w0, 40b634 <ferror@plt+0x92a4>
  40b5a8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b5ac:	add	x1, x1, #0x305
  40b5b0:	mov	x0, x20
  40b5b4:	bl	402000 <strcasecmp@plt>
  40b5b8:	cbz	w0, 40b634 <ferror@plt+0x92a4>
  40b5bc:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b5c0:	add	x1, x1, #0x67f
  40b5c4:	mov	x0, x20
  40b5c8:	bl	402000 <strcasecmp@plt>
  40b5cc:	cbz	w0, 40b610 <ferror@plt+0x9280>
  40b5d0:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b5d4:	add	x1, x1, #0x630
  40b5d8:	mov	x0, x20
  40b5dc:	bl	402000 <strcasecmp@plt>
  40b5e0:	cbz	w0, 40b610 <ferror@plt+0x9280>
  40b5e4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b5e8:	add	x1, x1, #0x635
  40b5ec:	mov	x0, x20
  40b5f0:	bl	402000 <strcasecmp@plt>
  40b5f4:	cbz	w0, 40b610 <ferror@plt+0x9280>
  40b5f8:	mov	w0, #0xffffffff            	// #-1
  40b5fc:	b	40b61c <ferror@plt+0x928c>
  40b600:	mov	x8, #0x848000000000        	// #145685290680320
  40b604:	movk	x8, #0x412e, lsl #48
  40b608:	fmov	d0, x8
  40b60c:	fmul	d8, d8, d0
  40b610:	fcvtzu	w8, d8
  40b614:	mov	w0, wzr
  40b618:	str	w8, [x19]
  40b61c:	ldp	x20, x19, [sp, #48]
  40b620:	ldr	x21, [sp, #40]
  40b624:	ldp	x29, x30, [sp, #24]
  40b628:	ldr	d8, [sp, #16]
  40b62c:	add	sp, sp, #0x40
  40b630:	ret
  40b634:	mov	x8, #0x400000000000        	// #70368744177664
  40b638:	movk	x8, #0x408f, lsl #48
  40b63c:	b	40b608 <ferror@plt+0x9278>
  40b640:	stp	x29, x30, [sp, #-32]!
  40b644:	mov	w8, #0x4240                	// #16960
  40b648:	movk	w8, #0xf, lsl #16
  40b64c:	str	x19, [sp, #16]
  40b650:	mov	x19, x1
  40b654:	cmp	w0, w8
  40b658:	ucvtf	d0, w0
  40b65c:	mov	x29, sp
  40b660:	b.cc	40b680 <ferror@plt+0x92f0>  // b.lo, b.ul, b.last
  40b664:	mov	x8, #0x848000000000        	// #145685290680320
  40b668:	movk	x8, #0x412e, lsl #48
  40b66c:	fmov	d1, x8
  40b670:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40b674:	fdiv	d0, d0, d1
  40b678:	add	x2, x2, #0x65c
  40b67c:	b	40b6a4 <ferror@plt+0x9314>
  40b680:	mov	w3, w0
  40b684:	cmp	w0, #0x3e8
  40b688:	b.cc	40b6c0 <ferror@plt+0x9330>  // b.lo, b.ul, b.last
  40b68c:	mov	x8, #0x400000000000        	// #70368744177664
  40b690:	movk	x8, #0x408f, lsl #48
  40b694:	fmov	d1, x8
  40b698:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40b69c:	fdiv	d0, d0, d1
  40b6a0:	add	x2, x2, #0x662
  40b6a4:	mov	w1, #0x3f                  	// #63
  40b6a8:	mov	x0, x19
  40b6ac:	bl	401ef0 <snprintf@plt>
  40b6b0:	mov	x0, x19
  40b6b4:	ldr	x19, [sp, #16]
  40b6b8:	ldp	x29, x30, [sp], #32
  40b6bc:	ret
  40b6c0:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40b6c4:	add	x2, x2, #0x669
  40b6c8:	mov	w1, #0x3f                  	// #63
  40b6cc:	mov	x0, x19
  40b6d0:	bl	401ef0 <snprintf@plt>
  40b6d4:	mov	x0, x19
  40b6d8:	ldr	x19, [sp, #16]
  40b6dc:	ldp	x29, x30, [sp], #32
  40b6e0:	ret
  40b6e4:	sub	sp, sp, #0x40
  40b6e8:	str	x21, [sp, #40]
  40b6ec:	mov	x21, x1
  40b6f0:	stp	x20, x19, [sp, #48]
  40b6f4:	mov	x19, x0
  40b6f8:	add	x1, sp, #0x8
  40b6fc:	mov	x0, x21
  40b700:	str	d8, [sp, #16]
  40b704:	stp	x29, x30, [sp, #24]
  40b708:	add	x29, sp, #0x10
  40b70c:	bl	401e30 <strtod@plt>
  40b710:	ldr	x20, [sp, #8]
  40b714:	cmp	x20, x21
  40b718:	b.eq	40b818 <ferror@plt+0x9488>  // b.none
  40b71c:	ldrb	w8, [x20]
  40b720:	mov	v8.16b, v0.16b
  40b724:	cbz	w8, 40b830 <ferror@plt+0x94a0>
  40b728:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b72c:	add	x1, x1, #0x2ea
  40b730:	mov	x0, x20
  40b734:	bl	402000 <strcasecmp@plt>
  40b738:	cbz	w0, 40b820 <ferror@plt+0x9490>
  40b73c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b740:	add	x1, x1, #0x301
  40b744:	mov	x0, x20
  40b748:	bl	402000 <strcasecmp@plt>
  40b74c:	cbz	w0, 40b820 <ferror@plt+0x9490>
  40b750:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b754:	add	x1, x1, #0x306
  40b758:	mov	x0, x20
  40b75c:	bl	402000 <strcasecmp@plt>
  40b760:	cbz	w0, 40b820 <ferror@plt+0x9490>
  40b764:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b768:	add	x1, x1, #0x666
  40b76c:	mov	x0, x20
  40b770:	bl	402000 <strcasecmp@plt>
  40b774:	cbz	w0, 40b854 <ferror@plt+0x94c4>
  40b778:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b77c:	add	x1, x1, #0x300
  40b780:	mov	x0, x20
  40b784:	bl	402000 <strcasecmp@plt>
  40b788:	cbz	w0, 40b854 <ferror@plt+0x94c4>
  40b78c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b790:	add	x1, x1, #0x305
  40b794:	mov	x0, x20
  40b798:	bl	402000 <strcasecmp@plt>
  40b79c:	cbz	w0, 40b854 <ferror@plt+0x94c4>
  40b7a0:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b7a4:	add	x1, x1, #0x67f
  40b7a8:	mov	x0, x20
  40b7ac:	bl	402000 <strcasecmp@plt>
  40b7b0:	cbz	w0, 40b860 <ferror@plt+0x94d0>
  40b7b4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b7b8:	add	x1, x1, #0x630
  40b7bc:	mov	x0, x20
  40b7c0:	bl	402000 <strcasecmp@plt>
  40b7c4:	cbz	w0, 40b860 <ferror@plt+0x94d0>
  40b7c8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b7cc:	add	x1, x1, #0x635
  40b7d0:	mov	x0, x20
  40b7d4:	bl	402000 <strcasecmp@plt>
  40b7d8:	cbz	w0, 40b860 <ferror@plt+0x94d0>
  40b7dc:	adrp	x1, 410000 <ferror@plt+0xdc70>
  40b7e0:	add	x1, x1, #0xc96
  40b7e4:	mov	x0, x20
  40b7e8:	bl	402000 <strcasecmp@plt>
  40b7ec:	cbz	w0, 40b830 <ferror@plt+0x94a0>
  40b7f0:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b7f4:	add	x1, x1, #0x63b
  40b7f8:	mov	x0, x20
  40b7fc:	bl	402000 <strcasecmp@plt>
  40b800:	cbz	w0, 40b830 <ferror@plt+0x94a0>
  40b804:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40b808:	add	x1, x1, #0x640
  40b80c:	mov	x0, x20
  40b810:	bl	402000 <strcasecmp@plt>
  40b814:	cbz	w0, 40b830 <ferror@plt+0x94a0>
  40b818:	mov	w0, #0xffffffff            	// #-1
  40b81c:	b	40b83c <ferror@plt+0x94ac>
  40b820:	mov	x8, #0xcd6500000000        	// #225833675390976
  40b824:	movk	x8, #0x41cd, lsl #48
  40b828:	fmov	d0, x8
  40b82c:	fmul	d8, d8, d0
  40b830:	fcvtzs	x8, d8
  40b834:	mov	w0, wzr
  40b838:	str	x8, [x19]
  40b83c:	ldp	x20, x19, [sp, #48]
  40b840:	ldr	x21, [sp, #40]
  40b844:	ldp	x29, x30, [sp, #24]
  40b848:	ldr	d8, [sp, #16]
  40b84c:	add	sp, sp, #0x40
  40b850:	ret
  40b854:	mov	x8, #0x848000000000        	// #145685290680320
  40b858:	movk	x8, #0x412e, lsl #48
  40b85c:	b	40b828 <ferror@plt+0x9498>
  40b860:	mov	x8, #0x400000000000        	// #70368744177664
  40b864:	movk	x8, #0x408f, lsl #48
  40b868:	b	40b828 <ferror@plt+0x9498>
  40b86c:	stp	x29, x30, [sp, #-32]!
  40b870:	mov	w8, #0xca00                	// #51712
  40b874:	movk	w8, #0x3b9a, lsl #16
  40b878:	str	x19, [sp, #16]
  40b87c:	mov	x19, x1
  40b880:	cmp	x0, x8
  40b884:	scvtf	d0, x0
  40b888:	mov	x29, sp
  40b88c:	b.lt	40b8ac <ferror@plt+0x951c>  // b.tstop
  40b890:	mov	x8, #0xcd6500000000        	// #225833675390976
  40b894:	movk	x8, #0x41cd, lsl #48
  40b898:	fmov	d1, x8
  40b89c:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40b8a0:	fdiv	d0, d0, d1
  40b8a4:	add	x2, x2, #0x66e
  40b8a8:	b	40b8fc <ferror@plt+0x956c>
  40b8ac:	mov	w8, #0x4240                	// #16960
  40b8b0:	movk	w8, #0xf, lsl #16
  40b8b4:	mov	x3, x0
  40b8b8:	cmp	x0, x8
  40b8bc:	b.lt	40b8dc <ferror@plt+0x954c>  // b.tstop
  40b8c0:	mov	x8, #0x848000000000        	// #145685290680320
  40b8c4:	movk	x8, #0x412e, lsl #48
  40b8c8:	fmov	d1, x8
  40b8cc:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40b8d0:	fdiv	d0, d0, d1
  40b8d4:	add	x2, x2, #0x674
  40b8d8:	b	40b8fc <ferror@plt+0x956c>
  40b8dc:	cmp	x3, #0x3e8
  40b8e0:	b.lt	40b918 <ferror@plt+0x9588>  // b.tstop
  40b8e4:	mov	x8, #0x400000000000        	// #70368744177664
  40b8e8:	movk	x8, #0x408f, lsl #48
  40b8ec:	fmov	d1, x8
  40b8f0:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40b8f4:	fdiv	d0, d0, d1
  40b8f8:	add	x2, x2, #0x67b
  40b8fc:	mov	w1, #0x3f                  	// #63
  40b900:	mov	x0, x19
  40b904:	bl	401ef0 <snprintf@plt>
  40b908:	mov	x0, x19
  40b90c:	ldr	x19, [sp, #16]
  40b910:	ldp	x29, x30, [sp], #32
  40b914:	ret
  40b918:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40b91c:	add	x2, x2, #0x682
  40b920:	mov	w1, #0x3f                  	// #63
  40b924:	mov	x0, x19
  40b928:	bl	401ef0 <snprintf@plt>
  40b92c:	mov	x0, x19
  40b930:	ldr	x19, [sp, #16]
  40b934:	ldp	x29, x30, [sp], #32
  40b938:	ret
  40b93c:	ldrb	w8, [x0]
  40b940:	cbz	w8, 40b960 <ferror@plt+0x95d0>
  40b944:	add	x9, x0, #0x1
  40b948:	mov	w0, #0x1505                	// #5381
  40b94c:	add	w10, w0, w0, lsl #5
  40b950:	add	w0, w10, w8, uxtb
  40b954:	ldrb	w8, [x9], #1
  40b958:	cbnz	w8, 40b94c <ferror@plt+0x95bc>
  40b95c:	ret
  40b960:	mov	w0, #0x1505                	// #5381
  40b964:	ret
  40b968:	stp	x29, x30, [sp, #-96]!
  40b96c:	stp	x28, x27, [sp, #16]
  40b970:	stp	x26, x25, [sp, #32]
  40b974:	stp	x24, x23, [sp, #48]
  40b978:	stp	x22, x21, [sp, #64]
  40b97c:	stp	x20, x19, [sp, #80]
  40b980:	mov	x29, sp
  40b984:	sub	sp, sp, #0x1b0
  40b988:	ldrh	w8, [x0, #4]
  40b98c:	and	w9, w8, #0xfffe
  40b990:	cmp	w9, #0x10
  40b994:	b.ne	40ba20 <ferror@plt+0x9690>  // b.any
  40b998:	ldr	w9, [x0]
  40b99c:	mov	x21, x0
  40b9a0:	subs	w3, w9, #0x20
  40b9a4:	b.cs	40b9b0 <ferror@plt+0x9620>  // b.hs, b.nlast
  40b9a8:	mov	w0, #0xffffffff            	// #-1
  40b9ac:	b	40ba24 <ferror@plt+0x9694>
  40b9b0:	ldr	w9, [x21, #20]
  40b9b4:	adrp	x11, 424000 <ferror@plt+0x21c70>
  40b9b8:	add	x11, x11, #0xe38
  40b9bc:	and	x10, x9, #0x3ff
  40b9c0:	ldr	x19, [x11, x10, lsl #3]
  40b9c4:	cbz	x19, 40b9dc <ferror@plt+0x964c>
  40b9c8:	ldr	w10, [x19, #36]
  40b9cc:	cmp	w10, w9
  40b9d0:	b.eq	40b9dc <ferror@plt+0x964c>  // b.none
  40b9d4:	ldr	x19, [x19]
  40b9d8:	cbnz	x19, 40b9c8 <ferror@plt+0x9638>
  40b9dc:	cmp	w8, #0x11
  40b9e0:	b.ne	40ba7c <ferror@plt+0x96ec>  // b.any
  40b9e4:	cbz	x19, 40ba20 <ferror@plt+0x9690>
  40b9e8:	ldr	x8, [x19, #48]
  40b9ec:	sub	x0, x8, #0x30
  40b9f0:	cmp	x19, x0
  40b9f4:	b.ne	40ba64 <ferror@plt+0x96d4>  // b.any
  40b9f8:	ldp	x8, x9, [x19, #16]
  40b9fc:	str	x8, [x9]
  40ba00:	cbz	x8, 40ba08 <ferror@plt+0x9678>
  40ba04:	str	x9, [x8, #8]
  40ba08:	ldp	x8, x9, [x19]
  40ba0c:	str	x8, [x9]
  40ba10:	cbz	x8, 40ba18 <ferror@plt+0x9688>
  40ba14:	str	x9, [x8, #8]
  40ba18:	mov	x0, x19
  40ba1c:	bl	402140 <free@plt>
  40ba20:	mov	w0, wzr
  40ba24:	add	sp, sp, #0x1b0
  40ba28:	ldp	x20, x19, [sp, #80]
  40ba2c:	ldp	x22, x21, [sp, #64]
  40ba30:	ldp	x24, x23, [sp, #48]
  40ba34:	ldp	x26, x25, [sp, #32]
  40ba38:	ldp	x28, x27, [sp, #16]
  40ba3c:	ldp	x29, x30, [sp], #96
  40ba40:	ret
  40ba44:	ldp	x9, x8, [x8]
  40ba48:	str	x8, [x9, #8]
  40ba4c:	str	x9, [x8]
  40ba50:	bl	402140 <free@plt>
  40ba54:	sub	x0, x20, #0x30
  40ba58:	cmp	x19, x0
  40ba5c:	mov	x8, x20
  40ba60:	b.eq	40b9f8 <ferror@plt+0x9668>  // b.none
  40ba64:	ldp	x9, x10, [x8, #-32]
  40ba68:	ldr	x20, [x8]
  40ba6c:	str	x9, [x10]
  40ba70:	cbz	x9, 40ba44 <ferror@plt+0x96b4>
  40ba74:	str	x10, [x9, #8]
  40ba78:	b	40ba44 <ferror@plt+0x96b4>
  40ba7c:	add	x2, x21, #0x20
  40ba80:	mov	x0, sp
  40ba84:	mov	w1, #0x35                  	// #53
  40ba88:	mov	w4, #0x8000                	// #32768
  40ba8c:	add	x20, x21, #0x10
  40ba90:	bl	410824 <ferror@plt+0xe494>
  40ba94:	ldr	x22, [sp, #24]
  40ba98:	cbz	x19, 40bafc <ferror@plt+0x976c>
  40ba9c:	cbz	x22, 40bc54 <ferror@plt+0x98c4>
  40baa0:	ldr	w8, [x21, #24]
  40baa4:	add	x21, x22, #0x4
  40baa8:	add	x0, x19, #0x40
  40baac:	mov	x1, x21
  40bab0:	str	w8, [x19, #32]
  40bab4:	bl	4020d0 <strcmp@plt>
  40bab8:	cbz	w0, 40bc54 <ferror@plt+0x98c4>
  40babc:	mov	x8, x19
  40bac0:	ldr	x9, [x8, #16]!
  40bac4:	ldr	x10, [x8, #8]
  40bac8:	str	x9, [x10]
  40bacc:	cbz	x9, 40bad4 <ferror@plt+0x9744>
  40bad0:	str	x10, [x9, #8]
  40bad4:	ldrb	w9, [x21]
  40bad8:	cbz	w9, 40bc2c <ferror@plt+0x989c>
  40badc:	add	x10, x22, #0x5
  40bae0:	mov	w11, #0x1505                	// #5381
  40bae4:	add	w11, w11, w11, lsl #5
  40bae8:	add	w11, w11, w9, uxtb
  40baec:	ldrb	w9, [x10], #1
  40baf0:	cbnz	w9, 40bae4 <ferror@plt+0x9754>
  40baf4:	and	w9, w11, #0x3ff
  40baf8:	b	40bc30 <ferror@plt+0x98a0>
  40bafc:	cbz	x22, 40ba20 <ferror@plt+0x9690>
  40bb00:	add	x1, x22, #0x4
  40bb04:	mov	x0, x20
  40bb08:	mov	x2, xzr
  40bb0c:	bl	40c260 <ferror@plt+0x9ed0>
  40bb10:	cbz	x0, 40ba24 <ferror@plt+0x9694>
  40bb14:	ldr	x8, [sp, #416]
  40bb18:	cbz	x8, 40ba20 <ferror@plt+0x9690>
  40bb1c:	ldrh	w9, [x8]
  40bb20:	cmp	w9, #0x8
  40bb24:	b.cc	40ba20 <ferror@plt+0x9690>  // b.lo, b.ul, b.last
  40bb28:	adrp	x26, 426000 <stdin@@GLIBC_2.17+0x1c98>
  40bb2c:	mov	x19, x0
  40bb30:	add	x23, x8, #0x4
  40bb34:	sub	w24, w9, #0x4
  40bb38:	add	x25, x0, #0x30
  40bb3c:	add	x26, x26, #0xe38
  40bb40:	b	40bb6c <ferror@plt+0x97dc>
  40bb44:	str	x9, [x8]
  40bb48:	str	x8, [x20, #24]
  40bb4c:	ldrh	w8, [x23]
  40bb50:	add	w8, w8, #0x3
  40bb54:	and	w8, w8, #0x1fffc
  40bb58:	sub	w24, w24, w8
  40bb5c:	mov	w0, wzr
  40bb60:	cmp	w24, #0x3
  40bb64:	add	x23, x23, x8
  40bb68:	b.le	40ba24 <ferror@plt+0x9694>
  40bb6c:	ldrh	w8, [x23]
  40bb70:	mov	w0, wzr
  40bb74:	cmp	w8, #0x4
  40bb78:	b.cc	40ba24 <ferror@plt+0x9694>  // b.lo, b.ul, b.last
  40bb7c:	cmp	w24, w8
  40bb80:	b.lt	40ba24 <ferror@plt+0x9694>  // b.tstop
  40bb84:	ldrh	w9, [x23, #2]
  40bb88:	cmp	w9, #0x35
  40bb8c:	b.ne	40bb50 <ferror@plt+0x97c0>  // b.any
  40bb90:	add	x22, x23, #0x4
  40bb94:	mov	x0, x22
  40bb98:	bl	401de0 <strlen@plt>
  40bb9c:	add	x0, x0, #0x41
  40bba0:	bl	401f50 <malloc@plt>
  40bba4:	cbz	x0, 40bb4c <ferror@plt+0x97bc>
  40bba8:	ldr	w8, [x21, #20]
  40bbac:	mov	x20, x0
  40bbb0:	mov	x1, x22
  40bbb4:	str	w8, [x0, #36]
  40bbb8:	add	x0, x0, #0x40
  40bbbc:	bl	4021e0 <strcpy@plt>
  40bbc0:	ldrh	w8, [x21, #18]
  40bbc4:	add	x9, x20, #0x30
  40bbc8:	strh	w8, [x20, #40]
  40bbcc:	ldr	w8, [x21, #24]
  40bbd0:	str	w8, [x20, #32]
  40bbd4:	ldr	x8, [x19, #56]
  40bbd8:	str	x9, [x19, #56]
  40bbdc:	stp	x25, x8, [x20, #48]
  40bbe0:	str	x9, [x8]
  40bbe4:	ldrb	w8, [x22]
  40bbe8:	cbz	w8, 40bc0c <ferror@plt+0x987c>
  40bbec:	add	x9, x23, #0x5
  40bbf0:	mov	w10, #0x1505                	// #5381
  40bbf4:	add	w10, w10, w10, lsl #5
  40bbf8:	add	w10, w10, w8, uxtb
  40bbfc:	ldrb	w8, [x9], #1
  40bc00:	cbnz	w8, 40bbf4 <ferror@plt+0x9864>
  40bc04:	and	w8, w10, #0x3ff
  40bc08:	b	40bc10 <ferror@plt+0x9880>
  40bc0c:	mov	w8, #0x105                 	// #261
  40bc10:	add	x8, x26, x8, lsl #3
  40bc14:	ldr	x10, [x8]
  40bc18:	mov	x9, x20
  40bc1c:	str	x10, [x9, #16]!
  40bc20:	cbz	x10, 40bb44 <ferror@plt+0x97b4>
  40bc24:	str	x9, [x10, #8]
  40bc28:	b	40bb44 <ferror@plt+0x97b4>
  40bc2c:	mov	w9, #0x105                 	// #261
  40bc30:	adrp	x10, 426000 <stdin@@GLIBC_2.17+0x1c98>
  40bc34:	add	x10, x10, #0xe38
  40bc38:	add	x9, x10, x9, lsl #3
  40bc3c:	ldr	x10, [x9]
  40bc40:	str	x10, [x8]
  40bc44:	cbz	x10, 40bc4c <ferror@plt+0x98bc>
  40bc48:	str	x8, [x10, #8]
  40bc4c:	str	x8, [x9]
  40bc50:	str	x9, [x19, #24]
  40bc54:	ldr	x23, [sp, #416]
  40bc58:	cbz	x23, 40bd98 <ferror@plt+0x9a08>
  40bc5c:	ldrh	w8, [x23]
  40bc60:	ldr	x22, [x19, #48]
  40bc64:	cmp	w8, #0x8
  40bc68:	sub	x21, x22, #0x30
  40bc6c:	b.cc	40bcd8 <ferror@plt+0x9948>  // b.lo, b.ul, b.last
  40bc70:	add	x24, x23, #0x4
  40bc74:	sub	w25, w8, #0x4
  40bc78:	mov	x26, x21
  40bc7c:	b	40bc98 <ferror@plt+0x9908>
  40bc80:	add	w8, w27, #0x3
  40bc84:	and	x8, x8, #0x1fffc
  40bc88:	sub	w25, w25, w8
  40bc8c:	cmp	w25, #0x3
  40bc90:	add	x24, x24, x8
  40bc94:	b.le	40bcd8 <ferror@plt+0x9948>
  40bc98:	ldrh	w27, [x24]
  40bc9c:	cmp	w27, #0x4
  40bca0:	b.cc	40bcd8 <ferror@plt+0x9948>  // b.lo, b.ul, b.last
  40bca4:	cmp	w25, w27
  40bca8:	b.lt	40bcd8 <ferror@plt+0x9948>  // b.tstop
  40bcac:	ldrh	w8, [x24, #2]
  40bcb0:	cmp	w8, #0x35
  40bcb4:	b.ne	40bc80 <ferror@plt+0x98f0>  // b.any
  40bcb8:	cbz	x26, 40bcd8 <ferror@plt+0x9948>
  40bcbc:	add	x0, x24, #0x4
  40bcc0:	add	x1, x26, #0x40
  40bcc4:	bl	4020d0 <strcmp@plt>
  40bcc8:	cbnz	w0, 40bcd8 <ferror@plt+0x9948>
  40bccc:	ldr	x8, [x26, #48]
  40bcd0:	sub	x26, x8, #0x30
  40bcd4:	b	40bc80 <ferror@plt+0x98f0>
  40bcd8:	cmp	x19, x21
  40bcdc:	b.ne	40bd08 <ferror@plt+0x9978>  // b.any
  40bce0:	b	40bd24 <ferror@plt+0x9994>
  40bce4:	ldp	x8, x9, [x22]
  40bce8:	mov	x0, x21
  40bcec:	str	x9, [x8, #8]
  40bcf0:	str	x8, [x9]
  40bcf4:	bl	402140 <free@plt>
  40bcf8:	sub	x21, x23, #0x30
  40bcfc:	cmp	x19, x21
  40bd00:	mov	x22, x23
  40bd04:	b.eq	40bd20 <ferror@plt+0x9990>  // b.none
  40bd08:	ldp	x8, x9, [x22, #-32]
  40bd0c:	ldr	x23, [x22]
  40bd10:	str	x8, [x9]
  40bd14:	cbz	x8, 40bce4 <ferror@plt+0x9954>
  40bd18:	str	x9, [x8, #8]
  40bd1c:	b	40bce4 <ferror@plt+0x9954>
  40bd20:	ldr	x23, [sp, #416]
  40bd24:	cbz	x23, 40ba20 <ferror@plt+0x9690>
  40bd28:	ldrh	w8, [x23]
  40bd2c:	cmp	w8, #0x8
  40bd30:	b.cc	40ba20 <ferror@plt+0x9690>  // b.lo, b.ul, b.last
  40bd34:	add	x21, x23, #0x4
  40bd38:	sub	w22, w8, #0x4
  40bd3c:	b	40bd5c <ferror@plt+0x99cc>
  40bd40:	add	w8, w8, #0x3
  40bd44:	and	w8, w8, #0x1fffc
  40bd48:	sub	w22, w22, w8
  40bd4c:	mov	w0, wzr
  40bd50:	cmp	w22, #0x3
  40bd54:	add	x21, x21, x8
  40bd58:	b.le	40ba24 <ferror@plt+0x9694>
  40bd5c:	ldrh	w8, [x21]
  40bd60:	mov	w0, wzr
  40bd64:	cmp	w8, #0x4
  40bd68:	b.cc	40ba24 <ferror@plt+0x9694>  // b.lo, b.ul, b.last
  40bd6c:	cmp	w22, w8
  40bd70:	b.lt	40ba24 <ferror@plt+0x9694>  // b.tstop
  40bd74:	ldrh	w9, [x21, #2]
  40bd78:	cmp	w9, #0x35
  40bd7c:	b.ne	40bd40 <ferror@plt+0x99b0>  // b.any
  40bd80:	add	x1, x21, #0x4
  40bd84:	mov	x0, x20
  40bd88:	mov	x2, x19
  40bd8c:	bl	40c260 <ferror@plt+0x9ed0>
  40bd90:	ldrh	w8, [x21]
  40bd94:	b	40bd40 <ferror@plt+0x99b0>
  40bd98:	ldr	x9, [x19, #48]
  40bd9c:	sub	x8, x9, #0x30
  40bda0:	cmp	x19, x8
  40bda4:	b.ne	40bdd4 <ferror@plt+0x9a44>  // b.any
  40bda8:	b	40ba20 <ferror@plt+0x9690>
  40bdac:	ldp	x10, x9, [x9]
  40bdb0:	mov	x0, x8
  40bdb4:	str	x9, [x10, #8]
  40bdb8:	str	x10, [x9]
  40bdbc:	bl	402140 <free@plt>
  40bdc0:	sub	x8, x20, #0x30
  40bdc4:	mov	w0, wzr
  40bdc8:	cmp	x19, x8
  40bdcc:	mov	x9, x20
  40bdd0:	b.eq	40ba24 <ferror@plt+0x9694>  // b.none
  40bdd4:	ldp	x10, x11, [x9, #-32]
  40bdd8:	ldr	x20, [x9]
  40bddc:	str	x10, [x11]
  40bde0:	cbz	x10, 40bdac <ferror@plt+0x9a1c>
  40bde4:	str	x11, [x10, #8]
  40bde8:	b	40bdac <ferror@plt+0x9a1c>
  40bdec:	stp	x29, x30, [sp, #-32]!
  40bdf0:	str	x19, [sp, #16]
  40bdf4:	adrp	x19, 424000 <ferror@plt+0x21c70>
  40bdf8:	add	x19, x19, #0xe10
  40bdfc:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40be00:	mov	w3, w0
  40be04:	add	x2, x2, #0x689
  40be08:	mov	w1, #0x10                  	// #16
  40be0c:	mov	x0, x19
  40be10:	mov	x29, sp
  40be14:	bl	401ef0 <snprintf@plt>
  40be18:	mov	x0, x19
  40be1c:	ldr	x19, [sp, #16]
  40be20:	ldp	x29, x30, [sp], #32
  40be24:	ret
  40be28:	stp	x29, x30, [sp, #-48]!
  40be2c:	str	x21, [sp, #16]
  40be30:	stp	x20, x19, [sp, #32]
  40be34:	mov	x29, sp
  40be38:	cbz	w0, 40bed4 <ferror@plt+0x9b44>
  40be3c:	adrp	x21, 424000 <ferror@plt+0x21c70>
  40be40:	and	w20, w0, #0x3ff
  40be44:	add	x21, x21, #0xe38
  40be48:	ldr	x8, [x21, w20, uxtw #3]
  40be4c:	mov	w19, w0
  40be50:	cbz	x8, 40be68 <ferror@plt+0x9ad8>
  40be54:	ldr	w9, [x8, #36]
  40be58:	cmp	w9, w19
  40be5c:	b.eq	40bee0 <ferror@plt+0x9b50>  // b.none
  40be60:	ldr	x8, [x8]
  40be64:	cbnz	x8, 40be54 <ferror@plt+0x9ac4>
  40be68:	mov	x0, xzr
  40be6c:	mov	w1, w19
  40be70:	bl	40bef8 <ferror@plt+0x9b68>
  40be74:	cmp	w0, w19
  40be78:	b.ne	40be98 <ferror@plt+0x9b08>  // b.any
  40be7c:	ldr	x8, [x21, x20, lsl #3]
  40be80:	cbz	x8, 40be98 <ferror@plt+0x9b08>
  40be84:	ldr	w9, [x8, #36]
  40be88:	cmp	w9, w19
  40be8c:	b.eq	40bee0 <ferror@plt+0x9b50>  // b.none
  40be90:	ldr	x8, [x8]
  40be94:	cbnz	x8, 40be84 <ferror@plt+0x9af4>
  40be98:	adrp	x20, 424000 <ferror@plt+0x21c70>
  40be9c:	add	x20, x20, #0xe20
  40bea0:	mov	w0, w19
  40bea4:	mov	x1, x20
  40bea8:	bl	401fa0 <if_indextoname@plt>
  40beac:	cbnz	x0, 40bee4 <ferror@plt+0x9b54>
  40beb0:	adrp	x20, 424000 <ferror@plt+0x21c70>
  40beb4:	add	x20, x20, #0xe20
  40beb8:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40bebc:	add	x2, x2, #0x689
  40bec0:	mov	w1, #0x10                  	// #16
  40bec4:	mov	x0, x20
  40bec8:	mov	w3, w19
  40becc:	bl	401ef0 <snprintf@plt>
  40bed0:	b	40bee4 <ferror@plt+0x9b54>
  40bed4:	adrp	x20, 412000 <ferror@plt+0xfc70>
  40bed8:	add	x20, x20, #0x68e
  40bedc:	b	40bee4 <ferror@plt+0x9b54>
  40bee0:	add	x20, x8, #0x40
  40bee4:	mov	x0, x20
  40bee8:	ldp	x20, x19, [sp, #32]
  40beec:	ldr	x21, [sp, #16]
  40bef0:	ldp	x29, x30, [sp], #48
  40bef4:	ret
  40bef8:	stp	x29, x30, [sp, #-48]!
  40befc:	str	x28, [sp, #16]
  40bf00:	stp	x20, x19, [sp, #32]
  40bf04:	mov	x29, sp
  40bf08:	sub	sp, sp, #0x460
  40bf0c:	add	x8, sp, #0x40
  40bf10:	mov	w20, w1
  40bf14:	mov	x19, x0
  40bf18:	add	x0, x8, #0x8
  40bf1c:	mov	w2, #0x418                 	// #1048
  40bf20:	mov	w1, wzr
  40bf24:	bl	401fb0 <memset@plt>
  40bf28:	mov	x8, #0x20                  	// #32
  40bf2c:	movk	x8, #0x12, lsl #32
  40bf30:	movk	x8, #0x1, lsl #48
  40bf34:	movi	v0.2d, #0x0
  40bf38:	mov	x0, sp
  40bf3c:	mov	w1, wzr
  40bf40:	str	w20, [sp, #84]
  40bf44:	str	xzr, [sp, #48]
  40bf48:	str	x8, [sp, #64]
  40bf4c:	stp	q0, q0, [sp, #16]
  40bf50:	str	q0, [sp]
  40bf54:	bl	40e4dc <ferror@plt+0xc14c>
  40bf58:	tbnz	w0, #31, 40bfe4 <ferror@plt+0x9c54>
  40bf5c:	add	x0, sp, #0x40
  40bf60:	mov	w1, #0x420                 	// #1056
  40bf64:	mov	w2, #0x1d                  	// #29
  40bf68:	mov	w3, #0x9                   	// #9
  40bf6c:	bl	40ffe8 <ferror@plt+0xdc58>
  40bf70:	cbz	x19, 40bfac <ferror@plt+0x9c1c>
  40bf74:	mov	x0, x19
  40bf78:	bl	409afc <ferror@plt+0x776c>
  40bf7c:	cmp	w0, #0x0
  40bf80:	mov	w8, #0x35                  	// #53
  40bf84:	mov	w9, #0x3                   	// #3
  40bf88:	mov	x0, x19
  40bf8c:	csel	w20, w9, w8, eq  // eq = none
  40bf90:	bl	401de0 <strlen@plt>
  40bf94:	add	w4, w0, #0x1
  40bf98:	add	x0, sp, #0x40
  40bf9c:	mov	w1, #0x420                 	// #1056
  40bfa0:	mov	w2, w20
  40bfa4:	mov	x3, x19
  40bfa8:	bl	40fe60 <ferror@plt+0xdad0>
  40bfac:	mov	x0, sp
  40bfb0:	add	x1, sp, #0x40
  40bfb4:	add	x2, x29, #0x18
  40bfb8:	bl	40f934 <ferror@plt+0xd5a4>
  40bfbc:	tbnz	w0, #31, 40bfec <ferror@plt+0x9c5c>
  40bfc0:	ldr	x0, [x29, #24]
  40bfc4:	bl	40b968 <ferror@plt+0x95d8>
  40bfc8:	ldr	x8, [x29, #24]
  40bfcc:	mov	w19, w0
  40bfd0:	cbnz	w0, 40bfd8 <ferror@plt+0x9c48>
  40bfd4:	ldr	w19, [x8, #20]
  40bfd8:	mov	x0, x8
  40bfdc:	bl	402140 <free@plt>
  40bfe0:	b	40bff0 <ferror@plt+0x9c60>
  40bfe4:	mov	w19, wzr
  40bfe8:	b	40bff8 <ferror@plt+0x9c68>
  40bfec:	mov	w19, wzr
  40bff0:	mov	x0, sp
  40bff4:	bl	40e30c <ferror@plt+0xbf7c>
  40bff8:	mov	w0, w19
  40bffc:	add	sp, sp, #0x460
  40c000:	ldp	x20, x19, [sp, #32]
  40c004:	ldr	x28, [sp, #16]
  40c008:	ldp	x29, x30, [sp], #48
  40c00c:	ret
  40c010:	cbz	w0, 40c03c <ferror@plt+0x9cac>
  40c014:	adrp	x9, 424000 <ferror@plt+0x21c70>
  40c018:	and	w8, w0, #0x3ff
  40c01c:	add	x9, x9, #0xe38
  40c020:	ldr	x8, [x9, w8, uxtw #3]
  40c024:	cbz	x8, 40c03c <ferror@plt+0x9cac>
  40c028:	ldr	w9, [x8, #36]
  40c02c:	cmp	w9, w0
  40c030:	b.eq	40c044 <ferror@plt+0x9cb4>  // b.none
  40c034:	ldr	x8, [x8]
  40c038:	cbnz	x8, 40c028 <ferror@plt+0x9c98>
  40c03c:	mov	w0, #0xffffffff            	// #-1
  40c040:	ret
  40c044:	ldrh	w0, [x8, #40]
  40c048:	ret
  40c04c:	cbz	w0, 40c084 <ferror@plt+0x9cf4>
  40c050:	adrp	x9, 424000 <ferror@plt+0x21c70>
  40c054:	and	w8, w0, #0x3ff
  40c058:	add	x9, x9, #0xe38
  40c05c:	ldr	x8, [x9, w8, uxtw #3]
  40c060:	cbz	x8, 40c078 <ferror@plt+0x9ce8>
  40c064:	ldr	w9, [x8, #36]
  40c068:	cmp	w9, w0
  40c06c:	b.eq	40c080 <ferror@plt+0x9cf0>  // b.none
  40c070:	ldr	x8, [x8]
  40c074:	cbnz	x8, 40c064 <ferror@plt+0x9cd4>
  40c078:	mov	w0, #0xffffffff            	// #-1
  40c07c:	ret
  40c080:	ldr	w0, [x8, #32]
  40c084:	ret
  40c088:	sub	sp, sp, #0x30
  40c08c:	stp	x29, x30, [sp, #16]
  40c090:	stp	x20, x19, [sp, #32]
  40c094:	add	x29, sp, #0x10
  40c098:	cbz	x0, 40c0fc <ferror@plt+0x9d6c>
  40c09c:	ldrb	w8, [x0]
  40c0a0:	mov	x19, x0
  40c0a4:	cbz	w8, 40c10c <ferror@plt+0x9d7c>
  40c0a8:	add	x9, x19, #0x1
  40c0ac:	mov	w10, #0x1505                	// #5381
  40c0b0:	add	w10, w10, w10, lsl #5
  40c0b4:	add	w10, w10, w8, uxtb
  40c0b8:	ldrb	w8, [x9], #1
  40c0bc:	cbnz	w8, 40c0b0 <ferror@plt+0x9d20>
  40c0c0:	and	w8, w10, #0x3ff
  40c0c4:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x1c98>
  40c0c8:	add	x9, x9, #0xe38
  40c0cc:	ldr	x20, [x9, x8, lsl #3]
  40c0d0:	cbz	x20, 40c0ec <ferror@plt+0x9d5c>
  40c0d4:	add	x0, x20, #0x30
  40c0d8:	mov	x1, x19
  40c0dc:	bl	4020d0 <strcmp@plt>
  40c0e0:	cbz	w0, 40c124 <ferror@plt+0x9d94>
  40c0e4:	ldr	x20, [x20]
  40c0e8:	cbnz	x20, 40c0d4 <ferror@plt+0x9d44>
  40c0ec:	mov	x0, x19
  40c0f0:	mov	w1, wzr
  40c0f4:	bl	40bef8 <ferror@plt+0x9b68>
  40c0f8:	cbz	w0, 40c138 <ferror@plt+0x9da8>
  40c0fc:	ldp	x20, x19, [sp, #32]
  40c100:	ldp	x29, x30, [sp, #16]
  40c104:	add	sp, sp, #0x30
  40c108:	ret
  40c10c:	mov	w8, #0x105                 	// #261
  40c110:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x1c98>
  40c114:	add	x9, x9, #0xe38
  40c118:	ldr	x20, [x9, x8, lsl #3]
  40c11c:	cbnz	x20, 40c0d4 <ferror@plt+0x9d44>
  40c120:	b	40c0ec <ferror@plt+0x9d5c>
  40c124:	ldr	w0, [x20, #20]
  40c128:	ldp	x20, x19, [sp, #32]
  40c12c:	ldp	x29, x30, [sp, #16]
  40c130:	add	sp, sp, #0x30
  40c134:	ret
  40c138:	mov	x0, x19
  40c13c:	bl	402270 <if_nametoindex@plt>
  40c140:	cbnz	w0, 40c0fc <ferror@plt+0x9d6c>
  40c144:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40c148:	add	x1, x1, #0x689
  40c14c:	sub	x2, x29, #0x4
  40c150:	mov	x0, x19
  40c154:	bl	4022a0 <__isoc99_sscanf@plt>
  40c158:	ldur	w8, [x29, #-4]
  40c15c:	cmp	w0, #0x1
  40c160:	csel	w0, w8, wzr, eq  // eq = none
  40c164:	ldp	x20, x19, [sp, #32]
  40c168:	ldp	x29, x30, [sp, #16]
  40c16c:	add	sp, sp, #0x30
  40c170:	ret
  40c174:	adrp	x10, 424000 <ferror@plt+0x21c70>
  40c178:	and	w9, w0, #0x3ff
  40c17c:	add	x10, x10, #0xe38
  40c180:	mov	w8, w0
  40c184:	ldr	x0, [x10, w9, uxtw #3]
  40c188:	cbz	x0, 40c1a4 <ferror@plt+0x9e14>
  40c18c:	ldr	w10, [x0, #36]
  40c190:	ldr	x9, [x0]
  40c194:	cmp	w10, w8
  40c198:	b.eq	40c1a8 <ferror@plt+0x9e18>  // b.none
  40c19c:	mov	x0, x9
  40c1a0:	cbnz	x9, 40c18c <ferror@plt+0x9dfc>
  40c1a4:	ret
  40c1a8:	ldr	x8, [x0, #8]
  40c1ac:	str	x9, [x8]
  40c1b0:	cbz	x9, 40c1b8 <ferror@plt+0x9e28>
  40c1b4:	str	x8, [x9, #8]
  40c1b8:	ldp	x8, x9, [x0, #16]
  40c1bc:	str	x8, [x9]
  40c1c0:	cbz	x8, 40c1c8 <ferror@plt+0x9e38>
  40c1c4:	str	x9, [x8, #8]
  40c1c8:	b	402140 <free@plt>
  40c1cc:	stp	x29, x30, [sp, #-32]!
  40c1d0:	stp	x20, x19, [sp, #16]
  40c1d4:	adrp	x20, 424000 <ferror@plt+0x21c70>
  40c1d8:	ldrb	w8, [x20, #3632]
  40c1dc:	mov	x29, sp
  40c1e0:	tbnz	w8, #0, 40c218 <ferror@plt+0x9e88>
  40c1e4:	mov	w1, wzr
  40c1e8:	mov	x19, x0
  40c1ec:	bl	40e9f4 <ferror@plt+0xc664>
  40c1f0:	tbnz	w0, #31, 40c224 <ferror@plt+0x9e94>
  40c1f4:	adrp	x1, 423000 <ferror@plt+0x20c70>
  40c1f8:	ldr	x1, [x1, #4008]
  40c1fc:	mov	x0, x19
  40c200:	mov	x2, xzr
  40c204:	mov	w3, wzr
  40c208:	bl	40ef74 <ferror@plt+0xcbe4>
  40c20c:	tbnz	w0, #31, 40c238 <ferror@plt+0x9ea8>
  40c210:	mov	w8, #0x1                   	// #1
  40c214:	strb	w8, [x20, #3632]
  40c218:	ldp	x20, x19, [sp, #16]
  40c21c:	ldp	x29, x30, [sp], #32
  40c220:	ret
  40c224:	adrp	x0, 411000 <ferror@plt+0xec70>
  40c228:	add	x0, x0, #0x220
  40c22c:	bl	401e10 <perror@plt>
  40c230:	mov	w0, #0x1                   	// #1
  40c234:	bl	401df0 <exit@plt>
  40c238:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40c23c:	ldr	x8, [x8, #3992]
  40c240:	adrp	x0, 411000 <ferror@plt+0xec70>
  40c244:	add	x0, x0, #0x239
  40c248:	mov	w1, #0x10                  	// #16
  40c24c:	ldr	x3, [x8]
  40c250:	mov	w2, #0x1                   	// #1
  40c254:	bl	4021b0 <fwrite@plt>
  40c258:	mov	w0, #0x1                   	// #1
  40c25c:	bl	401df0 <exit@plt>
  40c260:	stp	x29, x30, [sp, #-48]!
  40c264:	stp	x22, x21, [sp, #16]
  40c268:	mov	x22, x0
  40c26c:	mov	x0, x1
  40c270:	stp	x20, x19, [sp, #32]
  40c274:	mov	x29, sp
  40c278:	mov	x21, x2
  40c27c:	mov	x20, x1
  40c280:	bl	401de0 <strlen@plt>
  40c284:	add	x0, x0, #0x41
  40c288:	bl	401f50 <malloc@plt>
  40c28c:	mov	x19, x0
  40c290:	cbz	x0, 40c364 <ferror@plt+0x9fd4>
  40c294:	ldr	w8, [x22, #4]
  40c298:	add	x0, x19, #0x40
  40c29c:	mov	x1, x20
  40c2a0:	str	w8, [x19, #36]
  40c2a4:	bl	4021e0 <strcpy@plt>
  40c2a8:	ldrh	w8, [x22, #2]
  40c2ac:	strh	w8, [x19, #40]
  40c2b0:	ldr	w8, [x22, #8]
  40c2b4:	str	w8, [x19, #32]
  40c2b8:	cbz	x21, 40c2fc <ferror@plt+0x9f6c>
  40c2bc:	ldr	x9, [x21, #56]
  40c2c0:	add	x8, x19, #0x30
  40c2c4:	add	x10, x21, #0x30
  40c2c8:	str	x8, [x21, #56]
  40c2cc:	stp	x10, x9, [x19, #48]
  40c2d0:	str	x8, [x9]
  40c2d4:	ldrb	w8, [x20]
  40c2d8:	cbz	w8, 40c338 <ferror@plt+0x9fa8>
  40c2dc:	add	x9, x20, #0x1
  40c2e0:	mov	w10, #0x1505                	// #5381
  40c2e4:	add	w10, w10, w10, lsl #5
  40c2e8:	add	w10, w10, w8, uxtb
  40c2ec:	ldrb	w8, [x9], #1
  40c2f0:	cbnz	w8, 40c2e4 <ferror@plt+0x9f54>
  40c2f4:	and	w8, w10, #0x3ff
  40c2f8:	b	40c33c <ferror@plt+0x9fac>
  40c2fc:	ldr	w8, [x22, #4]
  40c300:	adrp	x9, 424000 <ferror@plt+0x21c70>
  40c304:	add	x9, x9, #0xe38
  40c308:	and	x8, x8, #0x3ff
  40c30c:	add	x8, x9, x8, lsl #3
  40c310:	ldr	x9, [x8]
  40c314:	str	x9, [x19]
  40c318:	cbz	x9, 40c320 <ferror@plt+0x9f90>
  40c31c:	str	x19, [x9, #8]
  40c320:	str	x19, [x8]
  40c324:	str	x8, [x19, #8]
  40c328:	add	x8, x19, #0x30
  40c32c:	stp	x8, x8, [x19, #48]
  40c330:	ldrb	w8, [x20]
  40c334:	cbnz	w8, 40c2dc <ferror@plt+0x9f4c>
  40c338:	mov	w8, #0x105                 	// #261
  40c33c:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x1c98>
  40c340:	add	x9, x9, #0xe38
  40c344:	add	x8, x9, x8, lsl #3
  40c348:	ldr	x10, [x8]
  40c34c:	mov	x9, x19
  40c350:	str	x10, [x9, #16]!
  40c354:	cbz	x10, 40c35c <ferror@plt+0x9fcc>
  40c358:	str	x9, [x10, #8]
  40c35c:	str	x9, [x8]
  40c360:	str	x8, [x19, #24]
  40c364:	mov	x0, x19
  40c368:	ldp	x20, x19, [sp, #32]
  40c36c:	ldp	x22, x21, [sp, #16]
  40c370:	ldp	x29, x30, [sp], #48
  40c374:	ret
  40c378:	stp	x29, x30, [sp, #-80]!
  40c37c:	stp	x22, x21, [sp, #48]
  40c380:	stp	x20, x19, [sp, #64]
  40c384:	mov	w19, w4
  40c388:	mov	x20, x3
  40c38c:	mov	w22, w1
  40c390:	cmp	w1, #0x10
  40c394:	mov	x21, x0
  40c398:	stp	x26, x25, [sp, #16]
  40c39c:	stp	x24, x23, [sp, #32]
  40c3a0:	mov	x29, sp
  40c3a4:	b.eq	40c3d8 <ferror@plt+0xa048>  // b.none
  40c3a8:	cmp	w22, #0x4
  40c3ac:	b.ne	40c410 <ferror@plt+0xa080>  // b.any
  40c3b0:	sub	w8, w2, #0x300
  40c3b4:	cmp	w8, #0xa
  40c3b8:	b.hi	40c410 <ferror@plt+0xa080>  // b.pmore
  40c3bc:	mov	w9, #0x1                   	// #1
  40c3c0:	lsl	w8, w9, w8
  40c3c4:	mov	w9, #0x501                 	// #1281
  40c3c8:	tst	w8, w9
  40c3cc:	b.eq	40c410 <ferror@plt+0xa080>  // b.none
  40c3d0:	mov	w0, #0x2                   	// #2
  40c3d4:	b	40c3ec <ferror@plt+0xa05c>
  40c3d8:	cmp	w2, #0x337
  40c3dc:	b.eq	40c3e8 <ferror@plt+0xa058>  // b.none
  40c3e0:	cmp	w2, #0x301
  40c3e4:	b.ne	40c410 <ferror@plt+0xa080>  // b.any
  40c3e8:	mov	w0, #0xa                   	// #10
  40c3ec:	mov	x1, x21
  40c3f0:	mov	x2, x20
  40c3f4:	mov	w3, w19
  40c3f8:	ldp	x20, x19, [sp, #64]
  40c3fc:	ldp	x22, x21, [sp, #48]
  40c400:	ldp	x24, x23, [sp, #32]
  40c404:	ldp	x26, x25, [sp, #16]
  40c408:	ldp	x29, x30, [sp], #80
  40c40c:	b	402380 <inet_ntop@plt>
  40c410:	ldrb	w3, [x21]
  40c414:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40c418:	sxtw	x1, w19
  40c41c:	add	x2, x2, #0x691
  40c420:	mov	x0, x20
  40c424:	bl	401ef0 <snprintf@plt>
  40c428:	cmp	w22, #0x2
  40c42c:	b.lt	40c480 <ferror@plt+0xa0f0>  // b.tstop
  40c430:	cmp	w19, #0x3
  40c434:	b.lt	40c480 <ferror@plt+0xa0f0>  // b.tstop
  40c438:	mov	w23, w22
  40c43c:	adrp	x22, 412000 <ferror@plt+0xfc70>
  40c440:	sub	w24, w19, #0x2
  40c444:	mov	w25, #0x2                   	// #2
  40c448:	mov	w26, #0x1                   	// #1
  40c44c:	add	x22, x22, #0x690
  40c450:	ldrb	w3, [x21, x26]
  40c454:	add	x0, x20, x25
  40c458:	sxtw	x1, w24
  40c45c:	mov	x2, x22
  40c460:	bl	401ef0 <snprintf@plt>
  40c464:	add	x26, x26, #0x1
  40c468:	cmp	x26, x23
  40c46c:	b.cs	40c480 <ferror@plt+0xa0f0>  // b.hs, b.nlast
  40c470:	add	x25, x25, #0x3
  40c474:	cmp	w25, w19
  40c478:	sub	w24, w24, #0x3
  40c47c:	b.lt	40c450 <ferror@plt+0xa0c0>  // b.tstop
  40c480:	mov	x0, x20
  40c484:	ldp	x20, x19, [sp, #64]
  40c488:	ldp	x22, x21, [sp, #48]
  40c48c:	ldp	x24, x23, [sp, #32]
  40c490:	ldp	x26, x25, [sp, #16]
  40c494:	ldp	x29, x30, [sp], #80
  40c498:	ret
  40c49c:	sub	sp, sp, #0x160
  40c4a0:	stp	x22, x21, [sp, #320]
  40c4a4:	stp	x20, x19, [sp, #336]
  40c4a8:	mov	w21, w1
  40c4ac:	mov	x20, x0
  40c4b0:	mov	w1, #0x2e                  	// #46
  40c4b4:	mov	x0, x2
  40c4b8:	stp	x29, x30, [sp, #272]
  40c4bc:	str	x28, [sp, #288]
  40c4c0:	stp	x24, x23, [sp, #304]
  40c4c4:	add	x29, sp, #0x110
  40c4c8:	mov	x19, x2
  40c4cc:	bl	402190 <strchr@plt>
  40c4d0:	cbz	x0, 40c4f8 <ferror@plt+0xa168>
  40c4d4:	add	x0, sp, #0x8
  40c4d8:	mov	w2, #0x2                   	// #2
  40c4dc:	mov	x1, x19
  40c4e0:	bl	4090d4 <ferror@plt+0x6d44>
  40c4e4:	cbnz	w0, 40c57c <ferror@plt+0xa1ec>
  40c4e8:	cmp	w21, #0x4
  40c4ec:	b.ge	40c56c <ferror@plt+0xa1dc>  // b.tcont
  40c4f0:	mov	w0, #0xffffffff            	// #-1
  40c4f4:	b	40c5a8 <ferror@plt+0xa218>
  40c4f8:	cmp	w21, #0x1
  40c4fc:	b.lt	40c5a0 <ferror@plt+0xa210>  // b.tstop
  40c500:	mov	w24, w21
  40c504:	adrp	x21, 411000 <ferror@plt+0xec70>
  40c508:	mov	x23, xzr
  40c50c:	add	x21, x21, #0x5d7
  40c510:	mov	w1, #0x3a                  	// #58
  40c514:	mov	x0, x19
  40c518:	bl	402190 <strchr@plt>
  40c51c:	mov	x22, x0
  40c520:	cbz	x0, 40c528 <ferror@plt+0xa198>
  40c524:	strb	wzr, [x22], #1
  40c528:	add	x2, sp, #0x8
  40c52c:	mov	x0, x19
  40c530:	mov	x1, x21
  40c534:	bl	4022a0 <__isoc99_sscanf@plt>
  40c538:	cmp	w0, #0x1
  40c53c:	b.ne	40c57c <ferror@plt+0xa1ec>  // b.any
  40c540:	ldr	w8, [sp, #8]
  40c544:	cmp	w8, #0xff
  40c548:	b.hi	40c57c <ferror@plt+0xa1ec>  // b.pmore
  40c54c:	strb	w8, [x20, x23]
  40c550:	cbz	x22, 40c5a4 <ferror@plt+0xa214>
  40c554:	add	x23, x23, #0x1
  40c558:	cmp	x24, x23
  40c55c:	mov	x19, x22
  40c560:	b.ne	40c510 <ferror@plt+0xa180>  // b.any
  40c564:	mov	w23, w24
  40c568:	b	40c5a4 <ferror@plt+0xa214>
  40c56c:	ldr	w8, [sp, #16]
  40c570:	mov	w0, #0x4                   	// #4
  40c574:	str	w8, [x20]
  40c578:	b	40c5a8 <ferror@plt+0xa218>
  40c57c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40c580:	ldr	x8, [x8, #3992]
  40c584:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40c588:	add	x1, x1, #0x696
  40c58c:	mov	x2, x19
  40c590:	ldr	x0, [x8]
  40c594:	bl	402360 <fprintf@plt>
  40c598:	mov	w0, #0xffffffff            	// #-1
  40c59c:	b	40c5a8 <ferror@plt+0xa218>
  40c5a0:	mov	w23, wzr
  40c5a4:	add	w0, w23, #0x1
  40c5a8:	ldp	x20, x19, [sp, #336]
  40c5ac:	ldp	x22, x21, [sp, #320]
  40c5b0:	ldp	x24, x23, [sp, #304]
  40c5b4:	ldr	x28, [sp, #288]
  40c5b8:	ldp	x29, x30, [sp, #272]
  40c5bc:	add	sp, sp, #0x160
  40c5c0:	ret
  40c5c4:	stp	x29, x30, [sp, #-96]!
  40c5c8:	stp	x28, x27, [sp, #16]
  40c5cc:	stp	x26, x25, [sp, #32]
  40c5d0:	stp	x24, x23, [sp, #48]
  40c5d4:	stp	x22, x21, [sp, #64]
  40c5d8:	stp	x20, x19, [sp, #80]
  40c5dc:	mov	x29, sp
  40c5e0:	sub	sp, sp, #0x3, lsl #12
  40c5e4:	sub	sp, sp, #0x180
  40c5e8:	mov	x19, x0
  40c5ec:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40c5f0:	adrp	x3, 412000 <ferror@plt+0xfc70>
  40c5f4:	add	x2, x2, #0x24d
  40c5f8:	add	x3, x3, #0x6af
  40c5fc:	add	x0, sp, #0x74
  40c600:	mov	w1, #0x1000                	// #4096
  40c604:	mov	x4, x19
  40c608:	bl	401ef0 <snprintf@plt>
  40c60c:	add	x0, sp, #0x74
  40c610:	mov	w1, #0x80000               	// #524288
  40c614:	bl	402240 <open64@plt>
  40c618:	tbnz	w0, #31, 40c840 <ferror@plt+0xa4b0>
  40c61c:	mov	w1, #0x40000000            	// #1073741824
  40c620:	mov	w20, w0
  40c624:	bl	402200 <setns@plt>
  40c628:	tbnz	w0, #31, 40c878 <ferror@plt+0xa4e8>
  40c62c:	mov	w0, w20
  40c630:	bl	402060 <close@plt>
  40c634:	mov	w0, #0x20000               	// #131072
  40c638:	bl	401ee0 <unshare@plt>
  40c63c:	tbnz	w0, #31, 40c8b8 <ferror@plt+0xa528>
  40c640:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40c644:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40c648:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40c64c:	mov	w3, #0x4000                	// #16384
  40c650:	add	x0, x0, #0xd06
  40c654:	add	x1, x1, #0x729
  40c658:	add	x2, x2, #0x72b
  40c65c:	movk	w3, #0x8, lsl #16
  40c660:	mov	x4, xzr
  40c664:	bl	401e00 <mount@plt>
  40c668:	cbnz	w0, 40c8e0 <ferror@plt+0xa550>
  40c66c:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40c670:	add	x0, x0, #0x754
  40c674:	mov	w1, #0x2                   	// #2
  40c678:	bl	401f00 <umount2@plt>
  40c67c:	tbz	w0, #31, 40c694 <ferror@plt+0xa304>
  40c680:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40c684:	add	x0, x0, #0x754
  40c688:	mov	x1, sp
  40c68c:	bl	402130 <statvfs64@plt>
  40c690:	cbz	w0, 40c834 <ferror@plt+0xa4a4>
  40c694:	mov	x3, xzr
  40c698:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40c69c:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40c6a0:	add	x1, x1, #0x754
  40c6a4:	add	x2, x2, #0x759
  40c6a8:	mov	x0, x19
  40c6ac:	mov	x4, xzr
  40c6b0:	bl	401e00 <mount@plt>
  40c6b4:	tbnz	w0, #31, 40c908 <ferror@plt+0xa578>
  40c6b8:	mov	x0, x19
  40c6bc:	bl	401de0 <strlen@plt>
  40c6c0:	cmp	x0, #0xfe
  40c6c4:	b.hi	40c80c <ferror@plt+0xa47c>  // b.pmore
  40c6c8:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40c6cc:	adrp	x3, 412000 <ferror@plt+0xfc70>
  40c6d0:	add	x0, sp, #0x3, lsl #12
  40c6d4:	add	x2, x2, #0x24d
  40c6d8:	add	x3, x3, #0x77c
  40c6dc:	add	x0, x0, #0x74
  40c6e0:	mov	w1, #0x10a                 	// #266
  40c6e4:	mov	x4, x19
  40c6e8:	bl	401ef0 <snprintf@plt>
  40c6ec:	add	x0, sp, #0x3, lsl #12
  40c6f0:	add	x0, x0, #0x74
  40c6f4:	bl	401eb0 <opendir@plt>
  40c6f8:	cbz	x0, 40c80c <ferror@plt+0xa47c>
  40c6fc:	mov	x19, x0
  40c700:	bl	402160 <readdir64@plt>
  40c704:	cbz	x0, 40c804 <ferror@plt+0xa474>
  40c708:	adrp	x27, 423000 <ferror@plt+0x20c70>
  40c70c:	ldr	x27, [x27, #3992]
  40c710:	adrp	x20, 412000 <ferror@plt+0xfc70>
  40c714:	adrp	x21, 412000 <ferror@plt+0xfc70>
  40c718:	adrp	x22, 412000 <ferror@plt+0xfc70>
  40c71c:	adrp	x23, 412000 <ferror@plt+0xfc70>
  40c720:	adrp	x24, 412000 <ferror@plt+0xfc70>
  40c724:	adrp	x25, 412000 <ferror@plt+0xfc70>
  40c728:	add	x20, x20, #0x77a
  40c72c:	add	x21, x21, #0x779
  40c730:	add	x22, x22, #0x24d
  40c734:	add	x23, x23, #0x787
  40c738:	add	x24, x24, #0x72b
  40c73c:	add	x25, x25, #0x78f
  40c740:	b	40c750 <ferror@plt+0xa3c0>
  40c744:	mov	x0, x19
  40c748:	bl	402160 <readdir64@plt>
  40c74c:	cbz	x0, 40c804 <ferror@plt+0xa474>
  40c750:	add	x26, x0, #0x13
  40c754:	mov	x0, x26
  40c758:	mov	x1, x20
  40c75c:	bl	4020d0 <strcmp@plt>
  40c760:	cbz	w0, 40c744 <ferror@plt+0xa3b4>
  40c764:	mov	x0, x26
  40c768:	mov	x1, x21
  40c76c:	bl	4020d0 <strcmp@plt>
  40c770:	cbz	w0, 40c744 <ferror@plt+0xa3b4>
  40c774:	add	x0, sp, #0x2, lsl #12
  40c778:	add	x3, sp, #0x3, lsl #12
  40c77c:	add	x0, x0, #0x74
  40c780:	add	x3, x3, #0x74
  40c784:	mov	w1, #0x1000                	// #4096
  40c788:	mov	x2, x22
  40c78c:	mov	x4, x26
  40c790:	bl	401ef0 <snprintf@plt>
  40c794:	add	x0, sp, #0x1, lsl #12
  40c798:	add	x0, x0, #0x74
  40c79c:	mov	w1, #0x1000                	// #4096
  40c7a0:	mov	x2, x23
  40c7a4:	mov	x3, x26
  40c7a8:	bl	401ef0 <snprintf@plt>
  40c7ac:	add	x0, sp, #0x2, lsl #12
  40c7b0:	add	x1, sp, #0x1, lsl #12
  40c7b4:	add	x0, x0, #0x74
  40c7b8:	add	x1, x1, #0x74
  40c7bc:	mov	w3, #0x1000                	// #4096
  40c7c0:	mov	x2, x24
  40c7c4:	mov	x4, xzr
  40c7c8:	bl	401e00 <mount@plt>
  40c7cc:	tbz	w0, #31, 40c744 <ferror@plt+0xa3b4>
  40c7d0:	ldr	x26, [x27]
  40c7d4:	bl	402300 <__errno_location@plt>
  40c7d8:	ldr	w0, [x0]
  40c7dc:	bl	402050 <strerror@plt>
  40c7e0:	add	x2, sp, #0x2, lsl #12
  40c7e4:	add	x3, sp, #0x1, lsl #12
  40c7e8:	mov	x4, x0
  40c7ec:	add	x2, x2, #0x74
  40c7f0:	add	x3, x3, #0x74
  40c7f4:	mov	x0, x26
  40c7f8:	mov	x1, x25
  40c7fc:	bl	402360 <fprintf@plt>
  40c800:	b	40c744 <ferror@plt+0xa3b4>
  40c804:	mov	x0, x19
  40c808:	bl	402040 <closedir@plt>
  40c80c:	mov	w0, wzr
  40c810:	add	sp, sp, #0x3, lsl #12
  40c814:	add	sp, sp, #0x180
  40c818:	ldp	x20, x19, [sp, #80]
  40c81c:	ldp	x22, x21, [sp, #64]
  40c820:	ldp	x24, x23, [sp, #48]
  40c824:	ldp	x26, x25, [sp, #32]
  40c828:	ldp	x28, x27, [sp, #16]
  40c82c:	ldp	x29, x30, [sp], #96
  40c830:	ret
  40c834:	ldr	x8, [sp, #72]
  40c838:	and	x3, x8, #0x1
  40c83c:	b	40c698 <ferror@plt+0xa308>
  40c840:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40c844:	ldr	x8, [x8, #3992]
  40c848:	ldr	x20, [x8]
  40c84c:	bl	402300 <__errno_location@plt>
  40c850:	ldr	w0, [x0]
  40c854:	bl	402050 <strerror@plt>
  40c858:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40c85c:	mov	x3, x0
  40c860:	add	x1, x1, #0x6be
  40c864:	mov	x0, x20
  40c868:	mov	x2, x19
  40c86c:	bl	402360 <fprintf@plt>
  40c870:	mov	w0, #0xffffffff            	// #-1
  40c874:	b	40c810 <ferror@plt+0xa480>
  40c878:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40c87c:	ldr	x8, [x8, #3992]
  40c880:	ldr	x21, [x8]
  40c884:	bl	402300 <__errno_location@plt>
  40c888:	ldr	w0, [x0]
  40c88c:	bl	402050 <strerror@plt>
  40c890:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40c894:	mov	x3, x0
  40c898:	add	x1, x1, #0x6e6
  40c89c:	mov	x0, x21
  40c8a0:	mov	x2, x19
  40c8a4:	bl	402360 <fprintf@plt>
  40c8a8:	mov	w0, w20
  40c8ac:	bl	402060 <close@plt>
  40c8b0:	mov	w0, #0xffffffff            	// #-1
  40c8b4:	b	40c810 <ferror@plt+0xa480>
  40c8b8:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40c8bc:	ldr	x8, [x8, #3992]
  40c8c0:	ldr	x19, [x8]
  40c8c4:	bl	402300 <__errno_location@plt>
  40c8c8:	ldr	w0, [x0]
  40c8cc:	bl	402050 <strerror@plt>
  40c8d0:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40c8d4:	mov	x2, x0
  40c8d8:	add	x1, x1, #0x715
  40c8dc:	b	40c92c <ferror@plt+0xa59c>
  40c8e0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40c8e4:	ldr	x8, [x8, #3992]
  40c8e8:	ldr	x19, [x8]
  40c8ec:	bl	402300 <__errno_location@plt>
  40c8f0:	ldr	w0, [x0]
  40c8f4:	bl	402050 <strerror@plt>
  40c8f8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40c8fc:	mov	x2, x0
  40c900:	add	x1, x1, #0x730
  40c904:	b	40c92c <ferror@plt+0xa59c>
  40c908:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40c90c:	ldr	x8, [x8, #3992]
  40c910:	ldr	x19, [x8]
  40c914:	bl	402300 <__errno_location@plt>
  40c918:	ldr	w0, [x0]
  40c91c:	bl	402050 <strerror@plt>
  40c920:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40c924:	mov	x2, x0
  40c928:	add	x1, x1, #0x75f
  40c92c:	mov	x0, x19
  40c930:	bl	402360 <fprintf@plt>
  40c934:	mov	w0, #0xffffffff            	// #-1
  40c938:	b	40c810 <ferror@plt+0xa480>
  40c93c:	stp	x29, x30, [sp, #-32]!
  40c940:	stp	x28, x19, [sp, #16]
  40c944:	mov	x29, sp
  40c948:	sub	sp, sp, #0x1, lsl #12
  40c94c:	mov	w1, #0x2f                  	// #47
  40c950:	mov	x19, x0
  40c954:	bl	402190 <strchr@plt>
  40c958:	cbnz	x0, 40c980 <ferror@plt+0xa5f0>
  40c95c:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40c960:	adrp	x3, 412000 <ferror@plt+0xfc70>
  40c964:	add	x2, x2, #0x24d
  40c968:	add	x3, x3, #0x6af
  40c96c:	mov	x0, sp
  40c970:	mov	w1, #0x1000                	// #4096
  40c974:	mov	x4, x19
  40c978:	bl	401ef0 <snprintf@plt>
  40c97c:	mov	x19, sp
  40c980:	mov	x0, x19
  40c984:	mov	w1, wzr
  40c988:	bl	402240 <open64@plt>
  40c98c:	add	sp, sp, #0x1, lsl #12
  40c990:	ldp	x28, x19, [sp, #16]
  40c994:	ldp	x29, x30, [sp], #32
  40c998:	ret
  40c99c:	stp	x29, x30, [sp, #-64]!
  40c9a0:	stp	x20, x19, [sp, #48]
  40c9a4:	mov	x20, x0
  40c9a8:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40c9ac:	add	x0, x0, #0x6af
  40c9b0:	stp	x24, x23, [sp, #16]
  40c9b4:	stp	x22, x21, [sp, #32]
  40c9b8:	mov	x29, sp
  40c9bc:	mov	x19, x1
  40c9c0:	bl	401eb0 <opendir@plt>
  40c9c4:	cbz	x0, 40ca38 <ferror@plt+0xa6a8>
  40c9c8:	mov	x21, x0
  40c9cc:	bl	402160 <readdir64@plt>
  40c9d0:	cbz	x0, 40ca28 <ferror@plt+0xa698>
  40c9d4:	adrp	x22, 412000 <ferror@plt+0xfc70>
  40c9d8:	adrp	x23, 412000 <ferror@plt+0xfc70>
  40c9dc:	add	x22, x22, #0x77a
  40c9e0:	add	x23, x23, #0x779
  40c9e4:	b	40c9f4 <ferror@plt+0xa664>
  40c9e8:	mov	x0, x21
  40c9ec:	bl	402160 <readdir64@plt>
  40c9f0:	cbz	x0, 40ca28 <ferror@plt+0xa698>
  40c9f4:	add	x24, x0, #0x13
  40c9f8:	mov	x0, x24
  40c9fc:	mov	x1, x22
  40ca00:	bl	4020d0 <strcmp@plt>
  40ca04:	cbz	w0, 40c9e8 <ferror@plt+0xa658>
  40ca08:	mov	x0, x24
  40ca0c:	mov	x1, x23
  40ca10:	bl	4020d0 <strcmp@plt>
  40ca14:	cbz	w0, 40c9e8 <ferror@plt+0xa658>
  40ca18:	mov	x0, x24
  40ca1c:	mov	x1, x19
  40ca20:	blr	x20
  40ca24:	cbz	w0, 40c9e8 <ferror@plt+0xa658>
  40ca28:	mov	x0, x21
  40ca2c:	bl	402040 <closedir@plt>
  40ca30:	mov	w0, wzr
  40ca34:	b	40ca3c <ferror@plt+0xa6ac>
  40ca38:	mov	w0, #0xffffffff            	// #-1
  40ca3c:	ldp	x20, x19, [sp, #48]
  40ca40:	ldp	x22, x21, [sp, #32]
  40ca44:	ldp	x24, x23, [sp, #16]
  40ca48:	ldp	x29, x30, [sp], #64
  40ca4c:	ret
  40ca50:	stp	x29, x30, [sp, #-32]!
  40ca54:	str	x19, [sp, #16]
  40ca58:	mov	x29, sp
  40ca5c:	cbz	w0, 40caa4 <ferror@plt+0xa714>
  40ca60:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40ca64:	ldr	x8, [x8, #4016]
  40ca68:	ldr	x0, [x8]
  40ca6c:	bl	40d91c <ferror@plt+0xb58c>
  40ca70:	adrp	x19, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40ca74:	str	x0, [x19, #3640]
  40ca78:	cbz	x0, 40cab0 <ferror@plt+0xa720>
  40ca7c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40ca80:	ldr	x8, [x8, #4056]
  40ca84:	ldr	w8, [x8]
  40ca88:	cbz	w8, 40ca98 <ferror@plt+0xa708>
  40ca8c:	mov	w1, #0x1                   	// #1
  40ca90:	bl	40d9b8 <ferror@plt+0xb628>
  40ca94:	ldr	x0, [x19, #3640]
  40ca98:	ldr	x19, [sp, #16]
  40ca9c:	ldp	x29, x30, [sp], #32
  40caa0:	b	40ddf8 <ferror@plt+0xba68>
  40caa4:	ldr	x19, [sp, #16]
  40caa8:	ldp	x29, x30, [sp], #32
  40caac:	ret
  40cab0:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40cab4:	add	x0, x0, #0x7c8
  40cab8:	bl	401e10 <perror@plt>
  40cabc:	mov	w0, #0x1                   	// #1
  40cac0:	bl	401df0 <exit@plt>
  40cac4:	stp	x29, x30, [sp, #-16]!
  40cac8:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cacc:	ldr	x0, [x8, #3640]
  40cad0:	mov	x29, sp
  40cad4:	cbz	x0, 40caec <ferror@plt+0xa75c>
  40cad8:	bl	40de64 <ferror@plt+0xbad4>
  40cadc:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cae0:	add	x0, x0, #0xe38
  40cae4:	ldp	x29, x30, [sp], #16
  40cae8:	b	40d950 <ferror@plt+0xb5c0>
  40caec:	ldp	x29, x30, [sp], #16
  40caf0:	ret
  40caf4:	stp	x29, x30, [sp, #-16]!
  40caf8:	mov	x29, sp
  40cafc:	cbz	w0, 40cb38 <ferror@plt+0xa7a8>
  40cb00:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40cb04:	ldr	x8, [x8, #4016]
  40cb08:	ldr	x0, [x8]
  40cb0c:	bl	40d91c <ferror@plt+0xb58c>
  40cb10:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cb14:	str	x0, [x8, #3640]
  40cb18:	cbz	x0, 40cb40 <ferror@plt+0xa7b0>
  40cb1c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40cb20:	ldr	x8, [x8, #4056]
  40cb24:	ldr	w8, [x8]
  40cb28:	cbz	w8, 40cb38 <ferror@plt+0xa7a8>
  40cb2c:	mov	w1, #0x1                   	// #1
  40cb30:	ldp	x29, x30, [sp], #16
  40cb34:	b	40d9b8 <ferror@plt+0xb628>
  40cb38:	ldp	x29, x30, [sp], #16
  40cb3c:	ret
  40cb40:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40cb44:	add	x0, x0, #0x7c8
  40cb48:	bl	401e10 <perror@plt>
  40cb4c:	mov	w0, #0x1                   	// #1
  40cb50:	bl	401df0 <exit@plt>
  40cb54:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cb58:	ldr	x8, [x8, #3640]
  40cb5c:	cbz	x8, 40cb6c <ferror@plt+0xa7dc>
  40cb60:	adrp	x0, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cb64:	add	x0, x0, #0xe38
  40cb68:	b	40d950 <ferror@plt+0xb5c0>
  40cb6c:	ret
  40cb70:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cb74:	ldr	x8, [x8, #3640]
  40cb78:	cmp	x8, #0x0
  40cb7c:	cset	w0, ne  // ne = any
  40cb80:	ret
  40cb84:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cb88:	ldr	x0, [x8, #3640]
  40cb8c:	ret
  40cb90:	stp	x29, x30, [sp, #-32]!
  40cb94:	str	x19, [sp, #16]
  40cb98:	adrp	x19, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cb9c:	ldr	x8, [x19, #3640]
  40cba0:	mov	x29, sp
  40cba4:	cbz	x8, 40cbcc <ferror@plt+0xa83c>
  40cba8:	mov	x1, x0
  40cbac:	cbz	x0, 40cbbc <ferror@plt+0xa82c>
  40cbb0:	mov	x0, x8
  40cbb4:	bl	40d9c4 <ferror@plt+0xb634>
  40cbb8:	ldr	x8, [x19, #3640]
  40cbbc:	ldr	x19, [sp, #16]
  40cbc0:	mov	x0, x8
  40cbc4:	ldp	x29, x30, [sp], #32
  40cbc8:	b	40dce0 <ferror@plt+0xb950>
  40cbcc:	ldr	x19, [sp, #16]
  40cbd0:	ldp	x29, x30, [sp], #32
  40cbd4:	ret
  40cbd8:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cbdc:	ldr	x0, [x8, #3640]
  40cbe0:	cbz	x0, 40cbe8 <ferror@plt+0xa858>
  40cbe4:	b	40dd30 <ferror@plt+0xb9a0>
  40cbe8:	ret
  40cbec:	stp	x29, x30, [sp, #-32]!
  40cbf0:	str	x19, [sp, #16]
  40cbf4:	adrp	x19, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cbf8:	ldr	x8, [x19, #3640]
  40cbfc:	tst	w0, #0x6
  40cc00:	mov	x29, sp
  40cc04:	b.eq	40cc2c <ferror@plt+0xa89c>  // b.none
  40cc08:	cbz	x8, 40cc30 <ferror@plt+0xa8a0>
  40cc0c:	cbz	x1, 40cc1c <ferror@plt+0xa88c>
  40cc10:	mov	x0, x8
  40cc14:	bl	40d9c4 <ferror@plt+0xb634>
  40cc18:	ldr	x8, [x19, #3640]
  40cc1c:	ldr	x19, [sp, #16]
  40cc20:	mov	x0, x8
  40cc24:	ldp	x29, x30, [sp], #32
  40cc28:	b	40ddf8 <ferror@plt+0xba68>
  40cc2c:	cbnz	x8, 40cc50 <ferror@plt+0xa8c0>
  40cc30:	mov	w8, #0x5                   	// #5
  40cc34:	tst	w0, w8
  40cc38:	b.eq	40cc50 <ferror@plt+0xa8c0>  // b.none
  40cc3c:	ldr	x19, [sp, #16]
  40cc40:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40cc44:	add	x0, x0, #0x2e9
  40cc48:	ldp	x29, x30, [sp], #32
  40cc4c:	b	4022e0 <printf@plt>
  40cc50:	ldr	x19, [sp, #16]
  40cc54:	ldp	x29, x30, [sp], #32
  40cc58:	ret
  40cc5c:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cc60:	ldr	x8, [x8, #3640]
  40cc64:	tst	w0, #0x6
  40cc68:	b.eq	40cc78 <ferror@plt+0xa8e8>  // b.none
  40cc6c:	cbz	x8, 40cc7c <ferror@plt+0xa8ec>
  40cc70:	mov	x0, x8
  40cc74:	b	40de64 <ferror@plt+0xbad4>
  40cc78:	cbnz	x8, 40cc94 <ferror@plt+0xa904>
  40cc7c:	mov	w8, #0x5                   	// #5
  40cc80:	tst	w0, w8
  40cc84:	b.eq	40cc94 <ferror@plt+0xa904>  // b.none
  40cc88:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40cc8c:	add	x0, x0, #0x2e9
  40cc90:	b	4022e0 <printf@plt>
  40cc94:	ret
  40cc98:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cc9c:	ldr	x8, [x8, #3640]
  40cca0:	tst	w0, #0x6
  40cca4:	b.eq	40ccc0 <ferror@plt+0xa930>  // b.none
  40cca8:	cbz	x8, 40ccc4 <ferror@plt+0xa934>
  40ccac:	mov	x0, x8
  40ccb0:	cbz	x2, 40ccec <ferror@plt+0xa95c>
  40ccb4:	mov	x1, x2
  40ccb8:	mov	w2, w4
  40ccbc:	b	40e1e8 <ferror@plt+0xbe58>
  40ccc0:	cbnz	x8, 40cce8 <ferror@plt+0xa958>
  40ccc4:	mov	w8, #0x5                   	// #5
  40ccc8:	tst	w0, w8
  40cccc:	b.eq	40cce8 <ferror@plt+0xa958>  // b.none
  40ccd0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40ccd4:	ldr	x8, [x8, #4016]
  40ccd8:	mov	x2, x3
  40ccdc:	mov	w3, w4
  40cce0:	ldr	x0, [x8]
  40cce4:	b	40d5d0 <ferror@plt+0xb240>
  40cce8:	ret
  40ccec:	mov	w1, w4
  40ccf0:	b	40df94 <ferror@plt+0xbc04>
  40ccf4:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40ccf8:	ldr	x8, [x8, #3640]
  40ccfc:	tst	w0, #0x6
  40cd00:	b.eq	40cd1c <ferror@plt+0xa98c>  // b.none
  40cd04:	cbz	x8, 40cd20 <ferror@plt+0xa990>
  40cd08:	mov	x0, x8
  40cd0c:	cbz	x2, 40cd48 <ferror@plt+0xa9b8>
  40cd10:	mov	x1, x2
  40cd14:	mov	x2, x4
  40cd18:	b	40e21c <ferror@plt+0xbe8c>
  40cd1c:	cbnz	x8, 40cd44 <ferror@plt+0xa9b4>
  40cd20:	mov	w8, #0x5                   	// #5
  40cd24:	tst	w0, w8
  40cd28:	b.eq	40cd44 <ferror@plt+0xa9b4>  // b.none
  40cd2c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40cd30:	ldr	x8, [x8, #4016]
  40cd34:	mov	x2, x3
  40cd38:	mov	x3, x4
  40cd3c:	ldr	x0, [x8]
  40cd40:	b	40d5d0 <ferror@plt+0xb240>
  40cd44:	ret
  40cd48:	mov	x1, x4
  40cd4c:	b	40dfa4 <ferror@plt+0xbc14>
  40cd50:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cd54:	ldr	x8, [x8, #3640]
  40cd58:	tst	w0, #0x6
  40cd5c:	b.eq	40cd78 <ferror@plt+0xa9e8>  // b.none
  40cd60:	cbz	x8, 40cd7c <ferror@plt+0xa9ec>
  40cd64:	mov	x0, x8
  40cd68:	cbz	x2, 40cda8 <ferror@plt+0xaa18>
  40cd6c:	mov	x1, x2
  40cd70:	mov	w2, w4
  40cd74:	b	40e118 <ferror@plt+0xbd88>
  40cd78:	cbnz	x8, 40cda4 <ferror@plt+0xaa14>
  40cd7c:	mov	w8, #0x5                   	// #5
  40cd80:	tst	w0, w8
  40cd84:	b.eq	40cda4 <ferror@plt+0xaa14>  // b.none
  40cd88:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40cd8c:	ldr	x8, [x8, #4016]
  40cd90:	mov	x2, x3
  40cd94:	ldr	x0, [x8]
  40cd98:	and	w8, w4, #0xff
  40cd9c:	mov	w3, w8
  40cda0:	b	40d5d0 <ferror@plt+0xb240>
  40cda4:	ret
  40cda8:	mov	w1, w4
  40cdac:	b	40df24 <ferror@plt+0xbb94>
  40cdb0:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cdb4:	ldr	x8, [x8, #3640]
  40cdb8:	tst	w0, #0x6
  40cdbc:	b.eq	40cdd8 <ferror@plt+0xaa48>  // b.none
  40cdc0:	cbz	x8, 40cddc <ferror@plt+0xaa4c>
  40cdc4:	mov	x0, x8
  40cdc8:	cbz	x2, 40ce08 <ferror@plt+0xaa78>
  40cdcc:	mov	x1, x2
  40cdd0:	mov	w2, w4
  40cdd4:	b	40e14c <ferror@plt+0xbdbc>
  40cdd8:	cbnz	x8, 40ce04 <ferror@plt+0xaa74>
  40cddc:	mov	w8, #0x5                   	// #5
  40cde0:	tst	w0, w8
  40cde4:	b.eq	40ce04 <ferror@plt+0xaa74>  // b.none
  40cde8:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40cdec:	ldr	x8, [x8, #4016]
  40cdf0:	mov	x2, x3
  40cdf4:	ldr	x0, [x8]
  40cdf8:	and	w8, w4, #0xffff
  40cdfc:	mov	w3, w8
  40ce00:	b	40d5d0 <ferror@plt+0xb240>
  40ce04:	ret
  40ce08:	mov	w1, w4
  40ce0c:	b	40df34 <ferror@plt+0xbba4>
  40ce10:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40ce14:	ldr	x8, [x8, #3640]
  40ce18:	tst	w0, #0x6
  40ce1c:	b.eq	40ce38 <ferror@plt+0xaaa8>  // b.none
  40ce20:	cbz	x8, 40ce3c <ferror@plt+0xaaac>
  40ce24:	mov	x0, x8
  40ce28:	cbz	x2, 40ce64 <ferror@plt+0xaad4>
  40ce2c:	mov	x1, x2
  40ce30:	mov	w2, w4
  40ce34:	b	40e07c <ferror@plt+0xbcec>
  40ce38:	cbnz	x8, 40ce60 <ferror@plt+0xaad0>
  40ce3c:	mov	w8, #0x5                   	// #5
  40ce40:	tst	w0, w8
  40ce44:	b.eq	40ce60 <ferror@plt+0xaad0>  // b.none
  40ce48:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40ce4c:	ldr	x8, [x8, #4016]
  40ce50:	mov	x2, x3
  40ce54:	mov	w3, w4
  40ce58:	ldr	x0, [x8]
  40ce5c:	b	40d5d0 <ferror@plt+0xb240>
  40ce60:	ret
  40ce64:	mov	w1, w4
  40ce68:	b	40df44 <ferror@plt+0xbbb4>
  40ce6c:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40ce70:	ldr	x8, [x8, #3640]
  40ce74:	tst	w0, #0x6
  40ce78:	b.eq	40ce94 <ferror@plt+0xab04>  // b.none
  40ce7c:	cbz	x8, 40ce98 <ferror@plt+0xab08>
  40ce80:	mov	x0, x8
  40ce84:	cbz	x2, 40cec0 <ferror@plt+0xab30>
  40ce88:	mov	x1, x2
  40ce8c:	mov	x2, x4
  40ce90:	b	40e0b0 <ferror@plt+0xbd20>
  40ce94:	cbnz	x8, 40cebc <ferror@plt+0xab2c>
  40ce98:	mov	w8, #0x5                   	// #5
  40ce9c:	tst	w0, w8
  40cea0:	b.eq	40cebc <ferror@plt+0xab2c>  // b.none
  40cea4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40cea8:	ldr	x8, [x8, #4016]
  40ceac:	mov	x2, x3
  40ceb0:	mov	x3, x4
  40ceb4:	ldr	x0, [x8]
  40ceb8:	b	40d5d0 <ferror@plt+0xb240>
  40cebc:	ret
  40cec0:	mov	x1, x4
  40cec4:	b	40df54 <ferror@plt+0xbbc4>
  40cec8:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cecc:	ldr	x8, [x8, #3640]
  40ced0:	tst	w0, #0x6
  40ced4:	b.eq	40cef0 <ferror@plt+0xab60>  // b.none
  40ced8:	cbz	x8, 40cef4 <ferror@plt+0xab64>
  40cedc:	mov	x0, x8
  40cee0:	cbz	x2, 40cf1c <ferror@plt+0xab8c>
  40cee4:	mov	x1, x2
  40cee8:	mov	x2, x4
  40ceec:	b	40e180 <ferror@plt+0xbdf0>
  40cef0:	cbnz	x8, 40cf18 <ferror@plt+0xab88>
  40cef4:	mov	w8, #0x5                   	// #5
  40cef8:	tst	w0, w8
  40cefc:	b.eq	40cf18 <ferror@plt+0xab88>  // b.none
  40cf00:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40cf04:	ldr	x8, [x8, #4016]
  40cf08:	mov	x2, x3
  40cf0c:	mov	x3, x4
  40cf10:	ldr	x0, [x8]
  40cf14:	b	40d5d0 <ferror@plt+0xb240>
  40cf18:	ret
  40cf1c:	mov	x1, x4
  40cf20:	b	40df74 <ferror@plt+0xbbe4>
  40cf24:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cf28:	ldr	x8, [x8, #3640]
  40cf2c:	tst	w0, #0x6
  40cf30:	b.eq	40cf4c <ferror@plt+0xabbc>  // b.none
  40cf34:	cbz	x8, 40cf50 <ferror@plt+0xabc0>
  40cf38:	mov	x0, x8
  40cf3c:	cbz	x2, 40cf78 <ferror@plt+0xabe8>
  40cf40:	mov	x1, x2
  40cf44:	mov	x2, x4
  40cf48:	b	40e1b4 <ferror@plt+0xbe24>
  40cf4c:	cbnz	x8, 40cf74 <ferror@plt+0xabe4>
  40cf50:	mov	w8, #0x5                   	// #5
  40cf54:	tst	w0, w8
  40cf58:	b.eq	40cf74 <ferror@plt+0xabe4>  // b.none
  40cf5c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40cf60:	ldr	x8, [x8, #4016]
  40cf64:	mov	x2, x3
  40cf68:	mov	x3, x4
  40cf6c:	ldr	x0, [x8]
  40cf70:	b	40d5d0 <ferror@plt+0xb240>
  40cf74:	ret
  40cf78:	mov	x1, x4
  40cf7c:	b	40df84 <ferror@plt+0xbbf4>
  40cf80:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40cf84:	ldr	x8, [x8, #3640]
  40cf88:	tst	w0, #0x6
  40cf8c:	b.eq	40cfa4 <ferror@plt+0xac14>  // b.none
  40cf90:	cbz	x8, 40cfa8 <ferror@plt+0xac18>
  40cf94:	mov	x0, x8
  40cf98:	cbz	x2, 40cfcc <ferror@plt+0xac3c>
  40cf9c:	mov	x1, x2
  40cfa0:	b	40e040 <ferror@plt+0xbcb0>
  40cfa4:	cbnz	x8, 40cfc8 <ferror@plt+0xac38>
  40cfa8:	mov	w8, #0x5                   	// #5
  40cfac:	tst	w0, w8
  40cfb0:	b.eq	40cfc8 <ferror@plt+0xac38>  // b.none
  40cfb4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40cfb8:	ldr	x8, [x8, #4016]
  40cfbc:	mov	x2, x3
  40cfc0:	ldr	x0, [x8]
  40cfc4:	b	40d5d0 <ferror@plt+0xb240>
  40cfc8:	ret
  40cfcc:	b	40df18 <ferror@plt+0xbb88>
  40cfd0:	sub	sp, sp, #0x60
  40cfd4:	stp	x20, x19, [sp, #80]
  40cfd8:	mov	x20, x0
  40cfdc:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40cfe0:	mov	w19, w1
  40cfe4:	add	x2, x2, #0x7a9
  40cfe8:	mov	x0, sp
  40cfec:	mov	w1, #0x40                  	// #64
  40cff0:	mov	x3, x20
  40cff4:	stp	x29, x30, [sp, #64]
  40cff8:	add	x29, sp, #0x40
  40cffc:	bl	401ef0 <snprintf@plt>
  40d000:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40d004:	ldr	x0, [x8, #3640]
  40d008:	cbz	x0, 40d02c <ferror@plt+0xac9c>
  40d00c:	cbz	x20, 40d058 <ferror@plt+0xacc8>
  40d010:	mov	x1, x20
  40d014:	mov	w2, w19
  40d018:	bl	40e07c <ferror@plt+0xbcec>
  40d01c:	ldp	x20, x19, [sp, #80]
  40d020:	ldp	x29, x30, [sp, #64]
  40d024:	add	sp, sp, #0x60
  40d028:	ret
  40d02c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40d030:	ldr	x8, [x8, #4016]
  40d034:	mov	x2, sp
  40d038:	mov	w1, #0x6                   	// #6
  40d03c:	mov	w3, w19
  40d040:	ldr	x0, [x8]
  40d044:	bl	40d5d0 <ferror@plt+0xb240>
  40d048:	ldp	x20, x19, [sp, #80]
  40d04c:	ldp	x29, x30, [sp, #64]
  40d050:	add	sp, sp, #0x60
  40d054:	ret
  40d058:	mov	w1, w19
  40d05c:	bl	40df44 <ferror@plt+0xbbb4>
  40d060:	ldp	x20, x19, [sp, #80]
  40d064:	ldp	x29, x30, [sp, #64]
  40d068:	add	sp, sp, #0x60
  40d06c:	ret
  40d070:	sub	sp, sp, #0x60
  40d074:	stp	x20, x19, [sp, #80]
  40d078:	mov	x20, x0
  40d07c:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40d080:	mov	x19, x1
  40d084:	add	x2, x2, #0x7b0
  40d088:	mov	x0, sp
  40d08c:	mov	w1, #0x40                  	// #64
  40d090:	mov	x3, x20
  40d094:	stp	x29, x30, [sp, #64]
  40d098:	add	x29, sp, #0x40
  40d09c:	bl	401ef0 <snprintf@plt>
  40d0a0:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40d0a4:	ldr	x0, [x8, #3640]
  40d0a8:	cbz	x0, 40d0cc <ferror@plt+0xad3c>
  40d0ac:	cbz	x20, 40d0f8 <ferror@plt+0xad68>
  40d0b0:	cbnz	x19, 40d0f8 <ferror@plt+0xad68>
  40d0b4:	mov	x1, x20
  40d0b8:	bl	40d9c4 <ferror@plt+0xb634>
  40d0bc:	ldp	x20, x19, [sp, #80]
  40d0c0:	ldp	x29, x30, [sp, #64]
  40d0c4:	add	sp, sp, #0x60
  40d0c8:	ret
  40d0cc:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40d0d0:	ldr	x8, [x8, #4016]
  40d0d4:	mov	x2, sp
  40d0d8:	mov	w1, #0x6                   	// #6
  40d0dc:	mov	x3, x19
  40d0e0:	ldr	x0, [x8]
  40d0e4:	bl	40d5d0 <ferror@plt+0xb240>
  40d0e8:	ldp	x20, x19, [sp, #80]
  40d0ec:	ldp	x29, x30, [sp, #64]
  40d0f0:	add	sp, sp, #0x60
  40d0f4:	ret
  40d0f8:	cbnz	x20, 40d118 <ferror@plt+0xad88>
  40d0fc:	cbz	x19, 40d118 <ferror@plt+0xad88>
  40d100:	mov	x1, x19
  40d104:	bl	40dea8 <ferror@plt+0xbb18>
  40d108:	ldp	x20, x19, [sp, #80]
  40d10c:	ldp	x29, x30, [sp, #64]
  40d110:	add	sp, sp, #0x60
  40d114:	ret
  40d118:	mov	x1, x20
  40d11c:	mov	x2, x19
  40d120:	bl	40dfb4 <ferror@plt+0xbc24>
  40d124:	ldp	x20, x19, [sp, #80]
  40d128:	ldp	x29, x30, [sp, #64]
  40d12c:	add	sp, sp, #0x60
  40d130:	ret
  40d134:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40d138:	ldr	x8, [x8, #3640]
  40d13c:	tst	w0, #0x6
  40d140:	b.eq	40d15c <ferror@plt+0xadcc>  // b.none
  40d144:	cbz	x8, 40d160 <ferror@plt+0xadd0>
  40d148:	cbz	x2, 40d188 <ferror@plt+0xadf8>
  40d14c:	cbnz	x4, 40d188 <ferror@plt+0xadf8>
  40d150:	mov	x0, x8
  40d154:	mov	x1, x2
  40d158:	b	40d9c4 <ferror@plt+0xb634>
  40d15c:	cbnz	x8, 40d184 <ferror@plt+0xadf4>
  40d160:	mov	w8, #0x5                   	// #5
  40d164:	tst	w0, w8
  40d168:	b.eq	40d184 <ferror@plt+0xadf4>  // b.none
  40d16c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40d170:	ldr	x8, [x8, #4016]
  40d174:	mov	x2, x3
  40d178:	mov	x3, x4
  40d17c:	ldr	x0, [x8]
  40d180:	b	40d5d0 <ferror@plt+0xb240>
  40d184:	ret
  40d188:	cbnz	x2, 40d19c <ferror@plt+0xae0c>
  40d18c:	cbz	x4, 40d19c <ferror@plt+0xae0c>
  40d190:	mov	x0, x8
  40d194:	mov	x1, x4
  40d198:	b	40dea8 <ferror@plt+0xbb18>
  40d19c:	mov	x0, x8
  40d1a0:	mov	x1, x2
  40d1a4:	mov	x2, x4
  40d1a8:	b	40dfb4 <ferror@plt+0xbc24>
  40d1ac:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40d1b0:	ldr	x8, [x8, #3640]
  40d1b4:	tst	w0, #0x6
  40d1b8:	b.eq	40d1d8 <ferror@plt+0xae48>  // b.none
  40d1bc:	cbz	x8, 40d1dc <ferror@plt+0xae4c>
  40d1c0:	cbz	x2, 40d21c <ferror@plt+0xae8c>
  40d1c4:	and	w9, w4, #0x1
  40d1c8:	mov	x0, x8
  40d1cc:	mov	x1, x2
  40d1d0:	mov	w2, w9
  40d1d4:	b	40dff8 <ferror@plt+0xbc68>
  40d1d8:	cbnz	x8, 40d218 <ferror@plt+0xae88>
  40d1dc:	mov	w8, #0x5                   	// #5
  40d1e0:	tst	w0, w8
  40d1e4:	b.eq	40d218 <ferror@plt+0xae88>  // b.none
  40d1e8:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40d1ec:	ldr	x8, [x8, #4016]
  40d1f0:	adrp	x9, 412000 <ferror@plt+0xfc70>
  40d1f4:	add	x9, x9, #0x7b7
  40d1f8:	tst	w4, #0x1
  40d1fc:	ldr	x0, [x8]
  40d200:	adrp	x8, 412000 <ferror@plt+0xfc70>
  40d204:	add	x8, x8, #0x7bc
  40d208:	csel	x8, x9, x8, ne  // ne = any
  40d20c:	mov	x2, x3
  40d210:	mov	x3, x8
  40d214:	b	40d5d0 <ferror@plt+0xb240>
  40d218:	ret
  40d21c:	and	w1, w4, #0x1
  40d220:	mov	x0, x8
  40d224:	b	40dee8 <ferror@plt+0xbb58>
  40d228:	sub	sp, sp, #0x60
  40d22c:	stp	x29, x30, [sp, #64]
  40d230:	stp	x20, x19, [sp, #80]
  40d234:	adrp	x20, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40d238:	ldr	x8, [x20, #3640]
  40d23c:	tst	w0, #0x6
  40d240:	add	x29, sp, #0x40
  40d244:	b.eq	40d290 <ferror@plt+0xaf00>  // b.none
  40d248:	cbz	x8, 40d290 <ferror@plt+0xaf00>
  40d24c:	mov	x19, x2
  40d250:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40d254:	add	x2, x2, #0x7c2
  40d258:	mov	x0, sp
  40d25c:	mov	w1, #0x40                  	// #64
  40d260:	mov	x3, x4
  40d264:	bl	401ef0 <snprintf@plt>
  40d268:	ldr	x0, [x20, #3640]
  40d26c:	cbz	x0, 40d280 <ferror@plt+0xaef0>
  40d270:	cbz	x19, 40d2c4 <ferror@plt+0xaf34>
  40d274:	mov	x2, sp
  40d278:	mov	x1, x19
  40d27c:	bl	40dfb4 <ferror@plt+0xbc24>
  40d280:	ldp	x20, x19, [sp, #80]
  40d284:	ldp	x29, x30, [sp, #64]
  40d288:	add	sp, sp, #0x60
  40d28c:	ret
  40d290:	mov	w9, #0x5                   	// #5
  40d294:	tst	w0, w9
  40d298:	b.eq	40d280 <ferror@plt+0xaef0>  // b.none
  40d29c:	cbnz	x8, 40d280 <ferror@plt+0xaef0>
  40d2a0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40d2a4:	ldr	x8, [x8, #4016]
  40d2a8:	ldp	x20, x19, [sp, #80]
  40d2ac:	ldp	x29, x30, [sp, #64]
  40d2b0:	mov	x2, x3
  40d2b4:	ldr	x0, [x8]
  40d2b8:	mov	x3, x4
  40d2bc:	add	sp, sp, #0x60
  40d2c0:	b	40d5d0 <ferror@plt+0xb240>
  40d2c4:	mov	x1, sp
  40d2c8:	bl	40dea8 <ferror@plt+0xbb18>
  40d2cc:	ldp	x20, x19, [sp, #80]
  40d2d0:	ldp	x29, x30, [sp, #64]
  40d2d4:	add	sp, sp, #0x60
  40d2d8:	ret
  40d2dc:	sub	sp, sp, #0x60
  40d2e0:	stp	x29, x30, [sp, #64]
  40d2e4:	stp	x20, x19, [sp, #80]
  40d2e8:	adrp	x20, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40d2ec:	ldr	x8, [x20, #3640]
  40d2f0:	tst	w0, #0x6
  40d2f4:	add	x29, sp, #0x40
  40d2f8:	b.eq	40d340 <ferror@plt+0xafb0>  // b.none
  40d2fc:	cbz	x8, 40d340 <ferror@plt+0xafb0>
  40d300:	mov	x19, x2
  40d304:	adrp	x2, 411000 <ferror@plt+0xec70>
  40d308:	add	x2, x2, #0x5d7
  40d30c:	mov	x0, sp
  40d310:	mov	w1, #0x40                  	// #64
  40d314:	mov	w3, w4
  40d318:	bl	401ef0 <snprintf@plt>
  40d31c:	ldr	x0, [x20, #3640]
  40d320:	cbz	x19, 40d374 <ferror@plt+0xafe4>
  40d324:	mov	x2, sp
  40d328:	mov	x1, x19
  40d32c:	bl	40dfb4 <ferror@plt+0xbc24>
  40d330:	ldp	x20, x19, [sp, #80]
  40d334:	ldp	x29, x30, [sp, #64]
  40d338:	add	sp, sp, #0x60
  40d33c:	ret
  40d340:	mov	w9, #0x5                   	// #5
  40d344:	tst	w0, w9
  40d348:	b.eq	40d330 <ferror@plt+0xafa0>  // b.none
  40d34c:	cbnz	x8, 40d330 <ferror@plt+0xafa0>
  40d350:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40d354:	ldr	x8, [x8, #4016]
  40d358:	ldp	x20, x19, [sp, #80]
  40d35c:	ldp	x29, x30, [sp, #64]
  40d360:	mov	x2, x3
  40d364:	ldr	x0, [x8]
  40d368:	mov	w3, w4
  40d36c:	add	sp, sp, #0x60
  40d370:	b	40d5d0 <ferror@plt+0xb240>
  40d374:	mov	x1, sp
  40d378:	bl	40dea8 <ferror@plt+0xbb18>
  40d37c:	ldp	x20, x19, [sp, #80]
  40d380:	ldp	x29, x30, [sp, #64]
  40d384:	add	sp, sp, #0x60
  40d388:	ret
  40d38c:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40d390:	ldr	x8, [x8, #3640]
  40d394:	tst	w0, #0x6
  40d398:	b.eq	40d3b0 <ferror@plt+0xb020>  // b.none
  40d39c:	cbz	x8, 40d3b4 <ferror@plt+0xb024>
  40d3a0:	mov	x0, x8
  40d3a4:	cbz	x2, 40d3dc <ferror@plt+0xb04c>
  40d3a8:	mov	x1, x2
  40d3ac:	b	40e250 <ferror@plt+0xbec0>
  40d3b0:	cbnz	x8, 40d3d8 <ferror@plt+0xb048>
  40d3b4:	mov	w8, #0x5                   	// #5
  40d3b8:	tst	w0, w8
  40d3bc:	b.eq	40d3d8 <ferror@plt+0xb048>  // b.none
  40d3c0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40d3c4:	ldr	x8, [x8, #4016]
  40d3c8:	mov	x2, x3
  40d3cc:	mov	x3, x4
  40d3d0:	ldr	x0, [x8]
  40d3d4:	b	40d5d0 <ferror@plt+0xb240>
  40d3d8:	ret
  40d3dc:	b	40df0c <ferror@plt+0xbb7c>
  40d3e0:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40d3e4:	ldr	x8, [x8, #3640]
  40d3e8:	cbz	x8, 40d3f0 <ferror@plt+0xb060>
  40d3ec:	ret
  40d3f0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40d3f4:	ldr	x8, [x8, #4048]
  40d3f8:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40d3fc:	add	x0, x0, #0x2e9
  40d400:	ldr	x1, [x8]
  40d404:	b	4022e0 <printf@plt>
  40d408:	stp	x29, x30, [sp, #-32]!
  40d40c:	str	x19, [sp, #16]
  40d410:	mov	w19, wzr
  40d414:	mov	x29, sp
  40d418:	cbz	w0, 40d484 <ferror@plt+0xb0f4>
  40d41c:	cbnz	w1, 40d484 <ferror@plt+0xb0f4>
  40d420:	cmp	w0, #0x2
  40d424:	b.eq	40d440 <ferror@plt+0xb0b0>  // b.none
  40d428:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40d42c:	ldr	x8, [x8, #4016]
  40d430:	ldr	x0, [x8]
  40d434:	bl	401f10 <fileno@plt>
  40d438:	bl	402220 <isatty@plt>
  40d43c:	cbz	w0, 40d494 <ferror@plt+0xb104>
  40d440:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40d444:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40d448:	mov	w19, #0x1                   	// #1
  40d44c:	add	x0, x0, #0x7ed
  40d450:	strb	w19, [x8, #3648]
  40d454:	bl	402310 <getenv@plt>
  40d458:	cbz	x0, 40d484 <ferror@plt+0xb0f4>
  40d45c:	mov	w1, #0x3b                  	// #59
  40d460:	bl	402070 <strrchr@plt>
  40d464:	cbz	x0, 40d4c8 <ferror@plt+0xb138>
  40d468:	ldrb	w8, [x0, #1]
  40d46c:	sub	w9, w8, #0x30
  40d470:	cmp	w9, #0x7
  40d474:	b.cs	40d4c0 <ferror@plt+0xb130>  // b.hs, b.nlast
  40d478:	ldrb	w8, [x0, #2]
  40d47c:	mov	w19, #0x1                   	// #1
  40d480:	cbz	w8, 40d4a8 <ferror@plt+0xb118>
  40d484:	mov	w0, w19
  40d488:	ldr	x19, [sp, #16]
  40d48c:	ldp	x29, x30, [sp], #32
  40d490:	ret
  40d494:	mov	w19, wzr
  40d498:	mov	w0, w19
  40d49c:	ldr	x19, [sp, #16]
  40d4a0:	ldp	x29, x30, [sp], #32
  40d4a4:	ret
  40d4a8:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40d4ac:	strb	w19, [x8, #3652]
  40d4b0:	mov	w0, w19
  40d4b4:	ldr	x19, [sp, #16]
  40d4b8:	ldp	x29, x30, [sp], #32
  40d4bc:	ret
  40d4c0:	cmp	w8, #0x38
  40d4c4:	b.eq	40d478 <ferror@plt+0xb0e8>  // b.none
  40d4c8:	mov	w19, #0x1                   	// #1
  40d4cc:	mov	w0, w19
  40d4d0:	ldr	x19, [sp, #16]
  40d4d4:	ldp	x29, x30, [sp], #32
  40d4d8:	ret
  40d4dc:	stp	x29, x30, [sp, #-48]!
  40d4e0:	str	x21, [sp, #16]
  40d4e4:	stp	x20, x19, [sp, #32]
  40d4e8:	mov	x29, sp
  40d4ec:	cbz	x1, 40d550 <ferror@plt+0xb1c0>
  40d4f0:	mov	x19, x1
  40d4f4:	mov	x20, x0
  40d4f8:	bl	401de0 <strlen@plt>
  40d4fc:	add	x9, x0, #0x10
  40d500:	mov	x8, sp
  40d504:	and	x9, x9, #0xfffffffffffffff0
  40d508:	sub	x21, x8, x9
  40d50c:	add	x2, x0, #0x1
  40d510:	mov	sp, x21
  40d514:	mov	x0, x21
  40d518:	mov	x1, x20
  40d51c:	bl	401da0 <memcpy@plt>
  40d520:	mov	w1, #0x3d                  	// #61
  40d524:	mov	x0, x21
  40d528:	bl	402280 <strchrnul@plt>
  40d52c:	ldrb	w8, [x0]
  40d530:	mov	x20, x0
  40d534:	cbz	w8, 40d53c <ferror@plt+0xb1ac>
  40d538:	strb	wzr, [x20], #1
  40d53c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40d540:	add	x1, x1, #0x7d4
  40d544:	mov	x0, x21
  40d548:	bl	409d3c <ferror@plt+0x79ac>
  40d54c:	tbz	w0, #0, 40d558 <ferror@plt+0xb1c8>
  40d550:	mov	w0, wzr
  40d554:	b	40d5b0 <ferror@plt+0xb220>
  40d558:	ldrb	w8, [x20]
  40d55c:	cbz	w8, 40d5a4 <ferror@plt+0xb214>
  40d560:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40d564:	add	x1, x1, #0x7db
  40d568:	mov	x0, x20
  40d56c:	bl	4020d0 <strcmp@plt>
  40d570:	cbz	w0, 40d5a4 <ferror@plt+0xb214>
  40d574:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40d578:	add	x1, x1, #0x7e2
  40d57c:	mov	x0, x20
  40d580:	bl	4020d0 <strcmp@plt>
  40d584:	cbz	w0, 40d5c4 <ferror@plt+0xb234>
  40d588:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40d58c:	add	x1, x1, #0x7e7
  40d590:	mov	x0, x20
  40d594:	bl	4020d0 <strcmp@plt>
  40d598:	cbnz	w0, 40d550 <ferror@plt+0xb1c0>
  40d59c:	str	wzr, [x19]
  40d5a0:	b	40d5ac <ferror@plt+0xb21c>
  40d5a4:	mov	w8, #0x2                   	// #2
  40d5a8:	str	w8, [x19]
  40d5ac:	mov	w0, #0x1                   	// #1
  40d5b0:	mov	sp, x29
  40d5b4:	ldp	x20, x19, [sp, #32]
  40d5b8:	ldr	x21, [sp, #16]
  40d5bc:	ldp	x29, x30, [sp], #48
  40d5c0:	ret
  40d5c4:	mov	w0, #0x1                   	// #1
  40d5c8:	str	w0, [x19]
  40d5cc:	b	40d5b0 <ferror@plt+0xb220>
  40d5d0:	sub	sp, sp, #0x130
  40d5d4:	stp	x29, x30, [sp, #240]
  40d5d8:	add	x29, sp, #0xf0
  40d5dc:	mov	x8, #0xffffffffffffffd8    	// #-40
  40d5e0:	mov	x9, sp
  40d5e4:	sub	x10, x29, #0x68
  40d5e8:	stp	x20, x19, [sp, #288]
  40d5ec:	mov	x20, x2
  40d5f0:	mov	x19, x0
  40d5f4:	movk	x8, #0xff80, lsl #32
  40d5f8:	add	x11, x29, #0x40
  40d5fc:	cmp	w1, #0x6
  40d600:	add	x9, x9, #0x80
  40d604:	add	x10, x10, #0x28
  40d608:	str	x28, [sp, #256]
  40d60c:	stp	x22, x21, [sp, #272]
  40d610:	stp	x3, x4, [x29, #-104]
  40d614:	stp	x5, x6, [x29, #-88]
  40d618:	stur	x7, [x29, #-72]
  40d61c:	stp	q1, q2, [sp, #16]
  40d620:	stp	q3, q4, [sp, #48]
  40d624:	str	q0, [sp]
  40d628:	stp	q5, q6, [sp, #80]
  40d62c:	str	q7, [sp, #112]
  40d630:	stp	x9, x8, [x29, #-16]
  40d634:	stp	x11, x10, [x29, #-32]
  40d638:	b.eq	40d6c8 <ferror@plt+0xb338>  // b.none
  40d63c:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40d640:	ldrb	w8, [x8, #3648]
  40d644:	cbz	w8, 40d6c8 <ferror@plt+0xb338>
  40d648:	adrp	x8, 428000 <stdin@@GLIBC_2.17+0x3c98>
  40d64c:	ldrb	w8, [x8, #3652]
  40d650:	adrp	x9, 412000 <ferror@plt+0xfc70>
  40d654:	adrp	x10, 412000 <ferror@plt+0xfc70>
  40d658:	add	x9, x9, #0x87c
  40d65c:	add	x10, x10, #0x860
  40d660:	cmp	w8, #0x0
  40d664:	csel	x8, x10, x9, ne  // ne = any
  40d668:	ldr	w8, [x8, w1, uxtw #2]
  40d66c:	adrp	x9, 423000 <ferror@plt+0x20c70>
  40d670:	add	x9, x9, #0xd20
  40d674:	adrp	x21, 412000 <ferror@plt+0xfc70>
  40d678:	ldr	x2, [x9, x8, lsl #3]
  40d67c:	add	x21, x21, #0x2e9
  40d680:	mov	x0, x19
  40d684:	mov	x1, x21
  40d688:	bl	402360 <fprintf@plt>
  40d68c:	ldp	q0, q1, [x29, #-32]
  40d690:	mov	w22, w0
  40d694:	sub	x2, x29, #0x40
  40d698:	mov	x0, x19
  40d69c:	mov	x1, x20
  40d6a0:	stp	q0, q1, [x29, #-64]
  40d6a4:	bl	4022d0 <vfprintf@plt>
  40d6a8:	adrp	x2, 412000 <ferror@plt+0xfc70>
  40d6ac:	add	w20, w0, w22
  40d6b0:	add	x2, x2, #0x859
  40d6b4:	mov	x0, x19
  40d6b8:	mov	x1, x21
  40d6bc:	bl	402360 <fprintf@plt>
  40d6c0:	add	w0, w20, w0
  40d6c4:	b	40d6e0 <ferror@plt+0xb350>
  40d6c8:	ldp	q0, q1, [x29, #-32]
  40d6cc:	sub	x2, x29, #0x40
  40d6d0:	mov	x0, x19
  40d6d4:	mov	x1, x20
  40d6d8:	stp	q0, q1, [x29, #-64]
  40d6dc:	bl	4022d0 <vfprintf@plt>
  40d6e0:	ldp	x20, x19, [sp, #288]
  40d6e4:	ldp	x22, x21, [sp, #272]
  40d6e8:	ldr	x28, [sp, #256]
  40d6ec:	ldp	x29, x30, [sp, #240]
  40d6f0:	add	sp, sp, #0x130
  40d6f4:	ret
  40d6f8:	and	w8, w0, #0xff
  40d6fc:	mov	w9, #0x6                   	// #6
  40d700:	mov	w10, #0x3                   	// #3
  40d704:	cmp	w8, #0xa
  40d708:	csel	w9, w10, w9, eq  // eq = none
  40d70c:	cmp	w8, #0x2
  40d710:	csel	w0, w8, w9, eq  // eq = none
  40d714:	ret
  40d718:	and	w8, w0, #0xff
  40d71c:	mov	w9, #0x5                   	// #5
  40d720:	cmp	w8, #0x2
  40d724:	cinc	w9, w9, ne  // ne = any
  40d728:	cmp	w8, #0x6
  40d72c:	mov	w8, #0x4                   	// #4
  40d730:	csel	w0, w8, w9, eq  // eq = none
  40d734:	ret
  40d738:	stp	x29, x30, [sp, #-80]!
  40d73c:	stp	x26, x25, [sp, #16]
  40d740:	stp	x24, x23, [sp, #32]
  40d744:	stp	x22, x21, [sp, #48]
  40d748:	stp	x20, x19, [sp, #64]
  40d74c:	mov	x29, sp
  40d750:	mov	x21, x3
  40d754:	mov	x19, x2
  40d758:	mov	x22, x1
  40d75c:	mov	w20, w0
  40d760:	bl	402300 <__errno_location@plt>
  40d764:	cmp	w20, #0x1c
  40d768:	mov	x20, x0
  40d76c:	b.ne	40d800 <ferror@plt+0xb470>  // b.any
  40d770:	str	wzr, [x20]
  40d774:	ldr	w8, [x22]
  40d778:	adrp	x2, 411000 <ferror@plt+0xec70>
  40d77c:	add	x2, x2, #0xe1a
  40d780:	mov	x0, x19
  40d784:	rev	w26, w8
  40d788:	lsr	w3, w26, #12
  40d78c:	mov	x1, x21
  40d790:	bl	401ef0 <snprintf@plt>
  40d794:	sxtw	x8, w0
  40d798:	cmp	x8, x21
  40d79c:	b.cs	40d808 <ferror@plt+0xb478>  // b.hs, b.nlast
  40d7a0:	add	x24, x22, #0x4
  40d7a4:	adrp	x22, 411000 <ferror@plt+0xec70>
  40d7a8:	add	x22, x22, #0xe1a
  40d7ac:	mov	w25, #0x2f                  	// #47
  40d7b0:	mov	x23, x19
  40d7b4:	b	40d7e4 <ferror@plt+0xb454>
  40d7b8:	mov	x21, xzr
  40d7bc:	ldr	w8, [x24], #4
  40d7c0:	mov	x0, x23
  40d7c4:	mov	x1, x21
  40d7c8:	mov	x2, x22
  40d7cc:	rev	w26, w8
  40d7d0:	lsr	w3, w26, #12
  40d7d4:	bl	401ef0 <snprintf@plt>
  40d7d8:	sxtw	x8, w0
  40d7dc:	cmp	x21, x8
  40d7e0:	b.ls	40d808 <ferror@plt+0xb478>  // b.plast
  40d7e4:	tbnz	w26, #8, 40d814 <ferror@plt+0xb484>
  40d7e8:	subs	x9, x21, x8
  40d7ec:	add	x23, x23, x8
  40d7f0:	b.eq	40d7b8 <ferror@plt+0xb428>  // b.none
  40d7f4:	strb	w25, [x23], #1
  40d7f8:	sub	x21, x9, #0x1
  40d7fc:	b	40d7bc <ferror@plt+0xb42c>
  40d800:	mov	w8, #0x61                  	// #97
  40d804:	b	40d80c <ferror@plt+0xb47c>
  40d808:	mov	w8, #0xfffffff9            	// #-7
  40d80c:	mov	x19, xzr
  40d810:	str	w8, [x20]
  40d814:	mov	x0, x19
  40d818:	ldp	x20, x19, [sp, #64]
  40d81c:	ldp	x22, x21, [sp, #48]
  40d820:	ldp	x24, x23, [sp, #32]
  40d824:	ldp	x26, x25, [sp, #16]
  40d828:	ldp	x29, x30, [sp], #80
  40d82c:	ret
  40d830:	sub	sp, sp, #0x40
  40d834:	stp	x29, x30, [sp, #16]
  40d838:	stp	x22, x21, [sp, #32]
  40d83c:	stp	x20, x19, [sp, #48]
  40d840:	add	x29, sp, #0x10
  40d844:	mov	x21, x3
  40d848:	mov	x19, x2
  40d84c:	mov	x20, x1
  40d850:	mov	w22, w0
  40d854:	bl	402300 <__errno_location@plt>
  40d858:	cmp	w22, #0x1c
  40d85c:	b.ne	40d8e8 <ferror@plt+0xb558>  // b.any
  40d860:	lsr	x21, x21, #2
  40d864:	str	wzr, [x0]
  40d868:	cbz	w21, 40d8c0 <ferror@plt+0xb530>
  40d86c:	add	x1, sp, #0x8
  40d870:	mov	x0, x20
  40d874:	mov	w2, wzr
  40d878:	bl	401dd0 <strtoul@plt>
  40d87c:	mov	x8, x0
  40d880:	lsr	x9, x0, #20
  40d884:	mov	w0, wzr
  40d888:	cbnz	x9, 40d8f4 <ferror@plt+0xb564>
  40d88c:	ldr	x9, [sp, #8]
  40d890:	cmp	x9, x20
  40d894:	b.eq	40d8f4 <ferror@plt+0xb564>  // b.none
  40d898:	lsl	w8, w8, #12
  40d89c:	rev	w8, w8
  40d8a0:	str	w8, [x19]
  40d8a4:	ldrb	w10, [x9]
  40d8a8:	cmp	w10, #0x2f
  40d8ac:	b.ne	40d908 <ferror@plt+0xb578>  // b.any
  40d8b0:	add	x20, x9, #0x1
  40d8b4:	subs	w21, w21, #0x1
  40d8b8:	add	x19, x19, #0x4
  40d8bc:	b.ne	40d86c <ferror@plt+0xb4dc>  // b.any
  40d8c0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40d8c4:	ldr	x8, [x8, #3992]
  40d8c8:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40d8cc:	add	x0, x0, #0x898
  40d8d0:	mov	w1, #0x18                  	// #24
  40d8d4:	ldr	x3, [x8]
  40d8d8:	mov	w2, #0x1                   	// #1
  40d8dc:	bl	4021b0 <fwrite@plt>
  40d8e0:	mov	w0, wzr
  40d8e4:	b	40d8f4 <ferror@plt+0xb564>
  40d8e8:	mov	w8, #0x61                  	// #97
  40d8ec:	str	w8, [x0]
  40d8f0:	mov	w0, #0xffffffff            	// #-1
  40d8f4:	ldp	x20, x19, [sp, #48]
  40d8f8:	ldp	x22, x21, [sp, #32]
  40d8fc:	ldp	x29, x30, [sp, #16]
  40d900:	add	sp, sp, #0x40
  40d904:	ret
  40d908:	cbnz	w10, 40d8e0 <ferror@plt+0xb550>
  40d90c:	orr	w8, w8, #0x10000
  40d910:	str	w8, [x19]
  40d914:	mov	w0, #0x1                   	// #1
  40d918:	b	40d8f4 <ferror@plt+0xb564>
  40d91c:	stp	x29, x30, [sp, #-32]!
  40d920:	str	x19, [sp, #16]
  40d924:	mov	x19, x0
  40d928:	mov	w0, #0x10                  	// #16
  40d92c:	mov	x29, sp
  40d930:	bl	401f50 <malloc@plt>
  40d934:	cbz	x0, 40d944 <ferror@plt+0xb5b4>
  40d938:	str	x19, [x0]
  40d93c:	str	wzr, [x0, #8]
  40d940:	strh	wzr, [x0, #12]
  40d944:	ldr	x19, [sp, #16]
  40d948:	ldp	x29, x30, [sp], #32
  40d94c:	ret
  40d950:	stp	x29, x30, [sp, #-32]!
  40d954:	stp	x20, x19, [sp, #16]
  40d958:	ldr	x20, [x0]
  40d95c:	mov	x29, sp
  40d960:	ldr	w8, [x20, #8]
  40d964:	cbnz	w8, 40d998 <ferror@plt+0xb608>
  40d968:	ldr	x1, [x20]
  40d96c:	mov	x19, x0
  40d970:	mov	w0, #0xa                   	// #10
  40d974:	bl	401ed0 <fputc@plt>
  40d978:	ldr	x0, [x20]
  40d97c:	bl	4021d0 <fflush@plt>
  40d980:	mov	x0, x20
  40d984:	bl	402140 <free@plt>
  40d988:	str	xzr, [x19]
  40d98c:	ldp	x20, x19, [sp, #16]
  40d990:	ldp	x29, x30, [sp], #32
  40d994:	ret
  40d998:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40d99c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40d9a0:	adrp	x3, 412000 <ferror@plt+0xfc70>
  40d9a4:	add	x0, x0, #0x8d9
  40d9a8:	add	x1, x1, #0x8ea
  40d9ac:	add	x3, x3, #0x8f8
  40d9b0:	mov	w2, #0x6e                  	// #110
  40d9b4:	bl	4022f0 <__assert_fail@plt>
  40d9b8:	and	w8, w1, #0x1
  40d9bc:	strb	w8, [x0, #12]
  40d9c0:	ret
  40d9c4:	stp	x29, x30, [sp, #-48]!
  40d9c8:	stp	x22, x21, [sp, #16]
  40d9cc:	stp	x20, x19, [sp, #32]
  40d9d0:	mov	x19, x0
  40d9d4:	ldrb	w0, [x0, #13]
  40d9d8:	mov	x20, x1
  40d9dc:	mov	x29, sp
  40d9e0:	cbz	w0, 40d9ec <ferror@plt+0xb65c>
  40d9e4:	ldr	x1, [x19]
  40d9e8:	bl	401ea0 <putc@plt>
  40d9ec:	ldrb	w8, [x19, #12]
  40d9f0:	mov	w9, #0x2c                  	// #44
  40d9f4:	strb	w9, [x19, #13]
  40d9f8:	cbz	w8, 40da40 <ferror@plt+0xb6b0>
  40d9fc:	ldr	x1, [x19]
  40da00:	mov	w0, #0xa                   	// #10
  40da04:	bl	401ea0 <putc@plt>
  40da08:	ldr	w8, [x19, #8]
  40da0c:	cbz	w8, 40da40 <ferror@plt+0xb6b0>
  40da10:	adrp	x21, 411000 <ferror@plt+0xec70>
  40da14:	mov	w22, wzr
  40da18:	add	x21, x21, #0x60e
  40da1c:	ldr	x3, [x19]
  40da20:	mov	w1, #0x4                   	// #4
  40da24:	mov	w2, #0x1                   	// #1
  40da28:	mov	x0, x21
  40da2c:	bl	4021b0 <fwrite@plt>
  40da30:	ldr	w8, [x19, #8]
  40da34:	add	w22, w22, #0x1
  40da38:	cmp	w22, w8
  40da3c:	b.cc	40da1c <ferror@plt+0xb68c>  // b.lo, b.ul, b.last
  40da40:	mov	x0, x19
  40da44:	mov	x1, x20
  40da48:	strb	wzr, [x19, #13]
  40da4c:	bl	40da8c <ferror@plt+0xb6fc>
  40da50:	ldr	x1, [x19]
  40da54:	mov	w0, #0x3a                  	// #58
  40da58:	bl	401ea0 <putc@plt>
  40da5c:	ldrb	w8, [x19, #12]
  40da60:	cbz	w8, 40da7c <ferror@plt+0xb6ec>
  40da64:	ldr	x1, [x19]
  40da68:	ldp	x20, x19, [sp, #32]
  40da6c:	ldp	x22, x21, [sp, #16]
  40da70:	mov	w0, #0x20                  	// #32
  40da74:	ldp	x29, x30, [sp], #48
  40da78:	b	401ea0 <putc@plt>
  40da7c:	ldp	x20, x19, [sp, #32]
  40da80:	ldp	x22, x21, [sp, #16]
  40da84:	ldp	x29, x30, [sp], #48
  40da88:	ret
  40da8c:	stp	x29, x30, [sp, #-96]!
  40da90:	stp	x28, x27, [sp, #16]
  40da94:	stp	x26, x25, [sp, #32]
  40da98:	stp	x24, x23, [sp, #48]
  40da9c:	stp	x22, x21, [sp, #64]
  40daa0:	stp	x20, x19, [sp, #80]
  40daa4:	ldr	x8, [x0]
  40daa8:	mov	x19, x0
  40daac:	mov	x20, x1
  40dab0:	mov	w0, #0x22                  	// #34
  40dab4:	mov	x1, x8
  40dab8:	mov	x29, sp
  40dabc:	bl	401ea0 <putc@plt>
  40dac0:	adrp	x21, 412000 <ferror@plt+0xfc70>
  40dac4:	adrp	x22, 412000 <ferror@plt+0xfc70>
  40dac8:	adrp	x23, 412000 <ferror@plt+0xfc70>
  40dacc:	adrp	x24, 412000 <ferror@plt+0xfc70>
  40dad0:	adrp	x25, 412000 <ferror@plt+0xfc70>
  40dad4:	adrp	x26, 412000 <ferror@plt+0xfc70>
  40dad8:	adrp	x27, 412000 <ferror@plt+0xfc70>
  40dadc:	adrp	x28, 412000 <ferror@plt+0xfc70>
  40dae0:	add	x21, x21, #0x8b1
  40dae4:	add	x22, x22, #0x947
  40dae8:	add	x23, x23, #0x93b
  40daec:	add	x24, x24, #0x93e
  40daf0:	add	x25, x25, #0x944
  40daf4:	add	x26, x26, #0x941
  40daf8:	add	x27, x27, #0x94d
  40dafc:	add	x28, x28, #0x950
  40db00:	b	40db10 <ferror@plt+0xb780>
  40db04:	ldr	x1, [x19]
  40db08:	bl	401ea0 <putc@plt>
  40db0c:	add	x20, x20, #0x1
  40db10:	ldrb	w0, [x20]
  40db14:	cmp	w0, #0x27
  40db18:	b.hi	40db48 <ferror@plt+0xb7b8>  // b.pmore
  40db1c:	adr	x8, 40db04 <ferror@plt+0xb774>
  40db20:	ldrb	w9, [x21, x0]
  40db24:	add	x8, x8, x9, lsl #2
  40db28:	br	x8
  40db2c:	ldr	x3, [x19]
  40db30:	mov	w1, #0x2                   	// #2
  40db34:	mov	w2, #0x1                   	// #1
  40db38:	mov	x0, x22
  40db3c:	bl	4021b0 <fwrite@plt>
  40db40:	add	x20, x20, #0x1
  40db44:	b	40db10 <ferror@plt+0xb780>
  40db48:	cmp	w0, #0x5c
  40db4c:	b.ne	40db04 <ferror@plt+0xb774>  // b.any
  40db50:	ldr	x3, [x19]
  40db54:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40db58:	mov	w1, #0x2                   	// #2
  40db5c:	mov	w2, #0x1                   	// #1
  40db60:	add	x0, x0, #0x94a
  40db64:	bl	4021b0 <fwrite@plt>
  40db68:	add	x20, x20, #0x1
  40db6c:	b	40db10 <ferror@plt+0xb780>
  40db70:	ldr	x3, [x19]
  40db74:	mov	w1, #0x2                   	// #2
  40db78:	mov	w2, #0x1                   	// #1
  40db7c:	mov	x0, x23
  40db80:	bl	4021b0 <fwrite@plt>
  40db84:	add	x20, x20, #0x1
  40db88:	b	40db10 <ferror@plt+0xb780>
  40db8c:	ldr	x3, [x19]
  40db90:	mov	w1, #0x2                   	// #2
  40db94:	mov	w2, #0x1                   	// #1
  40db98:	mov	x0, x24
  40db9c:	bl	4021b0 <fwrite@plt>
  40dba0:	add	x20, x20, #0x1
  40dba4:	b	40db10 <ferror@plt+0xb780>
  40dba8:	ldr	x3, [x19]
  40dbac:	mov	w1, #0x2                   	// #2
  40dbb0:	mov	w2, #0x1                   	// #1
  40dbb4:	mov	x0, x25
  40dbb8:	bl	4021b0 <fwrite@plt>
  40dbbc:	add	x20, x20, #0x1
  40dbc0:	b	40db10 <ferror@plt+0xb780>
  40dbc4:	ldr	x3, [x19]
  40dbc8:	mov	w1, #0x2                   	// #2
  40dbcc:	mov	w2, #0x1                   	// #1
  40dbd0:	mov	x0, x26
  40dbd4:	bl	4021b0 <fwrite@plt>
  40dbd8:	add	x20, x20, #0x1
  40dbdc:	b	40db10 <ferror@plt+0xb780>
  40dbe0:	ldr	x3, [x19]
  40dbe4:	mov	w1, #0x2                   	// #2
  40dbe8:	mov	w2, #0x1                   	// #1
  40dbec:	mov	x0, x27
  40dbf0:	bl	4021b0 <fwrite@plt>
  40dbf4:	add	x20, x20, #0x1
  40dbf8:	b	40db10 <ferror@plt+0xb780>
  40dbfc:	ldr	x3, [x19]
  40dc00:	mov	w1, #0x2                   	// #2
  40dc04:	mov	w2, #0x1                   	// #1
  40dc08:	mov	x0, x28
  40dc0c:	bl	4021b0 <fwrite@plt>
  40dc10:	add	x20, x20, #0x1
  40dc14:	b	40db10 <ferror@plt+0xb780>
  40dc18:	ldr	x1, [x19]
  40dc1c:	ldp	x20, x19, [sp, #80]
  40dc20:	ldp	x22, x21, [sp, #64]
  40dc24:	ldp	x24, x23, [sp, #48]
  40dc28:	ldp	x26, x25, [sp, #32]
  40dc2c:	ldp	x28, x27, [sp, #16]
  40dc30:	mov	w0, #0x22                  	// #34
  40dc34:	ldp	x29, x30, [sp], #96
  40dc38:	b	401ea0 <putc@plt>
  40dc3c:	sub	sp, sp, #0x120
  40dc40:	stp	x29, x30, [sp, #240]
  40dc44:	add	x29, sp, #0xf0
  40dc48:	mov	x8, #0xffffffffffffffd0    	// #-48
  40dc4c:	mov	x9, sp
  40dc50:	sub	x10, x29, #0x70
  40dc54:	movk	x8, #0xff80, lsl #32
  40dc58:	add	x11, x29, #0x30
  40dc5c:	add	x9, x9, #0x80
  40dc60:	add	x10, x10, #0x30
  40dc64:	stp	x20, x19, [sp, #272]
  40dc68:	stp	x2, x3, [x29, #-112]
  40dc6c:	stp	x4, x5, [x29, #-96]
  40dc70:	stp	x6, x7, [x29, #-80]
  40dc74:	stp	q1, q2, [sp, #16]
  40dc78:	stp	q3, q4, [sp, #48]
  40dc7c:	str	q0, [sp]
  40dc80:	stp	q5, q6, [sp, #80]
  40dc84:	str	q7, [sp, #112]
  40dc88:	stp	x9, x8, [x29, #-16]
  40dc8c:	stp	x11, x10, [x29, #-32]
  40dc90:	mov	x19, x0
  40dc94:	ldrb	w0, [x0, #13]
  40dc98:	mov	x20, x1
  40dc9c:	str	x28, [sp, #256]
  40dca0:	cbz	w0, 40dcac <ferror@plt+0xb91c>
  40dca4:	ldr	x1, [x19]
  40dca8:	bl	401ea0 <putc@plt>
  40dcac:	mov	w8, #0x2c                  	// #44
  40dcb0:	strb	w8, [x19, #13]
  40dcb4:	ldp	q0, q1, [x29, #-32]
  40dcb8:	ldr	x0, [x19]
  40dcbc:	sub	x2, x29, #0x40
  40dcc0:	mov	x1, x20
  40dcc4:	stp	q0, q1, [x29, #-64]
  40dcc8:	bl	4022d0 <vfprintf@plt>
  40dccc:	ldp	x20, x19, [sp, #272]
  40dcd0:	ldr	x28, [sp, #256]
  40dcd4:	ldp	x29, x30, [sp, #240]
  40dcd8:	add	sp, sp, #0x120
  40dcdc:	ret
  40dce0:	stp	x29, x30, [sp, #-32]!
  40dce4:	str	x19, [sp, #16]
  40dce8:	mov	x19, x0
  40dcec:	ldrb	w0, [x0, #13]
  40dcf0:	mov	x29, sp
  40dcf4:	cbz	w0, 40dd00 <ferror@plt+0xb970>
  40dcf8:	ldr	x1, [x19]
  40dcfc:	bl	401ea0 <putc@plt>
  40dd00:	ldr	x1, [x19]
  40dd04:	mov	w8, #0x2c                  	// #44
  40dd08:	mov	w0, #0x7b                  	// #123
  40dd0c:	strb	w8, [x19, #13]
  40dd10:	bl	401ea0 <putc@plt>
  40dd14:	ldr	w8, [x19, #8]
  40dd18:	strb	wzr, [x19, #13]
  40dd1c:	add	w8, w8, #0x1
  40dd20:	str	w8, [x19, #8]
  40dd24:	ldr	x19, [sp, #16]
  40dd28:	ldp	x29, x30, [sp], #32
  40dd2c:	ret
  40dd30:	mov	w1, #0x7d                  	// #125
  40dd34:	b	40dd38 <ferror@plt+0xb9a8>
  40dd38:	stp	x29, x30, [sp, #-48]!
  40dd3c:	stp	x22, x21, [sp, #16]
  40dd40:	stp	x20, x19, [sp, #32]
  40dd44:	ldr	w8, [x0, #8]
  40dd48:	mov	x29, sp
  40dd4c:	cbz	w8, 40ddd8 <ferror@plt+0xba48>
  40dd50:	ldrb	w9, [x0, #13]
  40dd54:	mov	x19, x0
  40dd58:	mov	w20, w1
  40dd5c:	sub	w8, w8, #0x1
  40dd60:	str	w8, [x0, #8]
  40dd64:	cbz	w9, 40ddb4 <ferror@plt+0xba24>
  40dd68:	ldrb	w8, [x19, #12]
  40dd6c:	cbz	w8, 40ddb4 <ferror@plt+0xba24>
  40dd70:	ldr	x1, [x19]
  40dd74:	mov	w0, #0xa                   	// #10
  40dd78:	bl	401ea0 <putc@plt>
  40dd7c:	ldr	w8, [x19, #8]
  40dd80:	cbz	w8, 40ddb4 <ferror@plt+0xba24>
  40dd84:	adrp	x21, 411000 <ferror@plt+0xec70>
  40dd88:	mov	w22, wzr
  40dd8c:	add	x21, x21, #0x60e
  40dd90:	ldr	x3, [x19]
  40dd94:	mov	w1, #0x4                   	// #4
  40dd98:	mov	w2, #0x1                   	// #1
  40dd9c:	mov	x0, x21
  40dda0:	bl	4021b0 <fwrite@plt>
  40dda4:	ldr	w8, [x19, #8]
  40dda8:	add	w22, w22, #0x1
  40ddac:	cmp	w22, w8
  40ddb0:	b.cc	40dd90 <ferror@plt+0xba00>  // b.lo, b.ul, b.last
  40ddb4:	ldr	x1, [x19]
  40ddb8:	mov	w0, w20
  40ddbc:	bl	401ea0 <putc@plt>
  40ddc0:	mov	w8, #0x2c                  	// #44
  40ddc4:	strb	w8, [x19, #13]
  40ddc8:	ldp	x20, x19, [sp, #32]
  40ddcc:	ldp	x22, x21, [sp, #16]
  40ddd0:	ldp	x29, x30, [sp], #48
  40ddd4:	ret
  40ddd8:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40dddc:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40dde0:	adrp	x3, 412000 <ferror@plt+0xfc70>
  40dde4:	add	x0, x0, #0x953
  40dde8:	add	x1, x1, #0x8ea
  40ddec:	add	x3, x3, #0x963
  40ddf0:	mov	w2, #0x85                  	// #133
  40ddf4:	bl	4022f0 <__assert_fail@plt>
  40ddf8:	stp	x29, x30, [sp, #-32]!
  40ddfc:	str	x19, [sp, #16]
  40de00:	mov	x19, x0
  40de04:	ldrb	w0, [x0, #13]
  40de08:	mov	x29, sp
  40de0c:	cbz	w0, 40de18 <ferror@plt+0xba88>
  40de10:	ldr	x1, [x19]
  40de14:	bl	401ea0 <putc@plt>
  40de18:	ldr	x1, [x19]
  40de1c:	mov	w8, #0x2c                  	// #44
  40de20:	mov	w0, #0x5b                  	// #91
  40de24:	strb	w8, [x19, #13]
  40de28:	bl	401ea0 <putc@plt>
  40de2c:	ldr	w8, [x19, #8]
  40de30:	ldrb	w9, [x19, #12]
  40de34:	strb	wzr, [x19, #13]
  40de38:	add	w8, w8, #0x1
  40de3c:	str	w8, [x19, #8]
  40de40:	cbz	w9, 40de58 <ferror@plt+0xbac8>
  40de44:	ldr	x1, [x19]
  40de48:	ldr	x19, [sp, #16]
  40de4c:	mov	w0, #0x20                  	// #32
  40de50:	ldp	x29, x30, [sp], #32
  40de54:	b	401ea0 <putc@plt>
  40de58:	ldr	x19, [sp, #16]
  40de5c:	ldp	x29, x30, [sp], #32
  40de60:	ret
  40de64:	stp	x29, x30, [sp, #-32]!
  40de68:	ldrb	w8, [x0, #12]
  40de6c:	str	x19, [sp, #16]
  40de70:	mov	x19, x0
  40de74:	mov	x29, sp
  40de78:	cbz	w8, 40de90 <ferror@plt+0xbb00>
  40de7c:	ldrb	w8, [x19, #13]
  40de80:	cbz	w8, 40de90 <ferror@plt+0xbb00>
  40de84:	ldr	x1, [x19]
  40de88:	mov	w0, #0x20                  	// #32
  40de8c:	bl	401ea0 <putc@plt>
  40de90:	strb	wzr, [x19, #13]
  40de94:	mov	x0, x19
  40de98:	ldr	x19, [sp, #16]
  40de9c:	mov	w1, #0x5d                  	// #93
  40dea0:	ldp	x29, x30, [sp], #32
  40dea4:	b	40dd38 <ferror@plt+0xb9a8>
  40dea8:	stp	x29, x30, [sp, #-32]!
  40deac:	stp	x20, x19, [sp, #16]
  40deb0:	mov	x19, x0
  40deb4:	ldrb	w0, [x0, #13]
  40deb8:	mov	x20, x1
  40debc:	mov	x29, sp
  40dec0:	cbz	w0, 40decc <ferror@plt+0xbb3c>
  40dec4:	ldr	x1, [x19]
  40dec8:	bl	401ea0 <putc@plt>
  40decc:	mov	w8, #0x2c                  	// #44
  40ded0:	strb	w8, [x19, #13]
  40ded4:	mov	x0, x19
  40ded8:	mov	x1, x20
  40dedc:	ldp	x20, x19, [sp, #16]
  40dee0:	ldp	x29, x30, [sp], #32
  40dee4:	b	40da8c <ferror@plt+0xb6fc>
  40dee8:	adrp	x8, 412000 <ferror@plt+0xfc70>
  40deec:	adrp	x9, 412000 <ferror@plt+0xfc70>
  40def0:	add	x8, x8, #0x7bc
  40def4:	add	x9, x9, #0x7b7
  40def8:	tst	w1, #0x1
  40defc:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40df00:	csel	x2, x9, x8, ne  // ne = any
  40df04:	add	x1, x1, #0x2e9
  40df08:	b	40dc3c <ferror@plt+0xb8ac>
  40df0c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40df10:	add	x1, x1, #0x91d
  40df14:	b	40dc3c <ferror@plt+0xb8ac>
  40df18:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40df1c:	add	x1, x1, #0x922
  40df20:	b	40dc3c <ferror@plt+0xb8ac>
  40df24:	and	w2, w1, #0xff
  40df28:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40df2c:	add	x1, x1, #0x925
  40df30:	b	40dc3c <ferror@plt+0xb8ac>
  40df34:	and	w2, w1, #0xffff
  40df38:	adrp	x1, 411000 <ferror@plt+0xec70>
  40df3c:	add	x1, x1, #0xf8d
  40df40:	b	40dc3c <ferror@plt+0xb8ac>
  40df44:	mov	w2, w1
  40df48:	adrp	x1, 411000 <ferror@plt+0xec70>
  40df4c:	add	x1, x1, #0xe1a
  40df50:	b	40dc3c <ferror@plt+0xb8ac>
  40df54:	mov	x2, x1
  40df58:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40df5c:	add	x1, x1, #0x92a
  40df60:	b	40dc3c <ferror@plt+0xb8ac>
  40df64:	mov	x2, x1
  40df68:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40df6c:	add	x1, x1, #0x92e
  40df70:	b	40dc3c <ferror@plt+0xb8ac>
  40df74:	mov	x2, x1
  40df78:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40df7c:	add	x1, x1, #0x92a
  40df80:	b	40dc3c <ferror@plt+0xb8ac>
  40df84:	mov	x2, x1
  40df88:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40df8c:	add	x1, x1, #0x932
  40df90:	b	40dc3c <ferror@plt+0xb8ac>
  40df94:	mov	w2, w1
  40df98:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40df9c:	add	x1, x1, #0x62d
  40dfa0:	b	40dc3c <ferror@plt+0xb8ac>
  40dfa4:	mov	x2, x1
  40dfa8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40dfac:	add	x1, x1, #0x937
  40dfb0:	b	40dc3c <ferror@plt+0xb8ac>
  40dfb4:	stp	x29, x30, [sp, #-32]!
  40dfb8:	stp	x20, x19, [sp, #16]
  40dfbc:	mov	x29, sp
  40dfc0:	mov	x19, x2
  40dfc4:	mov	x20, x0
  40dfc8:	bl	40d9c4 <ferror@plt+0xb634>
  40dfcc:	ldrb	w0, [x20, #13]
  40dfd0:	cbz	w0, 40dfdc <ferror@plt+0xbc4c>
  40dfd4:	ldr	x1, [x20]
  40dfd8:	bl	401ea0 <putc@plt>
  40dfdc:	mov	w8, #0x2c                  	// #44
  40dfe0:	strb	w8, [x20, #13]
  40dfe4:	mov	x0, x20
  40dfe8:	mov	x1, x19
  40dfec:	ldp	x20, x19, [sp, #16]
  40dff0:	ldp	x29, x30, [sp], #32
  40dff4:	b	40da8c <ferror@plt+0xb6fc>
  40dff8:	stp	x29, x30, [sp, #-32]!
  40dffc:	stp	x20, x19, [sp, #16]
  40e000:	mov	x29, sp
  40e004:	mov	w19, w2
  40e008:	mov	x20, x0
  40e00c:	bl	40d9c4 <ferror@plt+0xb634>
  40e010:	tst	w19, #0x1
  40e014:	mov	x0, x20
  40e018:	ldp	x20, x19, [sp, #16]
  40e01c:	adrp	x8, 412000 <ferror@plt+0xfc70>
  40e020:	adrp	x9, 412000 <ferror@plt+0xfc70>
  40e024:	add	x8, x8, #0x7bc
  40e028:	add	x9, x9, #0x7b7
  40e02c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40e030:	csel	x2, x9, x8, ne  // ne = any
  40e034:	add	x1, x1, #0x2e9
  40e038:	ldp	x29, x30, [sp], #32
  40e03c:	b	40dc3c <ferror@plt+0xb8ac>
  40e040:	str	d8, [sp, #-32]!
  40e044:	stp	x29, x30, [sp, #8]
  40e048:	str	x19, [sp, #24]
  40e04c:	mov	x29, sp
  40e050:	mov	v8.16b, v0.16b
  40e054:	mov	x19, x0
  40e058:	bl	40d9c4 <ferror@plt+0xb634>
  40e05c:	mov	x0, x19
  40e060:	ldr	x19, [sp, #24]
  40e064:	ldp	x29, x30, [sp, #8]
  40e068:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40e06c:	add	x1, x1, #0x922
  40e070:	mov	v0.16b, v8.16b
  40e074:	ldr	d8, [sp], #32
  40e078:	b	40dc3c <ferror@plt+0xb8ac>
  40e07c:	stp	x29, x30, [sp, #-32]!
  40e080:	stp	x20, x19, [sp, #16]
  40e084:	mov	x29, sp
  40e088:	mov	w19, w2
  40e08c:	mov	x20, x0
  40e090:	bl	40d9c4 <ferror@plt+0xb634>
  40e094:	mov	x0, x20
  40e098:	mov	w2, w19
  40e09c:	ldp	x20, x19, [sp, #16]
  40e0a0:	adrp	x1, 411000 <ferror@plt+0xec70>
  40e0a4:	add	x1, x1, #0xe1a
  40e0a8:	ldp	x29, x30, [sp], #32
  40e0ac:	b	40dc3c <ferror@plt+0xb8ac>
  40e0b0:	stp	x29, x30, [sp, #-32]!
  40e0b4:	stp	x20, x19, [sp, #16]
  40e0b8:	mov	x29, sp
  40e0bc:	mov	x19, x2
  40e0c0:	mov	x20, x0
  40e0c4:	bl	40d9c4 <ferror@plt+0xb634>
  40e0c8:	mov	x0, x20
  40e0cc:	mov	x2, x19
  40e0d0:	ldp	x20, x19, [sp, #16]
  40e0d4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40e0d8:	add	x1, x1, #0x92a
  40e0dc:	ldp	x29, x30, [sp], #32
  40e0e0:	b	40dc3c <ferror@plt+0xb8ac>
  40e0e4:	stp	x29, x30, [sp, #-32]!
  40e0e8:	stp	x20, x19, [sp, #16]
  40e0ec:	mov	x29, sp
  40e0f0:	mov	x19, x2
  40e0f4:	mov	x20, x0
  40e0f8:	bl	40d9c4 <ferror@plt+0xb634>
  40e0fc:	mov	x0, x20
  40e100:	mov	x2, x19
  40e104:	ldp	x20, x19, [sp, #16]
  40e108:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40e10c:	add	x1, x1, #0x92e
  40e110:	ldp	x29, x30, [sp], #32
  40e114:	b	40dc3c <ferror@plt+0xb8ac>
  40e118:	stp	x29, x30, [sp, #-32]!
  40e11c:	stp	x20, x19, [sp, #16]
  40e120:	mov	x29, sp
  40e124:	mov	w19, w2
  40e128:	mov	x20, x0
  40e12c:	bl	40d9c4 <ferror@plt+0xb634>
  40e130:	and	w2, w19, #0xff
  40e134:	mov	x0, x20
  40e138:	ldp	x20, x19, [sp, #16]
  40e13c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40e140:	add	x1, x1, #0x925
  40e144:	ldp	x29, x30, [sp], #32
  40e148:	b	40dc3c <ferror@plt+0xb8ac>
  40e14c:	stp	x29, x30, [sp, #-32]!
  40e150:	stp	x20, x19, [sp, #16]
  40e154:	mov	x29, sp
  40e158:	mov	w19, w2
  40e15c:	mov	x20, x0
  40e160:	bl	40d9c4 <ferror@plt+0xb634>
  40e164:	and	w2, w19, #0xffff
  40e168:	mov	x0, x20
  40e16c:	ldp	x20, x19, [sp, #16]
  40e170:	adrp	x1, 411000 <ferror@plt+0xec70>
  40e174:	add	x1, x1, #0xf8d
  40e178:	ldp	x29, x30, [sp], #32
  40e17c:	b	40dc3c <ferror@plt+0xb8ac>
  40e180:	stp	x29, x30, [sp, #-32]!
  40e184:	stp	x20, x19, [sp, #16]
  40e188:	mov	x29, sp
  40e18c:	mov	x19, x2
  40e190:	mov	x20, x0
  40e194:	bl	40d9c4 <ferror@plt+0xb634>
  40e198:	mov	x0, x20
  40e19c:	mov	x2, x19
  40e1a0:	ldp	x20, x19, [sp, #16]
  40e1a4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40e1a8:	add	x1, x1, #0x92a
  40e1ac:	ldp	x29, x30, [sp], #32
  40e1b0:	b	40dc3c <ferror@plt+0xb8ac>
  40e1b4:	stp	x29, x30, [sp, #-32]!
  40e1b8:	stp	x20, x19, [sp, #16]
  40e1bc:	mov	x29, sp
  40e1c0:	mov	x19, x2
  40e1c4:	mov	x20, x0
  40e1c8:	bl	40d9c4 <ferror@plt+0xb634>
  40e1cc:	mov	x0, x20
  40e1d0:	mov	x2, x19
  40e1d4:	ldp	x20, x19, [sp, #16]
  40e1d8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40e1dc:	add	x1, x1, #0x932
  40e1e0:	ldp	x29, x30, [sp], #32
  40e1e4:	b	40dc3c <ferror@plt+0xb8ac>
  40e1e8:	stp	x29, x30, [sp, #-32]!
  40e1ec:	stp	x20, x19, [sp, #16]
  40e1f0:	mov	x29, sp
  40e1f4:	mov	w19, w2
  40e1f8:	mov	x20, x0
  40e1fc:	bl	40d9c4 <ferror@plt+0xb634>
  40e200:	mov	x0, x20
  40e204:	mov	w2, w19
  40e208:	ldp	x20, x19, [sp, #16]
  40e20c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40e210:	add	x1, x1, #0x62d
  40e214:	ldp	x29, x30, [sp], #32
  40e218:	b	40dc3c <ferror@plt+0xb8ac>
  40e21c:	stp	x29, x30, [sp, #-32]!
  40e220:	stp	x20, x19, [sp, #16]
  40e224:	mov	x29, sp
  40e228:	mov	x19, x2
  40e22c:	mov	x20, x0
  40e230:	bl	40d9c4 <ferror@plt+0xb634>
  40e234:	mov	x0, x20
  40e238:	mov	x2, x19
  40e23c:	ldp	x20, x19, [sp, #16]
  40e240:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40e244:	add	x1, x1, #0x937
  40e248:	ldp	x29, x30, [sp], #32
  40e24c:	b	40dc3c <ferror@plt+0xb8ac>
  40e250:	stp	x29, x30, [sp, #-32]!
  40e254:	str	x19, [sp, #16]
  40e258:	mov	x29, sp
  40e25c:	mov	x19, x0
  40e260:	bl	40d9c4 <ferror@plt+0xb634>
  40e264:	mov	x0, x19
  40e268:	ldr	x19, [sp, #16]
  40e26c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40e270:	add	x1, x1, #0x91d
  40e274:	ldp	x29, x30, [sp], #32
  40e278:	b	40dc3c <ferror@plt+0xb8ac>
  40e27c:	mov	w0, wzr
  40e280:	ret
  40e284:	mov	w0, wzr
  40e288:	ret
  40e28c:	stp	x29, x30, [sp, #-32]!
  40e290:	mov	x29, sp
  40e294:	mov	w8, #0x1                   	// #1
  40e298:	str	w8, [x29, #28]
  40e29c:	str	x19, [sp, #16]
  40e2a0:	mov	x19, x0
  40e2a4:	ldr	w0, [x0]
  40e2a8:	add	x3, x29, #0x1c
  40e2ac:	mov	w1, #0x10e                 	// #270
  40e2b0:	mov	w2, #0xc                   	// #12
  40e2b4:	mov	w4, #0x4                   	// #4
  40e2b8:	bl	401f60 <setsockopt@plt>
  40e2bc:	tbnz	w0, #31, 40e2cc <ferror@plt+0xbf3c>
  40e2c0:	ldr	w8, [x19, #48]
  40e2c4:	orr	w8, w8, #0x4
  40e2c8:	str	w8, [x19, #48]
  40e2cc:	ldr	x19, [sp, #16]
  40e2d0:	ldp	x29, x30, [sp], #32
  40e2d4:	ret
  40e2d8:	sub	sp, sp, #0x20
  40e2dc:	stp	x29, x30, [sp, #16]
  40e2e0:	add	x29, sp, #0x10
  40e2e4:	stur	w1, [x29, #-4]
  40e2e8:	ldr	w0, [x0]
  40e2ec:	sub	x3, x29, #0x4
  40e2f0:	mov	w1, #0x10e                 	// #270
  40e2f4:	mov	w2, #0x1                   	// #1
  40e2f8:	mov	w4, #0x4                   	// #4
  40e2fc:	bl	401f60 <setsockopt@plt>
  40e300:	ldp	x29, x30, [sp, #16]
  40e304:	add	sp, sp, #0x20
  40e308:	ret
  40e30c:	stp	x29, x30, [sp, #-32]!
  40e310:	str	x19, [sp, #16]
  40e314:	mov	x19, x0
  40e318:	ldr	w0, [x0]
  40e31c:	mov	x29, sp
  40e320:	tbnz	w0, #31, 40e330 <ferror@plt+0xbfa0>
  40e324:	bl	402060 <close@plt>
  40e328:	mov	w8, #0xffffffff            	// #-1
  40e32c:	str	w8, [x19]
  40e330:	ldr	x19, [sp, #16]
  40e334:	ldp	x29, x30, [sp], #32
  40e338:	ret
  40e33c:	sub	sp, sp, #0x40
  40e340:	stp	x29, x30, [sp, #16]
  40e344:	stp	x20, x19, [sp, #48]
  40e348:	add	x29, sp, #0x10
  40e34c:	mov	w20, w1
  40e350:	mov	w8, #0x8000                	// #32768
  40e354:	mov	w9, #0x1                   	// #1
  40e358:	movi	v0.2d, #0x0
  40e35c:	mov	w1, #0x3                   	// #3
  40e360:	str	x21, [sp, #32]
  40e364:	mov	x19, x0
  40e368:	str	w8, [x29, #24]
  40e36c:	stur	w9, [x29, #-4]
  40e370:	stp	q0, q0, [x0, #16]
  40e374:	str	xzr, [x0, #48]
  40e378:	str	q0, [x0]
  40e37c:	str	w2, [x0, #36]
  40e380:	mov	w0, #0x10                  	// #16
  40e384:	movk	w1, #0x8, lsl #16
  40e388:	bl	4021c0 <socket@plt>
  40e38c:	str	w0, [x19]
  40e390:	tbnz	w0, #31, 40e458 <ferror@plt+0xc0c8>
  40e394:	add	x3, x29, #0x18
  40e398:	mov	w1, #0x1                   	// #1
  40e39c:	mov	w2, #0x7                   	// #7
  40e3a0:	mov	w4, #0x4                   	// #4
  40e3a4:	bl	401f60 <setsockopt@plt>
  40e3a8:	tbnz	w0, #31, 40e464 <ferror@plt+0xc0d4>
  40e3ac:	adrp	x3, 423000 <ferror@plt+0x20c70>
  40e3b0:	ldr	w0, [x19]
  40e3b4:	ldr	x3, [x3, #4024]
  40e3b8:	mov	w1, #0x1                   	// #1
  40e3bc:	mov	w2, #0x8                   	// #8
  40e3c0:	mov	w4, #0x4                   	// #4
  40e3c4:	bl	401f60 <setsockopt@plt>
  40e3c8:	tbnz	w0, #31, 40e470 <ferror@plt+0xc0e0>
  40e3cc:	ldr	w0, [x19]
  40e3d0:	sub	x3, x29, #0x4
  40e3d4:	mov	w1, #0x10e                 	// #270
  40e3d8:	mov	w2, #0xb                   	// #11
  40e3dc:	mov	w4, #0x4                   	// #4
  40e3e0:	bl	401f60 <setsockopt@plt>
  40e3e4:	mov	x21, x19
  40e3e8:	str	xzr, [x21, #4]!
  40e3ec:	mov	w8, #0x10                  	// #16
  40e3f0:	strh	w8, [x21]
  40e3f4:	ldr	w0, [x19]
  40e3f8:	mov	w2, #0xc                   	// #12
  40e3fc:	mov	x1, x21
  40e400:	str	w20, [x19, #12]
  40e404:	mov	w20, #0xc                   	// #12
  40e408:	bl	401e60 <bind@plt>
  40e40c:	tbnz	w0, #31, 40e47c <ferror@plt+0xc0ec>
  40e410:	str	w20, [x29, #28]
  40e414:	ldr	w0, [x19]
  40e418:	add	x2, x29, #0x1c
  40e41c:	mov	x1, x21
  40e420:	bl	402340 <getsockname@plt>
  40e424:	tbnz	w0, #31, 40e488 <ferror@plt+0xc0f8>
  40e428:	ldr	w2, [x29, #28]
  40e42c:	cmp	w2, #0xc
  40e430:	b.ne	40e498 <ferror@plt+0xc108>  // b.any
  40e434:	ldrh	w2, [x21]
  40e438:	cmp	w2, #0x10
  40e43c:	b.ne	40e4ac <ferror@plt+0xc11c>  // b.any
  40e440:	mov	x0, xzr
  40e444:	bl	401f40 <time@plt>
  40e448:	mov	x8, x0
  40e44c:	mov	w0, wzr
  40e450:	str	w8, [x19, #28]
  40e454:	b	40e4c8 <ferror@plt+0xc138>
  40e458:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40e45c:	add	x0, x0, #0x988
  40e460:	b	40e490 <ferror@plt+0xc100>
  40e464:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40e468:	add	x0, x0, #0x9a3
  40e46c:	b	40e490 <ferror@plt+0xc100>
  40e470:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40e474:	add	x0, x0, #0x9ad
  40e478:	b	40e490 <ferror@plt+0xc100>
  40e47c:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40e480:	add	x0, x0, #0x9b7
  40e484:	b	40e490 <ferror@plt+0xc100>
  40e488:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40e48c:	add	x0, x0, #0x9d2
  40e490:	bl	401e10 <perror@plt>
  40e494:	b	40e4c4 <ferror@plt+0xc134>
  40e498:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40e49c:	ldr	x8, [x8, #3992]
  40e4a0:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40e4a4:	add	x1, x1, #0x9e5
  40e4a8:	b	40e4bc <ferror@plt+0xc12c>
  40e4ac:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40e4b0:	ldr	x8, [x8, #3992]
  40e4b4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40e4b8:	add	x1, x1, #0x9fe
  40e4bc:	ldr	x0, [x8]
  40e4c0:	bl	402360 <fprintf@plt>
  40e4c4:	mov	w0, #0xffffffff            	// #-1
  40e4c8:	ldp	x20, x19, [sp, #48]
  40e4cc:	ldr	x21, [sp, #32]
  40e4d0:	ldp	x29, x30, [sp, #16]
  40e4d4:	add	sp, sp, #0x40
  40e4d8:	ret
  40e4dc:	mov	w2, wzr
  40e4e0:	b	40e33c <ferror@plt+0xbfac>
  40e4e4:	sub	sp, sp, #0xc0
  40e4e8:	mov	x8, #0x18                  	// #24
  40e4ec:	movk	x8, #0x6a, lsl #32
  40e4f0:	movi	v0.2d, #0x0
  40e4f4:	movk	x8, #0x301, lsl #48
  40e4f8:	stp	x29, x30, [sp, #160]
  40e4fc:	stur	q0, [sp, #144]
  40e500:	stur	q0, [sp, #132]
  40e504:	stur	q0, [sp, #116]
  40e508:	stur	q0, [sp, #100]
  40e50c:	stur	q0, [sp, #84]
  40e510:	stur	q0, [sp, #68]
  40e514:	stur	q0, [sp, #52]
  40e518:	stur	q0, [sp, #36]
  40e51c:	stur	q0, [sp, #20]
  40e520:	str	x8, [sp, #8]
  40e524:	ldr	w8, [x0, #28]
  40e528:	str	x19, [sp, #176]
  40e52c:	mov	x19, x0
  40e530:	add	x29, sp, #0xa0
  40e534:	add	w8, w8, #0x1
  40e538:	stp	w8, w8, [x0, #28]
  40e53c:	str	w8, [sp, #16]
  40e540:	strb	w1, [sp, #24]
  40e544:	cbz	x2, 40e568 <ferror@plt+0xc1d8>
  40e548:	add	x0, sp, #0x8
  40e54c:	mov	w1, #0x98                  	// #152
  40e550:	blr	x2
  40e554:	cbz	w0, 40e568 <ferror@plt+0xc1d8>
  40e558:	ldr	x19, [sp, #176]
  40e55c:	ldp	x29, x30, [sp, #160]
  40e560:	add	sp, sp, #0xc0
  40e564:	ret
  40e568:	ldr	w0, [x19]
  40e56c:	add	x1, sp, #0x8
  40e570:	mov	w2, #0x98                  	// #152
  40e574:	mov	w3, wzr
  40e578:	bl	402170 <send@plt>
  40e57c:	ldr	x19, [sp, #176]
  40e580:	ldp	x29, x30, [sp, #160]
  40e584:	add	sp, sp, #0xc0
  40e588:	ret
  40e58c:	sub	sp, sp, #0xc0
  40e590:	mov	x8, #0x18                  	// #24
  40e594:	movk	x8, #0x16, lsl #32
  40e598:	movi	v0.2d, #0x0
  40e59c:	movk	x8, #0x301, lsl #48
  40e5a0:	stp	x29, x30, [sp, #160]
  40e5a4:	stur	q0, [sp, #144]
  40e5a8:	stur	q0, [sp, #132]
  40e5ac:	stur	q0, [sp, #116]
  40e5b0:	stur	q0, [sp, #100]
  40e5b4:	stur	q0, [sp, #84]
  40e5b8:	stur	q0, [sp, #68]
  40e5bc:	stur	q0, [sp, #52]
  40e5c0:	stur	q0, [sp, #36]
  40e5c4:	stur	q0, [sp, #20]
  40e5c8:	str	x8, [sp, #8]
  40e5cc:	ldr	w8, [x0, #28]
  40e5d0:	str	x19, [sp, #176]
  40e5d4:	mov	x19, x0
  40e5d8:	add	x29, sp, #0xa0
  40e5dc:	add	w8, w8, #0x1
  40e5e0:	stp	w8, w8, [x0, #28]
  40e5e4:	str	w8, [sp, #16]
  40e5e8:	strb	w1, [sp, #24]
  40e5ec:	cbz	x2, 40e610 <ferror@plt+0xc280>
  40e5f0:	add	x0, sp, #0x8
  40e5f4:	mov	w1, #0x98                  	// #152
  40e5f8:	blr	x2
  40e5fc:	cbz	w0, 40e610 <ferror@plt+0xc280>
  40e600:	ldr	x19, [sp, #176]
  40e604:	ldp	x29, x30, [sp, #160]
  40e608:	add	sp, sp, #0xc0
  40e60c:	ret
  40e610:	ldr	w0, [x19]
  40e614:	add	x1, sp, #0x8
  40e618:	mov	w2, #0x98                  	// #152
  40e61c:	mov	w3, wzr
  40e620:	bl	402170 <send@plt>
  40e624:	ldr	x19, [sp, #176]
  40e628:	ldp	x29, x30, [sp, #160]
  40e62c:	add	sp, sp, #0xc0
  40e630:	ret
  40e634:	sub	sp, sp, #0x30
  40e638:	mov	x8, #0x1c                  	// #28
  40e63c:	movk	x8, #0x4a, lsl #32
  40e640:	movk	x8, #0x301, lsl #48
  40e644:	stp	x29, x30, [sp, #32]
  40e648:	str	x8, [sp]
  40e64c:	ldr	w8, [x0, #28]
  40e650:	mov	w2, #0x1c                  	// #28
  40e654:	mov	w3, wzr
  40e658:	add	x29, sp, #0x20
  40e65c:	add	w8, w8, #0x1
  40e660:	stp	w8, w8, [x0, #28]
  40e664:	stp	w8, wzr, [sp, #8]
  40e668:	strb	w1, [sp, #16]
  40e66c:	stur	xzr, [sp, #17]
  40e670:	str	wzr, [sp, #24]
  40e674:	ldr	w0, [x0]
  40e678:	mov	x1, sp
  40e67c:	bl	402170 <send@plt>
  40e680:	ldp	x29, x30, [sp, #32]
  40e684:	add	sp, sp, #0x30
  40e688:	ret
  40e68c:	sub	sp, sp, #0xc0
  40e690:	mov	x8, #0x1c                  	// #28
  40e694:	movk	x8, #0x1a, lsl #32
  40e698:	movi	v0.2d, #0x0
  40e69c:	movk	x8, #0x301, lsl #48
  40e6a0:	stp	x29, x30, [sp, #160]
  40e6a4:	stur	q0, [sp, #140]
  40e6a8:	stur	q0, [sp, #124]
  40e6ac:	stur	q0, [sp, #108]
  40e6b0:	stur	q0, [sp, #92]
  40e6b4:	stur	q0, [sp, #76]
  40e6b8:	stur	q0, [sp, #60]
  40e6bc:	stur	q0, [sp, #44]
  40e6c0:	stur	q0, [sp, #28]
  40e6c4:	stur	q0, [sp, #12]
  40e6c8:	str	x8, [sp]
  40e6cc:	ldr	w8, [x0, #28]
  40e6d0:	str	x19, [sp, #176]
  40e6d4:	mov	x19, x0
  40e6d8:	add	x29, sp, #0xa0
  40e6dc:	add	w8, w8, #0x1
  40e6e0:	stp	w8, w8, [x0, #28]
  40e6e4:	str	w8, [sp, #8]
  40e6e8:	strb	w1, [sp, #16]
  40e6ec:	cbz	x2, 40e710 <ferror@plt+0xc380>
  40e6f0:	mov	x0, sp
  40e6f4:	mov	w1, #0x9c                  	// #156
  40e6f8:	blr	x2
  40e6fc:	cbz	w0, 40e710 <ferror@plt+0xc380>
  40e700:	ldr	x19, [sp, #176]
  40e704:	ldp	x29, x30, [sp, #160]
  40e708:	add	sp, sp, #0xc0
  40e70c:	ret
  40e710:	ldr	w0, [x19]
  40e714:	mov	x1, sp
  40e718:	mov	w2, #0x9c                  	// #156
  40e71c:	mov	w3, wzr
  40e720:	bl	402170 <send@plt>
  40e724:	ldr	x19, [sp, #176]
  40e728:	ldp	x29, x30, [sp, #160]
  40e72c:	add	sp, sp, #0xc0
  40e730:	ret
  40e734:	sub	sp, sp, #0x30
  40e738:	mov	x8, #0x1c                  	// #28
  40e73c:	movk	x8, #0x22, lsl #32
  40e740:	movk	x8, #0x301, lsl #48
  40e744:	stp	x29, x30, [sp, #32]
  40e748:	str	x8, [sp]
  40e74c:	ldr	w8, [x0, #28]
  40e750:	mov	w2, #0x1c                  	// #28
  40e754:	mov	w3, wzr
  40e758:	add	x29, sp, #0x20
  40e75c:	add	w8, w8, #0x1
  40e760:	stp	w8, w8, [x0, #28]
  40e764:	stp	w8, wzr, [sp, #8]
  40e768:	strb	w1, [sp, #16]
  40e76c:	stur	xzr, [sp, #17]
  40e770:	str	wzr, [sp, #24]
  40e774:	ldr	w0, [x0]
  40e778:	mov	x1, sp
  40e77c:	bl	402170 <send@plt>
  40e780:	ldp	x29, x30, [sp, #32]
  40e784:	add	sp, sp, #0x30
  40e788:	ret
  40e78c:	sub	sp, sp, #0x140
  40e790:	mov	x9, #0x1c                  	// #28
  40e794:	mov	x8, sp
  40e798:	movi	v0.2d, #0x0
  40e79c:	movk	x9, #0x1e, lsl #32
  40e7a0:	movk	x9, #0x301, lsl #48
  40e7a4:	stur	q0, [x8, #252]
  40e7a8:	stur	q0, [x8, #236]
  40e7ac:	stur	q0, [x8, #220]
  40e7b0:	stur	q0, [x8, #204]
  40e7b4:	stur	q0, [x8, #188]
  40e7b8:	stur	q0, [x8, #172]
  40e7bc:	stur	q0, [x8, #156]
  40e7c0:	stur	q0, [x8, #140]
  40e7c4:	add	x8, x8, #0xc
  40e7c8:	stp	x29, x30, [sp, #288]
  40e7cc:	stp	x28, x19, [sp, #304]
  40e7d0:	stur	q0, [sp, #124]
  40e7d4:	stur	q0, [sp, #108]
  40e7d8:	stur	q0, [sp, #92]
  40e7dc:	stur	q0, [sp, #76]
  40e7e0:	stur	q0, [sp, #60]
  40e7e4:	stur	q0, [sp, #44]
  40e7e8:	stur	q0, [sp, #28]
  40e7ec:	stur	q0, [sp, #12]
  40e7f0:	str	q0, [x8, #256]
  40e7f4:	str	x9, [sp]
  40e7f8:	ldr	w8, [x0, #28]
  40e7fc:	mov	x19, x0
  40e800:	add	x29, sp, #0x120
  40e804:	add	w8, w8, #0x1
  40e808:	stp	w8, w8, [x0, #28]
  40e80c:	str	w8, [sp, #8]
  40e810:	strb	w1, [sp, #16]
  40e814:	cbz	x2, 40e838 <ferror@plt+0xc4a8>
  40e818:	mov	x0, sp
  40e81c:	mov	w1, #0x11c                 	// #284
  40e820:	blr	x2
  40e824:	cbz	w0, 40e838 <ferror@plt+0xc4a8>
  40e828:	ldp	x28, x19, [sp, #304]
  40e82c:	ldp	x29, x30, [sp, #288]
  40e830:	add	sp, sp, #0x140
  40e834:	ret
  40e838:	ldr	w0, [x19]
  40e83c:	mov	x1, sp
  40e840:	mov	w2, #0x11c                 	// #284
  40e844:	mov	w3, wzr
  40e848:	bl	402170 <send@plt>
  40e84c:	ldp	x28, x19, [sp, #304]
  40e850:	ldp	x29, x30, [sp, #288]
  40e854:	add	sp, sp, #0x140
  40e858:	ret
  40e85c:	sub	sp, sp, #0x30
  40e860:	mov	x8, #0x14                  	// #20
  40e864:	movk	x8, #0x42, lsl #32
  40e868:	movk	x8, #0x301, lsl #48
  40e86c:	stp	x29, x30, [sp, #32]
  40e870:	str	x8, [sp, #8]
  40e874:	ldr	w8, [x0, #28]
  40e878:	mov	w2, #0x14                  	// #20
  40e87c:	mov	w3, wzr
  40e880:	add	x29, sp, #0x20
  40e884:	add	w8, w8, #0x1
  40e888:	stp	w8, w8, [x0, #28]
  40e88c:	stp	w8, wzr, [sp, #16]
  40e890:	strb	w1, [sp, #24]
  40e894:	strb	wzr, [sp, #25]
  40e898:	strh	wzr, [sp, #26]
  40e89c:	ldr	w0, [x0]
  40e8a0:	add	x1, sp, #0x8
  40e8a4:	bl	402170 <send@plt>
  40e8a8:	ldp	x29, x30, [sp, #32]
  40e8ac:	add	sp, sp, #0x30
  40e8b0:	ret
  40e8b4:	sub	sp, sp, #0x30
  40e8b8:	mov	x8, #0x18                  	// #24
  40e8bc:	movk	x8, #0x56, lsl #32
  40e8c0:	movk	x8, #0x301, lsl #48
  40e8c4:	stp	x29, x30, [sp, #32]
  40e8c8:	str	x8, [sp, #8]
  40e8cc:	ldr	w8, [x0, #28]
  40e8d0:	mov	w2, #0x18                  	// #24
  40e8d4:	mov	w3, wzr
  40e8d8:	add	x29, sp, #0x20
  40e8dc:	add	w8, w8, #0x1
  40e8e0:	stp	w8, w8, [x0, #28]
  40e8e4:	stp	w8, wzr, [sp, #16]
  40e8e8:	strb	w1, [sp, #24]
  40e8ec:	str	wzr, [sp, #28]
  40e8f0:	ldr	w0, [x0]
  40e8f4:	add	x1, sp, #0x8
  40e8f8:	bl	402170 <send@plt>
  40e8fc:	ldp	x29, x30, [sp, #32]
  40e900:	add	sp, sp, #0x30
  40e904:	ret
  40e908:	sub	sp, sp, #0x30
  40e90c:	mov	x8, #0x14                  	// #20
  40e910:	movk	x8, #0x52, lsl #32
  40e914:	movk	x8, #0x301, lsl #48
  40e918:	stp	x29, x30, [sp, #32]
  40e91c:	str	x8, [sp, #8]
  40e920:	ldr	w8, [x0, #28]
  40e924:	mov	w2, #0x14                  	// #20
  40e928:	mov	w3, wzr
  40e92c:	add	x29, sp, #0x20
  40e930:	add	w8, w8, #0x1
  40e934:	stp	w8, w8, [x0, #28]
  40e938:	stp	w8, wzr, [sp, #16]
  40e93c:	strb	w1, [sp, #24]
  40e940:	ldr	w0, [x0]
  40e944:	add	x1, sp, #0x8
  40e948:	bl	402170 <send@plt>
  40e94c:	ldp	x29, x30, [sp, #32]
  40e950:	add	sp, sp, #0x30
  40e954:	ret
  40e958:	stp	x29, x30, [sp, #-48]!
  40e95c:	stp	x28, x21, [sp, #16]
  40e960:	stp	x20, x19, [sp, #32]
  40e964:	mov	x29, sp
  40e968:	sub	sp, sp, #0x420
  40e96c:	add	x8, sp, #0x8
  40e970:	mov	x20, x2
  40e974:	mov	w21, w1
  40e978:	mov	x19, x0
  40e97c:	add	x0, x8, #0xc
  40e980:	mov	w2, #0x408                 	// #1032
  40e984:	mov	w1, wzr
  40e988:	bl	401fb0 <memset@plt>
  40e98c:	mov	x8, #0x14                  	// #20
  40e990:	movk	x8, #0x5a, lsl #32
  40e994:	movk	x8, #0x301, lsl #48
  40e998:	str	x8, [sp, #8]
  40e99c:	ldr	w8, [x19, #28]
  40e9a0:	add	w8, w8, #0x1
  40e9a4:	stp	w8, w8, [x19, #28]
  40e9a8:	str	w8, [sp, #16]
  40e9ac:	strb	w21, [sp, #24]
  40e9b0:	cbz	x20, 40e9dc <ferror@plt+0xc64c>
  40e9b4:	add	x0, sp, #0x8
  40e9b8:	mov	w1, #0x414                 	// #1044
  40e9bc:	blr	x20
  40e9c0:	cbnz	w0, 40e9e0 <ferror@plt+0xc650>
  40e9c4:	ldr	w0, [x19]
  40e9c8:	ldr	w2, [sp, #8]
  40e9cc:	add	x1, sp, #0x8
  40e9d0:	mov	w3, wzr
  40e9d4:	bl	402170 <send@plt>
  40e9d8:	b	40e9e0 <ferror@plt+0xc650>
  40e9dc:	mov	w0, #0xffffffea            	// #-22
  40e9e0:	add	sp, sp, #0x420
  40e9e4:	ldp	x20, x19, [sp, #32]
  40e9e8:	ldp	x28, x21, [sp, #16]
  40e9ec:	ldp	x29, x30, [sp], #48
  40e9f0:	ret
  40e9f4:	sub	sp, sp, #0x40
  40e9f8:	stp	x29, x30, [sp, #48]
  40e9fc:	add	x29, sp, #0x30
  40ea00:	cbz	w1, 40ea40 <ferror@plt+0xc6b0>
  40ea04:	mov	x8, #0x20                  	// #32
  40ea08:	movk	x8, #0x12, lsl #32
  40ea0c:	movk	x8, #0x301, lsl #48
  40ea10:	str	x8, [sp, #8]
  40ea14:	ldr	w8, [x0, #28]
  40ea18:	mov	w2, #0x20                  	// #32
  40ea1c:	add	w8, w8, #0x1
  40ea20:	stp	w8, w8, [x0, #28]
  40ea24:	stp	w8, wzr, [sp, #16]
  40ea28:	strb	w1, [sp, #24]
  40ea2c:	stur	xzr, [sp, #25]
  40ea30:	str	xzr, [sp, #32]
  40ea34:	ldr	w0, [x0]
  40ea38:	add	x1, sp, #0x8
  40ea3c:	b	40ea88 <ferror@plt+0xc6f8>
  40ea40:	mov	x8, #0x28                  	// #40
  40ea44:	movk	x8, #0x12, lsl #32
  40ea48:	movk	x8, #0x301, lsl #48
  40ea4c:	str	x8, [sp, #8]
  40ea50:	ldr	w8, [x0, #28]
  40ea54:	mov	x9, #0x8                   	// #8
  40ea58:	movk	x9, #0x1d, lsl #16
  40ea5c:	movk	x9, #0x1, lsl #32
  40ea60:	add	w8, w8, #0x1
  40ea64:	stp	w8, w8, [x0, #28]
  40ea68:	str	w8, [sp, #16]
  40ea6c:	stur	xzr, [sp, #28]
  40ea70:	stur	xzr, [sp, #20]
  40ea74:	str	wzr, [sp, #36]
  40ea78:	str	x9, [sp, #40]
  40ea7c:	ldr	w0, [x0]
  40ea80:	add	x1, sp, #0x8
  40ea84:	mov	w2, #0x28                  	// #40
  40ea88:	mov	w3, wzr
  40ea8c:	bl	402170 <send@plt>
  40ea90:	ldp	x29, x30, [sp, #48]
  40ea94:	add	sp, sp, #0x40
  40ea98:	ret
  40ea9c:	sub	sp, sp, #0x40
  40eaa0:	cmp	w1, #0x7
  40eaa4:	stp	x29, x30, [sp, #48]
  40eaa8:	add	x29, sp, #0x30
  40eaac:	b.eq	40eab4 <ferror@plt+0xc724>  // b.none
  40eab0:	cbnz	w1, 40eafc <ferror@plt+0xc76c>
  40eab4:	mov	x8, #0x28                  	// #40
  40eab8:	movk	x8, #0x12, lsl #32
  40eabc:	movk	x8, #0x301, lsl #48
  40eac0:	str	x8, [sp, #8]
  40eac4:	ldr	w8, [x0, #28]
  40eac8:	mov	w9, #0x8                   	// #8
  40eacc:	movk	w9, #0x1d, lsl #16
  40ead0:	add	w8, w8, #0x1
  40ead4:	stp	w8, w8, [x0, #28]
  40ead8:	stp	w8, wzr, [sp, #16]
  40eadc:	strb	w1, [sp, #24]
  40eae0:	stur	xzr, [sp, #25]
  40eae4:	str	xzr, [sp, #32]
  40eae8:	stp	w9, w2, [sp, #40]
  40eaec:	ldr	w0, [x0]
  40eaf0:	add	x1, sp, #0x8
  40eaf4:	mov	w2, #0x28                  	// #40
  40eaf8:	b	40eb34 <ferror@plt+0xc7a4>
  40eafc:	mov	x8, #0x20                  	// #32
  40eb00:	movk	x8, #0x12, lsl #32
  40eb04:	movk	x8, #0x301, lsl #48
  40eb08:	str	x8, [sp, #8]
  40eb0c:	ldr	w8, [x0, #28]
  40eb10:	mov	w2, #0x20                  	// #32
  40eb14:	add	w8, w8, #0x1
  40eb18:	stp	w8, w8, [x0, #28]
  40eb1c:	stp	w8, wzr, [sp, #16]
  40eb20:	strb	w1, [sp, #24]
  40eb24:	stur	xzr, [sp, #25]
  40eb28:	str	xzr, [sp, #32]
  40eb2c:	ldr	w0, [x0]
  40eb30:	add	x1, sp, #0x8
  40eb34:	mov	w3, wzr
  40eb38:	bl	402170 <send@plt>
  40eb3c:	ldp	x29, x30, [sp, #48]
  40eb40:	add	sp, sp, #0x40
  40eb44:	ret
  40eb48:	stp	x29, x30, [sp, #-48]!
  40eb4c:	stp	x28, x21, [sp, #16]
  40eb50:	stp	x20, x19, [sp, #32]
  40eb54:	mov	x29, sp
  40eb58:	sub	sp, sp, #0x420
  40eb5c:	mov	x21, x2
  40eb60:	mov	w20, w1
  40eb64:	cmp	w1, #0x11
  40eb68:	mov	x19, x0
  40eb6c:	b.eq	40eb74 <ferror@plt+0xc7e4>  // b.none
  40eb70:	cbnz	w20, 40ebd0 <ferror@plt+0xc840>
  40eb74:	mov	x8, sp
  40eb78:	add	x0, x8, #0xc
  40eb7c:	mov	w2, #0x414                 	// #1044
  40eb80:	mov	w1, wzr
  40eb84:	bl	401fb0 <memset@plt>
  40eb88:	mov	x8, #0x20                  	// #32
  40eb8c:	movk	x8, #0x12, lsl #32
  40eb90:	movk	x8, #0x301, lsl #48
  40eb94:	str	x8, [sp]
  40eb98:	ldr	w8, [x19, #28]
  40eb9c:	add	w8, w8, #0x1
  40eba0:	stp	w8, w8, [x19, #28]
  40eba4:	str	w8, [sp, #8]
  40eba8:	strb	w20, [sp, #16]
  40ebac:	cbz	x21, 40ec14 <ferror@plt+0xc884>
  40ebb0:	mov	x0, sp
  40ebb4:	mov	w1, #0x420                 	// #1056
  40ebb8:	blr	x21
  40ebbc:	cbnz	w0, 40ec18 <ferror@plt+0xc888>
  40ebc0:	ldr	w0, [x19]
  40ebc4:	ldr	w2, [sp]
  40ebc8:	mov	x1, sp
  40ebcc:	b	40ec08 <ferror@plt+0xc878>
  40ebd0:	mov	x8, #0x20                  	// #32
  40ebd4:	movk	x8, #0x12, lsl #32
  40ebd8:	movk	x8, #0x301, lsl #48
  40ebdc:	str	x8, [sp]
  40ebe0:	ldr	w8, [x19, #28]
  40ebe4:	mov	x1, sp
  40ebe8:	mov	w2, #0x20                  	// #32
  40ebec:	add	w8, w8, #0x1
  40ebf0:	stp	w8, w8, [x19, #28]
  40ebf4:	stp	w8, wzr, [sp, #8]
  40ebf8:	strb	w20, [sp, #16]
  40ebfc:	stur	xzr, [sp, #17]
  40ec00:	str	xzr, [sp, #24]
  40ec04:	ldr	w0, [x19]
  40ec08:	mov	w3, wzr
  40ec0c:	bl	402170 <send@plt>
  40ec10:	b	40ec18 <ferror@plt+0xc888>
  40ec14:	mov	w0, #0xffffffea            	// #-22
  40ec18:	add	sp, sp, #0x420
  40ec1c:	ldp	x20, x19, [sp, #32]
  40ec20:	ldp	x28, x21, [sp, #16]
  40ec24:	ldp	x29, x30, [sp], #48
  40ec28:	ret
  40ec2c:	sub	sp, sp, #0xc0
  40ec30:	mov	x9, #0x20                  	// #32
  40ec34:	movk	x9, #0x1e, lsl #32
  40ec38:	movi	v0.2d, #0x0
  40ec3c:	movk	x9, #0x301, lsl #48
  40ec40:	stp	x29, x30, [sp, #160]
  40ec44:	str	wzr, [sp, #156]
  40ec48:	stur	q0, [sp, #140]
  40ec4c:	stur	q0, [sp, #124]
  40ec50:	stur	q0, [sp, #108]
  40ec54:	stur	q0, [sp, #92]
  40ec58:	stur	q0, [sp, #76]
  40ec5c:	stur	q0, [sp, #60]
  40ec60:	stur	q0, [sp, #44]
  40ec64:	stur	q0, [sp, #28]
  40ec68:	stur	q0, [sp, #12]
  40ec6c:	str	x9, [sp]
  40ec70:	ldr	w9, [x0, #28]
  40ec74:	str	x19, [sp, #176]
  40ec78:	mov	x8, x1
  40ec7c:	mov	x19, x0
  40ec80:	add	w9, w9, #0x1
  40ec84:	stp	w9, w9, [x0, #28]
  40ec88:	str	w9, [sp, #8]
  40ec8c:	mov	w9, #0x7                   	// #7
  40ec90:	mov	x0, sp
  40ec94:	mov	w1, #0xa0                  	// #160
  40ec98:	add	x29, sp, #0xa0
  40ec9c:	strb	w9, [sp, #16]
  40eca0:	blr	x8
  40eca4:	cbz	w0, 40ecb8 <ferror@plt+0xc928>
  40eca8:	ldr	x19, [sp, #176]
  40ecac:	ldp	x29, x30, [sp, #160]
  40ecb0:	add	sp, sp, #0xc0
  40ecb4:	ret
  40ecb8:	ldr	w0, [x19]
  40ecbc:	mov	x1, sp
  40ecc0:	mov	w2, #0xa0                  	// #160
  40ecc4:	mov	w3, wzr
  40ecc8:	bl	402170 <send@plt>
  40eccc:	ldr	x19, [sp, #176]
  40ecd0:	ldp	x29, x30, [sp, #160]
  40ecd4:	add	sp, sp, #0xc0
  40ecd8:	ret
  40ecdc:	sub	sp, sp, #0x30
  40ece0:	mov	x8, #0x1c                  	// #28
  40ece4:	movk	x8, #0x5e, lsl #32
  40ece8:	movk	x8, #0x301, lsl #48
  40ecec:	stp	x29, x30, [sp, #32]
  40ecf0:	stp	xzr, xzr, [sp, #8]
  40ecf4:	str	x8, [sp]
  40ecf8:	ldr	w8, [x0, #28]
  40ecfc:	mov	w3, wzr
  40ed00:	add	x29, sp, #0x20
  40ed04:	add	w8, w8, #0x1
  40ed08:	stp	w8, w8, [x0, #28]
  40ed0c:	stp	w8, wzr, [sp, #8]
  40ed10:	strb	w1, [sp, #16]
  40ed14:	str	w2, [sp, #24]
  40ed18:	ldr	w0, [x0]
  40ed1c:	mov	x1, sp
  40ed20:	mov	w2, #0x1c                  	// #28
  40ed24:	bl	402170 <send@plt>
  40ed28:	ldp	x29, x30, [sp, #32]
  40ed2c:	add	sp, sp, #0x30
  40ed30:	ret
  40ed34:	stp	x29, x30, [sp, #-16]!
  40ed38:	ldr	w0, [x0]
  40ed3c:	mov	w3, wzr
  40ed40:	sxtw	x2, w2
  40ed44:	mov	x29, sp
  40ed48:	bl	402170 <send@plt>
  40ed4c:	ldp	x29, x30, [sp], #16
  40ed50:	ret
  40ed54:	stp	x29, x30, [sp, #-32]!
  40ed58:	stp	x28, x19, [sp, #16]
  40ed5c:	mov	x29, sp
  40ed60:	sub	sp, sp, #0x400
  40ed64:	mov	x19, x0
  40ed68:	ldr	w0, [x0]
  40ed6c:	mov	w3, wzr
  40ed70:	sxtw	x2, w2
  40ed74:	bl	402170 <send@plt>
  40ed78:	mov	x8, x0
  40ed7c:	tbnz	w8, #31, 40ee18 <ferror@plt+0xca88>
  40ed80:	ldr	w0, [x19]
  40ed84:	mov	x1, sp
  40ed88:	mov	w2, #0x400                 	// #1024
  40ed8c:	mov	w3, #0x42                  	// #66
  40ed90:	bl	402080 <recv@plt>
  40ed94:	tbnz	w0, #31, 40ede8 <ferror@plt+0xca58>
  40ed98:	cmp	w0, #0x10
  40ed9c:	b.lt	40ede0 <ferror@plt+0xca50>  // b.tstop
  40eda0:	mov	x9, sp
  40eda4:	ldr	w10, [x9]
  40eda8:	mov	w8, wzr
  40edac:	cmp	w10, #0x10
  40edb0:	b.cc	40ee18 <ferror@plt+0xca88>  // b.lo, b.ul, b.last
  40edb4:	cmp	w10, w0
  40edb8:	b.hi	40ee18 <ferror@plt+0xca88>  // b.pmore
  40edbc:	ldrh	w8, [x9, #4]
  40edc0:	cmp	w8, #0x2
  40edc4:	b.eq	40edfc <ferror@plt+0xca6c>  // b.none
  40edc8:	add	w8, w10, #0x3
  40edcc:	and	w8, w8, #0xfffffffc
  40edd0:	sub	w0, w0, w8
  40edd4:	cmp	w0, #0xf
  40edd8:	add	x9, x9, x8
  40eddc:	b.gt	40eda4 <ferror@plt+0xca14>
  40ede0:	mov	w8, wzr
  40ede4:	b	40ee18 <ferror@plt+0xca88>
  40ede8:	bl	402300 <__errno_location@plt>
  40edec:	ldr	w8, [x0]
  40edf0:	cmp	w8, #0xb
  40edf4:	csetm	w8, ne  // ne = any
  40edf8:	b	40ee18 <ferror@plt+0xca88>
  40edfc:	cmp	w10, #0x23
  40ee00:	b.ls	40ee2c <ferror@plt+0xca9c>  // b.plast
  40ee04:	ldr	w8, [x9, #16]
  40ee08:	neg	w19, w8
  40ee0c:	bl	402300 <__errno_location@plt>
  40ee10:	str	w19, [x0]
  40ee14:	mov	w8, #0xffffffff            	// #-1
  40ee18:	mov	w0, w8
  40ee1c:	add	sp, sp, #0x400
  40ee20:	ldp	x28, x19, [sp, #16]
  40ee24:	ldp	x29, x30, [sp], #32
  40ee28:	ret
  40ee2c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40ee30:	ldr	x8, [x8, #3992]
  40ee34:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40ee38:	add	x0, x0, #0xa17
  40ee3c:	mov	w1, #0x10                  	// #16
  40ee40:	ldr	x3, [x8]
  40ee44:	mov	w2, #0x1                   	// #1
  40ee48:	bl	4021b0 <fwrite@plt>
  40ee4c:	b	40ee14 <ferror@plt+0xca84>
  40ee50:	sub	sp, sp, #0x90
  40ee54:	stp	x29, x30, [sp, #128]
  40ee58:	add	x29, sp, #0x80
  40ee5c:	add	w8, w3, #0x10
  40ee60:	mov	w9, #0x301                 	// #769
  40ee64:	sturh	w1, [x29, #-12]
  40ee68:	adrp	x10, 412000 <ferror@plt+0xfc70>
  40ee6c:	stur	w8, [x29, #-16]
  40ee70:	sturh	w9, [x29, #-10]
  40ee74:	add	x10, x10, #0xd20
  40ee78:	ldr	w8, [x0, #28]
  40ee7c:	ldr	x13, [x10]
  40ee80:	ldr	w10, [x10, #8]
  40ee84:	sub	x11, x29, #0x10
  40ee88:	mov	w12, #0x10                  	// #16
  40ee8c:	sxtw	x9, w3
  40ee90:	add	w8, w8, #0x1
  40ee94:	stp	w8, w8, [x0, #28]
  40ee98:	stur	x13, [x29, #-32]
  40ee9c:	sub	x13, x29, #0x20
  40eea0:	stur	w10, [x29, #-24]
  40eea4:	mov	w10, #0xc                   	// #12
  40eea8:	stp	x11, x12, [sp, #64]
  40eeac:	add	x11, sp, #0x40
  40eeb0:	stp	x2, x9, [sp, #80]
  40eeb4:	mov	w9, #0x2                   	// #2
  40eeb8:	stp	w8, wzr, [x29, #-8]
  40eebc:	str	x13, [sp, #8]
  40eec0:	str	w10, [sp, #16]
  40eec4:	stp	x11, x9, [sp, #24]
  40eec8:	stp	xzr, xzr, [sp, #40]
  40eecc:	str	wzr, [sp, #56]
  40eed0:	ldr	w0, [x0]
  40eed4:	add	x1, sp, #0x8
  40eed8:	mov	w2, wzr
  40eedc:	bl	401fd0 <sendmsg@plt>
  40eee0:	ldp	x29, x30, [sp, #128]
  40eee4:	add	sp, sp, #0x90
  40eee8:	ret
  40eeec:	sub	sp, sp, #0x70
  40eef0:	adrp	x8, 412000 <ferror@plt+0xfc70>
  40eef4:	add	x8, x8, #0xd20
  40eef8:	ldr	x9, [x8]
  40eefc:	ldr	w8, [x8, #8]
  40ef00:	stp	x29, x30, [sp, #96]
  40ef04:	add	x29, sp, #0x60
  40ef08:	stur	x9, [x29, #-16]
  40ef0c:	stur	w8, [x29, #-8]
  40ef10:	ldr	w8, [x1]
  40ef14:	sub	x10, x29, #0x10
  40ef18:	mov	w9, #0xc                   	// #12
  40ef1c:	str	x10, [sp, #8]
  40ef20:	sub	x10, x29, #0x20
  40ef24:	str	w9, [sp, #16]
  40ef28:	mov	w9, #0x1                   	// #1
  40ef2c:	stp	x10, x9, [sp, #24]
  40ef30:	mov	w9, #0x301                 	// #769
  40ef34:	stp	xzr, xzr, [sp, #40]
  40ef38:	str	wzr, [sp, #56]
  40ef3c:	stp	x1, x8, [x29, #-32]
  40ef40:	strh	w9, [x1, #6]
  40ef44:	str	wzr, [x1, #12]
  40ef48:	ldr	w8, [x0, #28]
  40ef4c:	mov	w2, wzr
  40ef50:	add	w8, w8, #0x1
  40ef54:	stp	w8, w8, [x0, #28]
  40ef58:	str	w8, [x1, #8]
  40ef5c:	ldr	w0, [x0]
  40ef60:	add	x1, sp, #0x8
  40ef64:	bl	401fd0 <sendmsg@plt>
  40ef68:	ldp	x29, x30, [sp, #96]
  40ef6c:	add	sp, sp, #0x70
  40ef70:	ret
  40ef74:	sub	sp, sp, #0xf0
  40ef78:	stp	x29, x30, [sp, #144]
  40ef7c:	add	x29, sp, #0x90
  40ef80:	sub	x8, x29, #0x10
  40ef84:	mov	w9, #0xc                   	// #12
  40ef88:	str	x8, [sp, #56]
  40ef8c:	sub	x8, x29, #0x20
  40ef90:	str	w9, [sp, #64]
  40ef94:	mov	w9, #0x1                   	// #1
  40ef98:	stp	x28, x27, [sp, #160]
  40ef9c:	stp	x26, x25, [sp, #176]
  40efa0:	stp	x24, x23, [sp, #192]
  40efa4:	stp	x22, x21, [sp, #208]
  40efa8:	stp	x20, x19, [sp, #224]
  40efac:	stp	x1, x2, [sp, #8]
  40efb0:	strh	w3, [sp, #24]
  40efb4:	stp	xzr, xzr, [sp, #40]
  40efb8:	str	xzr, [sp, #32]
  40efbc:	stp	xzr, xzr, [sp, #88]
  40efc0:	stp	x8, x9, [sp, #72]
  40efc4:	str	wzr, [sp, #104]
  40efc8:	ldr	w24, [x0]
  40efcc:	mov	x20, x1
  40efd0:	mov	x19, x0
  40efd4:	add	x1, sp, #0x38
  40efd8:	mov	w2, #0x22                  	// #34
  40efdc:	mov	w0, w24
  40efe0:	stp	xzr, xzr, [x29, #-32]
  40efe4:	bl	410a80 <ferror@plt+0xe6f0>
  40efe8:	mov	w23, w0
  40efec:	tbnz	w0, #31, 40f260 <ferror@plt+0xced0>
  40eff0:	add	x8, sp, #0x8
  40eff4:	mov	w28, wzr
  40eff8:	sub	x22, x29, #0x20
  40effc:	mov	w25, #0x8000                	// #32768
  40f000:	add	x26, x8, #0x18
  40f004:	str	x26, [sp]
  40f008:	cmp	w23, #0x8, lsl #12
  40f00c:	csel	w23, w23, w25, gt
  40f010:	mov	x0, x23
  40f014:	bl	401f50 <malloc@plt>
  40f018:	cbz	x0, 40f230 <ferror@plt+0xcea0>
  40f01c:	mov	x21, x0
  40f020:	stp	x0, x23, [x22]
  40f024:	add	x1, sp, #0x38
  40f028:	mov	w0, w24
  40f02c:	mov	w2, wzr
  40f030:	bl	410a80 <ferror@plt+0xe6f0>
  40f034:	mov	w23, w0
  40f038:	tbnz	w0, #31, 40f258 <ferror@plt+0xcec8>
  40f03c:	ldr	x3, [x19, #40]
  40f040:	cbz	x3, 40f058 <ferror@plt+0xccc8>
  40f044:	add	w8, w23, #0x3
  40f048:	and	w2, w8, #0xfffffffc
  40f04c:	mov	w1, #0x1                   	// #1
  40f050:	mov	x0, x21
  40f054:	bl	4021b0 <fwrite@plt>
  40f058:	cbz	x20, 40f13c <ferror@plt+0xcdac>
  40f05c:	cmp	w23, #0xf
  40f060:	b.le	40f144 <ferror@plt+0xcdb4>
  40f064:	mov	w22, wzr
  40f068:	add	x27, sp, #0x8
  40f06c:	b	40f078 <ferror@plt+0xcce8>
  40f070:	ldr	x8, [x27, #24]!
  40f074:	cbz	x8, 40f190 <ferror@plt+0xce00>
  40f078:	mov	x25, x21
  40f07c:	mov	w24, w23
  40f080:	b	40f0a0 <ferror@plt+0xcd10>
  40f084:	ldr	w8, [x25]
  40f088:	add	w8, w8, #0x3
  40f08c:	and	w8, w8, #0xfffffffc
  40f090:	sub	w24, w24, w8
  40f094:	cmp	w24, #0xf
  40f098:	add	x25, x25, x8
  40f09c:	b.le	40f070 <ferror@plt+0xcce0>
  40f0a0:	ldr	w8, [x25]
  40f0a4:	cmp	w8, #0x10
  40f0a8:	b.cc	40f070 <ferror@plt+0xcce0>  // b.lo, b.ul, b.last
  40f0ac:	cmp	w8, w24
  40f0b0:	b.hi	40f070 <ferror@plt+0xcce0>  // b.pmore
  40f0b4:	ldrh	w9, [x27, #16]
  40f0b8:	ldrh	w10, [x25, #6]
  40f0bc:	ldur	w11, [x29, #-12]
  40f0c0:	bic	w9, w10, w9
  40f0c4:	strh	w9, [x25, #6]
  40f0c8:	cbnz	w11, 40f088 <ferror@plt+0xccf8>
  40f0cc:	ldr	w10, [x25, #12]
  40f0d0:	ldr	w11, [x19, #8]
  40f0d4:	cmp	w10, w11
  40f0d8:	b.ne	40f088 <ferror@plt+0xccf8>  // b.any
  40f0dc:	ldr	w10, [x25, #8]
  40f0e0:	ldr	w11, [x19, #32]
  40f0e4:	cmp	w10, w11
  40f0e8:	b.ne	40f088 <ferror@plt+0xccf8>  // b.any
  40f0ec:	ldrh	w10, [x25, #4]
  40f0f0:	tst	w9, #0x10
  40f0f4:	csinc	w28, w28, wzr, eq  // eq = none
  40f0f8:	cmp	w10, #0x2
  40f0fc:	b.eq	40f1d0 <ferror@plt+0xce40>  // b.none
  40f100:	cmp	w10, #0x3
  40f104:	b.eq	40f124 <ferror@plt+0xcd94>  // b.none
  40f108:	ldr	x9, [x19, #40]
  40f10c:	cbnz	x9, 40f088 <ferror@plt+0xccf8>
  40f110:	ldp	x8, x1, [x27]
  40f114:	mov	x0, x25
  40f118:	blr	x8
  40f11c:	tbz	w0, #31, 40f084 <ferror@plt+0xccf4>
  40f120:	b	40f21c <ferror@plt+0xce8c>
  40f124:	cmp	w8, #0x14
  40f128:	b.cc	40f284 <ferror@plt+0xcef4>  // b.lo, b.ul, b.last
  40f12c:	ldr	w22, [x25, #16]
  40f130:	tbnz	w22, #31, 40f2cc <ferror@plt+0xcf3c>
  40f134:	mov	w22, #0x1                   	// #1
  40f138:	b	40f070 <ferror@plt+0xcce0>
  40f13c:	mov	w23, wzr
  40f140:	b	40f150 <ferror@plt+0xcdc0>
  40f144:	mov	x8, x26
  40f148:	ldr	x9, [x8], #24
  40f14c:	cbnz	x9, 40f148 <ferror@plt+0xcdb8>
  40f150:	mov	x0, x21
  40f154:	bl	402140 <free@plt>
  40f158:	mov	w24, w23
  40f15c:	ldrb	w8, [sp, #104]
  40f160:	tbnz	w8, #5, 40f1ac <ferror@plt+0xce1c>
  40f164:	cbnz	w24, 40f340 <ferror@plt+0xcfb0>
  40f168:	ldr	w24, [x19]
  40f16c:	ldr	x22, [sp, #72]
  40f170:	add	x1, sp, #0x38
  40f174:	mov	w2, #0x22                  	// #34
  40f178:	mov	w0, w24
  40f17c:	stp	xzr, xzr, [x22]
  40f180:	bl	410a80 <ferror@plt+0xe6f0>
  40f184:	mov	w23, w0
  40f188:	tbz	w0, #31, 40f008 <ferror@plt+0xcc78>
  40f18c:	b	40f260 <ferror@plt+0xced0>
  40f190:	mov	x0, x21
  40f194:	bl	402140 <free@plt>
  40f198:	cbnz	w22, 40f2c0 <ferror@plt+0xcf30>
  40f19c:	ldr	x26, [sp]
  40f1a0:	mov	w25, #0x8000                	// #32768
  40f1a4:	ldrb	w8, [sp, #104]
  40f1a8:	tbz	w8, #5, 40f164 <ferror@plt+0xcdd4>
  40f1ac:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40f1b0:	ldr	x8, [x8, #3992]
  40f1b4:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f1b8:	mov	w1, #0x12                  	// #18
  40f1bc:	mov	w2, #0x1                   	// #1
  40f1c0:	ldr	x3, [x8]
  40f1c4:	add	x0, x0, #0xabd
  40f1c8:	bl	4021b0 <fwrite@plt>
  40f1cc:	b	40f168 <ferror@plt+0xcdd8>
  40f1d0:	cmp	w8, #0x23
  40f1d4:	b.ls	40f29c <ferror@plt+0xcf0c>  // b.plast
  40f1d8:	ldr	w8, [x25, #16]
  40f1dc:	neg	w20, w8
  40f1e0:	bl	402300 <__errno_location@plt>
  40f1e4:	str	w20, [x0]
  40f1e8:	ldr	w8, [x19, #36]
  40f1ec:	cmp	w8, #0x4
  40f1f0:	b.ne	40f204 <ferror@plt+0xce74>  // b.any
  40f1f4:	cmp	w20, #0x2
  40f1f8:	b.eq	40f20c <ferror@plt+0xce7c>  // b.none
  40f1fc:	cmp	w20, #0x5f
  40f200:	b.eq	40f20c <ferror@plt+0xce7c>  // b.none
  40f204:	ldrb	w8, [x19, #48]
  40f208:	tbz	w8, #1, 40f308 <ferror@plt+0xcf78>
  40f20c:	mov	x0, x21
  40f210:	bl	402140 <free@plt>
  40f214:	mov	w23, #0xffffffff            	// #-1
  40f218:	b	40f260 <ferror@plt+0xced0>
  40f21c:	mov	w26, w0
  40f220:	mov	x0, x21
  40f224:	bl	402140 <free@plt>
  40f228:	mov	w23, w26
  40f22c:	b	40f260 <ferror@plt+0xced0>
  40f230:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40f234:	ldr	x8, [x8, #3992]
  40f238:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f23c:	add	x0, x0, #0xc54
  40f240:	mov	w1, #0x20                  	// #32
  40f244:	ldr	x3, [x8]
  40f248:	mov	w2, #0x1                   	// #1
  40f24c:	bl	4021b0 <fwrite@plt>
  40f250:	mov	w23, #0xfffffff4            	// #-12
  40f254:	b	40f260 <ferror@plt+0xced0>
  40f258:	mov	x0, x21
  40f25c:	bl	402140 <free@plt>
  40f260:	mov	w0, w23
  40f264:	ldp	x20, x19, [sp, #224]
  40f268:	ldp	x22, x21, [sp, #208]
  40f26c:	ldp	x24, x23, [sp, #192]
  40f270:	ldp	x26, x25, [sp, #176]
  40f274:	ldp	x28, x27, [sp, #160]
  40f278:	ldp	x29, x30, [sp, #144]
  40f27c:	add	sp, sp, #0xf0
  40f280:	ret
  40f284:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40f288:	ldr	x8, [x8, #3992]
  40f28c:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f290:	add	x0, x0, #0xc75
  40f294:	mov	w1, #0xf                   	// #15
  40f298:	b	40f2b0 <ferror@plt+0xcf20>
  40f29c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40f2a0:	ldr	x8, [x8, #3992]
  40f2a4:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f2a8:	add	x0, x0, #0xa17
  40f2ac:	mov	w1, #0x10                  	// #16
  40f2b0:	ldr	x3, [x8]
  40f2b4:	mov	w2, #0x1                   	// #1
  40f2b8:	bl	4021b0 <fwrite@plt>
  40f2bc:	b	40f20c <ferror@plt+0xce7c>
  40f2c0:	cbnz	w28, 40f318 <ferror@plt+0xcf88>
  40f2c4:	mov	w23, wzr
  40f2c8:	b	40f260 <ferror@plt+0xced0>
  40f2cc:	neg	w19, w22
  40f2d0:	bl	402300 <__errno_location@plt>
  40f2d4:	cmn	w22, #0x2
  40f2d8:	str	w19, [x0]
  40f2dc:	b.eq	40f20c <ferror@plt+0xce7c>  // b.none
  40f2e0:	cmp	w19, #0x5f
  40f2e4:	b.eq	40f20c <ferror@plt+0xce7c>  // b.none
  40f2e8:	cmp	w19, #0x5a
  40f2ec:	b.ne	40f308 <ferror@plt+0xcf78>  // b.any
  40f2f0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40f2f4:	ldr	x8, [x8, #3992]
  40f2f8:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f2fc:	add	x0, x0, #0xc85
  40f300:	mov	w1, #0x24                  	// #36
  40f304:	b	40f2b0 <ferror@plt+0xcf20>
  40f308:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f30c:	add	x0, x0, #0xcaa
  40f310:	bl	401e10 <perror@plt>
  40f314:	b	40f20c <ferror@plt+0xce7c>
  40f318:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40f31c:	ldr	x8, [x8, #3992]
  40f320:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f324:	add	x0, x0, #0xc25
  40f328:	mov	w1, #0x2e                  	// #46
  40f32c:	ldr	x3, [x8]
  40f330:	mov	w2, #0x1                   	// #1
  40f334:	bl	4021b0 <fwrite@plt>
  40f338:	mov	w23, wzr
  40f33c:	b	40f260 <ferror@plt+0xced0>
  40f340:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40f344:	ldr	x8, [x8, #3992]
  40f348:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f34c:	add	x1, x1, #0xad0
  40f350:	mov	w2, w24
  40f354:	ldr	x0, [x8]
  40f358:	bl	402360 <fprintf@plt>
  40f35c:	mov	w0, #0x1                   	// #1
  40f360:	bl	401df0 <exit@plt>
  40f364:	sub	sp, sp, #0x20
  40f368:	stp	x29, x30, [sp, #16]
  40f36c:	ldr	w8, [x1]
  40f370:	mov	x3, x2
  40f374:	mov	w2, #0x1                   	// #1
  40f378:	mov	w4, #0x1                   	// #1
  40f37c:	stp	x1, x8, [sp]
  40f380:	mov	x1, sp
  40f384:	add	x29, sp, #0x10
  40f388:	bl	40f3a0 <ferror@plt+0xd010>
  40f38c:	ldp	x29, x30, [sp, #16]
  40f390:	add	sp, sp, #0x20
  40f394:	ret
  40f398:	mov	w4, #0x1                   	// #1
  40f39c:	b	40f3a0 <ferror@plt+0xd010>
  40f3a0:	sub	sp, sp, #0xd0
  40f3a4:	stp	x29, x30, [sp, #112]
  40f3a8:	add	x29, sp, #0x70
  40f3ac:	adrp	x8, 412000 <ferror@plt+0xfc70>
  40f3b0:	sub	x9, x29, #0x10
  40f3b4:	add	x8, x8, #0xd20
  40f3b8:	str	x9, [sp, #24]
  40f3bc:	mov	w9, #0xc                   	// #12
  40f3c0:	str	w9, [sp, #32]
  40f3c4:	ldr	x9, [x8]
  40f3c8:	ldr	w8, [x8, #8]
  40f3cc:	stp	x22, x21, [sp, #176]
  40f3d0:	stp	x20, x19, [sp, #192]
  40f3d4:	mov	w22, w4
  40f3d8:	mov	x19, x3
  40f3dc:	mov	x20, x2
  40f3e0:	mov	x21, x0
  40f3e4:	stp	x28, x27, [sp, #128]
  40f3e8:	stp	x26, x25, [sp, #144]
  40f3ec:	stp	x24, x23, [sp, #160]
  40f3f0:	stp	x1, x2, [sp, #40]
  40f3f4:	stp	xzr, xzr, [sp, #56]
  40f3f8:	stur	x9, [x29, #-16]
  40f3fc:	stur	w8, [x29, #-8]
  40f400:	str	wzr, [sp, #72]
  40f404:	cbz	x2, 40f424 <ferror@plt+0xd094>
  40f408:	ldr	w10, [x21, #28]
  40f40c:	cbz	x19, 40f42c <ferror@plt+0xd09c>
  40f410:	cmp	x20, #0x1
  40f414:	b.hi	40f458 <ferror@plt+0xd0c8>  // b.pmore
  40f418:	mov	x8, xzr
  40f41c:	mov	w28, w10
  40f420:	b	40f494 <ferror@plt+0xd104>
  40f424:	mov	w28, wzr
  40f428:	b	40f4b4 <ferror@plt+0xd124>
  40f42c:	mov	x8, x20
  40f430:	mov	w28, w10
  40f434:	ldr	x9, [x1], #16
  40f438:	add	w28, w28, #0x1
  40f43c:	subs	x8, x8, #0x1
  40f440:	ldrh	w10, [x9, #6]
  40f444:	str	w28, [x9, #8]
  40f448:	orr	w10, w10, #0x4
  40f44c:	strh	w10, [x9, #6]
  40f450:	b.ne	40f434 <ferror@plt+0xd0a4>  // b.any
  40f454:	b	40f4b0 <ferror@plt+0xd120>
  40f458:	and	x8, x20, #0xfffffffffffffffe
  40f45c:	add	x9, x1, #0x10
  40f460:	add	w28, w10, w8
  40f464:	add	w10, w10, #0x2
  40f468:	mov	x11, x8
  40f46c:	ldur	x12, [x9, #-16]
  40f470:	ldr	x13, [x9], #32
  40f474:	sub	w14, w10, #0x1
  40f478:	subs	x11, x11, #0x2
  40f47c:	str	w14, [x12, #8]
  40f480:	str	w10, [x13, #8]
  40f484:	add	w10, w10, #0x2
  40f488:	b.ne	40f46c <ferror@plt+0xd0dc>  // b.any
  40f48c:	cmp	x8, x20
  40f490:	b.eq	40f4b0 <ferror@plt+0xd120>  // b.none
  40f494:	add	x9, x1, x8, lsl #4
  40f498:	sub	x8, x20, x8
  40f49c:	ldr	x10, [x9], #16
  40f4a0:	add	w28, w28, #0x1
  40f4a4:	subs	x8, x8, #0x1
  40f4a8:	str	w28, [x10, #8]
  40f4ac:	b.ne	40f49c <ferror@plt+0xd10c>  // b.any
  40f4b0:	str	w28, [x21, #28]
  40f4b4:	ldr	w0, [x21]
  40f4b8:	add	x1, sp, #0x18
  40f4bc:	mov	w2, wzr
  40f4c0:	bl	401fd0 <sendmsg@plt>
  40f4c4:	tbnz	w0, #31, 40f894 <ferror@plt+0xd504>
  40f4c8:	sub	x8, x29, #0x20
  40f4cc:	mov	w9, #0x1                   	// #1
  40f4d0:	stp	x8, x9, [sp, #40]
  40f4d4:	ldr	w27, [x21]
  40f4d8:	add	x1, sp, #0x18
  40f4dc:	mov	w2, #0x22                  	// #34
  40f4e0:	stp	xzr, xzr, [x29, #-32]
  40f4e4:	mov	w0, w27
  40f4e8:	bl	410a80 <ferror@plt+0xe6f0>
  40f4ec:	mov	w26, w0
  40f4f0:	tbnz	w0, #31, 40f848 <ferror@plt+0xd4b8>
  40f4f4:	mov	w8, w28
  40f4f8:	eor	w9, w22, #0x1
  40f4fc:	mov	x23, xzr
  40f500:	str	w9, [sp, #12]
  40f504:	sub	x25, x29, #0x20
  40f508:	mov	w9, #0x8000                	// #32768
  40f50c:	sub	x8, x8, x20
  40f510:	str	x8, [sp, #16]
  40f514:	sxtw	x23, w23
  40f518:	cmp	w26, #0x8, lsl #12
  40f51c:	csel	w26, w26, w9, gt
  40f520:	mov	x0, x26
  40f524:	mov	x24, x23
  40f528:	bl	401f50 <malloc@plt>
  40f52c:	cbz	x0, 40f86c <ferror@plt+0xd4dc>
  40f530:	mov	x22, x0
  40f534:	stp	x0, x26, [x25]
  40f538:	add	x1, sp, #0x18
  40f53c:	mov	w0, w27
  40f540:	mov	w2, wzr
  40f544:	bl	410a80 <ferror@plt+0xe6f0>
  40f548:	mov	w26, w0
  40f54c:	tbnz	w0, #31, 40f8a4 <ferror@plt+0xd514>
  40f550:	ldr	w2, [sp, #32]
  40f554:	cmp	w2, #0xc
  40f558:	b.ne	40f8e4 <ferror@plt+0xd554>  // b.any
  40f55c:	cmp	w26, #0x10
  40f560:	add	x23, x24, #0x1
  40f564:	b.cc	40f7b0 <ferror@plt+0xd420>  // b.lo, b.ul, b.last
  40f568:	cbz	x19, 40f628 <ferror@plt+0xd298>
  40f56c:	ldur	w8, [x29, #-12]
  40f570:	mov	x25, x22
  40f574:	b	40f590 <ferror@plt+0xd200>
  40f578:	add	w9, w27, #0x3
  40f57c:	and	x9, x9, #0xfffffffc
  40f580:	sub	w26, w26, w9
  40f584:	cmp	w26, #0xf
  40f588:	add	x25, x25, x9
  40f58c:	b.ls	40f7b0 <ferror@plt+0xd420>  // b.plast
  40f590:	ldr	w27, [x25]
  40f594:	cmp	w27, w26
  40f598:	b.gt	40f814 <ferror@plt+0xd484>
  40f59c:	sub	w9, w27, #0x10
  40f5a0:	tbnz	w9, #31, 40f814 <ferror@plt+0xd484>
  40f5a4:	cbnz	w8, 40f578 <ferror@plt+0xd1e8>
  40f5a8:	ldr	w10, [x25, #12]
  40f5ac:	ldr	w11, [x21, #8]
  40f5b0:	cmp	w10, w11
  40f5b4:	b.ne	40f578 <ferror@plt+0xd1e8>  // b.any
  40f5b8:	ldr	w10, [x25, #8]
  40f5bc:	cmp	w10, w28
  40f5c0:	b.hi	40f578 <ferror@plt+0xd1e8>  // b.pmore
  40f5c4:	ldr	x11, [sp, #16]
  40f5c8:	cmp	x11, x10
  40f5cc:	b.hi	40f578 <ferror@plt+0xd1e8>  // b.pmore
  40f5d0:	ldrh	w8, [x25, #4]
  40f5d4:	cmp	w8, #0x2
  40f5d8:	b.ne	40f8d8 <ferror@plt+0xd548>  // b.any
  40f5dc:	cmp	w9, #0x13
  40f5e0:	b.ls	40f8b0 <ferror@plt+0xd520>  // b.plast
  40f5e4:	ldr	w8, [x25, #16]
  40f5e8:	cmp	w8, #0x0
  40f5ec:	cset	w27, ne  // ne = any
  40f5f0:	cbz	w8, 40f618 <ferror@plt+0xd288>
  40f5f4:	neg	w26, w8
  40f5f8:	bl	402300 <__errno_location@plt>
  40f5fc:	str	w26, [x0]
  40f600:	ldr	w8, [x21, #36]
  40f604:	ldr	w9, [sp, #12]
  40f608:	cmp	w8, #0x4
  40f60c:	cset	w8, eq  // eq = none
  40f610:	orr	w8, w8, w9
  40f614:	tbz	w8, #0, 40f774 <ferror@plt+0xd3e4>
  40f618:	cmp	x23, x20
  40f61c:	str	x22, [x19]
  40f620:	b.cc	40f708 <ferror@plt+0xd378>  // b.lo, b.ul, b.last
  40f624:	b	40f8cc <ferror@plt+0xd53c>
  40f628:	mov	x25, x22
  40f62c:	b	40f648 <ferror@plt+0xd2b8>
  40f630:	add	w8, w27, #0x3
  40f634:	and	x8, x8, #0xfffffffc
  40f638:	sub	w26, w26, w8
  40f63c:	cmp	w26, #0xf
  40f640:	add	x25, x25, x8
  40f644:	b.ls	40f7b0 <ferror@plt+0xd420>  // b.plast
  40f648:	ldr	w27, [x25]
  40f64c:	cmp	w27, w26
  40f650:	b.gt	40f814 <ferror@plt+0xd484>
  40f654:	sub	w8, w27, #0x10
  40f658:	tbnz	w8, #31, 40f814 <ferror@plt+0xd484>
  40f65c:	ldur	w9, [x29, #-12]
  40f660:	cbnz	w9, 40f630 <ferror@plt+0xd2a0>
  40f664:	ldr	w9, [x25, #12]
  40f668:	ldr	w10, [x21, #8]
  40f66c:	cmp	w9, w10
  40f670:	b.ne	40f630 <ferror@plt+0xd2a0>  // b.any
  40f674:	ldr	w9, [x25, #8]
  40f678:	cmp	w9, w28
  40f67c:	b.hi	40f630 <ferror@plt+0xd2a0>  // b.pmore
  40f680:	ldr	x10, [sp, #16]
  40f684:	cmp	x10, x9
  40f688:	b.hi	40f630 <ferror@plt+0xd2a0>  // b.pmore
  40f68c:	ldrh	w9, [x25, #4]
  40f690:	cmp	w9, #0x2
  40f694:	b.eq	40f6bc <ferror@plt+0xd32c>  // b.none
  40f698:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40f69c:	ldr	x8, [x8, #3992]
  40f6a0:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f6a4:	mov	w1, #0x14                  	// #20
  40f6a8:	mov	w2, #0x1                   	// #1
  40f6ac:	ldr	x3, [x8]
  40f6b0:	add	x0, x0, #0xcf2
  40f6b4:	bl	4021b0 <fwrite@plt>
  40f6b8:	b	40f630 <ferror@plt+0xd2a0>
  40f6bc:	cmp	w8, #0x14
  40f6c0:	b.cc	40f8b0 <ferror@plt+0xd520>  // b.lo, b.ul, b.last
  40f6c4:	ldr	w8, [x25, #16]
  40f6c8:	cmp	w8, #0x0
  40f6cc:	cset	w27, ne  // ne = any
  40f6d0:	cbz	w8, 40f6f8 <ferror@plt+0xd368>
  40f6d4:	neg	w26, w8
  40f6d8:	bl	402300 <__errno_location@plt>
  40f6dc:	str	w26, [x0]
  40f6e0:	ldr	w8, [x21, #36]
  40f6e4:	ldr	w9, [sp, #12]
  40f6e8:	cmp	w8, #0x4
  40f6ec:	cset	w8, eq  // eq = none
  40f6f0:	orr	w8, w8, w9
  40f6f4:	tbz	w8, #0, 40f734 <ferror@plt+0xd3a4>
  40f6f8:	mov	x0, x22
  40f6fc:	bl	402140 <free@plt>
  40f700:	cmp	x23, x20
  40f704:	b.cs	40f8cc <ferror@plt+0xd53c>  // b.hs, b.nlast
  40f708:	ldr	w27, [x21]
  40f70c:	ldr	x25, [sp, #40]
  40f710:	add	x1, sp, #0x18
  40f714:	mov	w2, #0x22                  	// #34
  40f718:	mov	w0, w27
  40f71c:	stp	xzr, xzr, [x25]
  40f720:	bl	410a80 <ferror@plt+0xe6f0>
  40f724:	mov	w26, w0
  40f728:	mov	w9, #0x8000                	// #32768
  40f72c:	tbz	w0, #31, 40f518 <ferror@plt+0xd188>
  40f730:	b	40f848 <ferror@plt+0xd4b8>
  40f734:	adrp	x9, 423000 <ferror@plt+0x20c70>
  40f738:	ldr	w8, [x25, #16]
  40f73c:	ldr	x9, [x9, #3992]
  40f740:	neg	w0, w8
  40f744:	ldr	x26, [x9]
  40f748:	bl	402050 <strerror@plt>
  40f74c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f750:	mov	x2, x0
  40f754:	mov	x0, x26
  40f758:	add	x1, x1, #0xd07
  40f75c:	bl	402360 <fprintf@plt>
  40f760:	mov	x0, x22
  40f764:	bl	402140 <free@plt>
  40f768:	cmp	x23, x20
  40f76c:	b.cc	40f708 <ferror@plt+0xd378>  // b.lo, b.ul, b.last
  40f770:	b	40f8cc <ferror@plt+0xd53c>
  40f774:	adrp	x9, 423000 <ferror@plt+0x20c70>
  40f778:	ldr	w8, [x25, #16]
  40f77c:	ldr	x9, [x9, #3992]
  40f780:	neg	w0, w8
  40f784:	ldr	x26, [x9]
  40f788:	bl	402050 <strerror@plt>
  40f78c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f790:	mov	x2, x0
  40f794:	mov	x0, x26
  40f798:	add	x1, x1, #0xd07
  40f79c:	bl	402360 <fprintf@plt>
  40f7a0:	cmp	x23, x20
  40f7a4:	str	x22, [x19]
  40f7a8:	b.cc	40f708 <ferror@plt+0xd378>  // b.lo, b.ul, b.last
  40f7ac:	b	40f8cc <ferror@plt+0xd53c>
  40f7b0:	mov	x0, x22
  40f7b4:	bl	402140 <free@plt>
  40f7b8:	ldrb	w8, [sp, #72]
  40f7bc:	tbnz	w8, #5, 40f7f0 <ferror@plt+0xd460>
  40f7c0:	cbnz	w26, 40f8fc <ferror@plt+0xd56c>
  40f7c4:	ldr	w27, [x21]
  40f7c8:	ldr	x25, [sp, #40]
  40f7cc:	add	x1, sp, #0x18
  40f7d0:	mov	w2, #0x22                  	// #34
  40f7d4:	mov	w0, w27
  40f7d8:	stp	xzr, xzr, [x25]
  40f7dc:	bl	410a80 <ferror@plt+0xe6f0>
  40f7e0:	mov	w26, w0
  40f7e4:	mov	w9, #0x8000                	// #32768
  40f7e8:	tbz	w0, #31, 40f514 <ferror@plt+0xd184>
  40f7ec:	b	40f848 <ferror@plt+0xd4b8>
  40f7f0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40f7f4:	ldr	x8, [x8, #3992]
  40f7f8:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f7fc:	mov	w1, #0x12                  	// #18
  40f800:	mov	w2, #0x1                   	// #1
  40f804:	ldr	x3, [x8]
  40f808:	add	x0, x0, #0xabd
  40f80c:	bl	4021b0 <fwrite@plt>
  40f810:	b	40f7c4 <ferror@plt+0xd434>
  40f814:	adrp	x9, 423000 <ferror@plt+0x20c70>
  40f818:	ldrb	w8, [sp, #72]
  40f81c:	ldr	x9, [x9, #3992]
  40f820:	ldr	x3, [x9]
  40f824:	tbz	w8, #5, 40f918 <ferror@plt+0xd588>
  40f828:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f82c:	add	x0, x0, #0xa8c
  40f830:	mov	w1, #0x12                  	// #18
  40f834:	mov	w2, #0x1                   	// #1
  40f838:	bl	4021b0 <fwrite@plt>
  40f83c:	mov	x0, x22
  40f840:	bl	402140 <free@plt>
  40f844:	mov	w26, #0xffffffff            	// #-1
  40f848:	mov	w0, w26
  40f84c:	ldp	x20, x19, [sp, #192]
  40f850:	ldp	x22, x21, [sp, #176]
  40f854:	ldp	x24, x23, [sp, #160]
  40f858:	ldp	x26, x25, [sp, #144]
  40f85c:	ldp	x28, x27, [sp, #128]
  40f860:	ldp	x29, x30, [sp, #112]
  40f864:	add	sp, sp, #0xd0
  40f868:	ret
  40f86c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40f870:	ldr	x8, [x8, #3992]
  40f874:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f878:	add	x0, x0, #0xc54
  40f87c:	mov	w1, #0x20                  	// #32
  40f880:	ldr	x3, [x8]
  40f884:	mov	w2, #0x1                   	// #1
  40f888:	bl	4021b0 <fwrite@plt>
  40f88c:	mov	w26, #0xfffffff4            	// #-12
  40f890:	b	40f848 <ferror@plt+0xd4b8>
  40f894:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f898:	add	x0, x0, #0xcbc
  40f89c:	bl	401e10 <perror@plt>
  40f8a0:	b	40f844 <ferror@plt+0xd4b4>
  40f8a4:	mov	x0, x22
  40f8a8:	bl	402140 <free@plt>
  40f8ac:	b	40f848 <ferror@plt+0xd4b8>
  40f8b0:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40f8b4:	ldr	x8, [x8, #3992]
  40f8b8:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f8bc:	add	x0, x0, #0xa17
  40f8c0:	mov	w1, #0x10                  	// #16
  40f8c4:	ldr	x3, [x8]
  40f8c8:	b	40f834 <ferror@plt+0xd4a4>
  40f8cc:	cmp	w27, #0x0
  40f8d0:	csinv	w26, wzr, w24, eq  // eq = none
  40f8d4:	b	40f848 <ferror@plt+0xd4b8>
  40f8d8:	mov	w26, wzr
  40f8dc:	str	x22, [x19]
  40f8e0:	b	40f848 <ferror@plt+0xd4b8>
  40f8e4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40f8e8:	ldr	x8, [x8, #3992]
  40f8ec:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f8f0:	add	x1, x1, #0xcd5
  40f8f4:	ldr	x0, [x8]
  40f8f8:	b	40f928 <ferror@plt+0xd598>
  40f8fc:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40f900:	ldr	x8, [x8, #3992]
  40f904:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f908:	add	x1, x1, #0xad0
  40f90c:	mov	w2, w26
  40f910:	ldr	x0, [x8]
  40f914:	b	40f928 <ferror@plt+0xd598>
  40f918:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40f91c:	add	x1, x1, #0xa9f
  40f920:	mov	x0, x3
  40f924:	mov	w2, w27
  40f928:	bl	402360 <fprintf@plt>
  40f92c:	mov	w0, #0x1                   	// #1
  40f930:	bl	401df0 <exit@plt>
  40f934:	sub	sp, sp, #0x20
  40f938:	stp	x29, x30, [sp, #16]
  40f93c:	ldr	w8, [x1]
  40f940:	mov	x3, x2
  40f944:	mov	w2, #0x1                   	// #1
  40f948:	mov	w4, wzr
  40f94c:	stp	x1, x8, [sp]
  40f950:	mov	x1, sp
  40f954:	add	x29, sp, #0x10
  40f958:	bl	40f3a0 <ferror@plt+0xd010>
  40f95c:	ldp	x29, x30, [sp, #16]
  40f960:	add	sp, sp, #0x20
  40f964:	ret
  40f968:	stp	x29, x30, [sp, #-32]!
  40f96c:	mov	x29, sp
  40f970:	mov	w8, #0x1                   	// #1
  40f974:	str	w8, [x29, #28]
  40f978:	str	x19, [sp, #16]
  40f97c:	mov	x19, x0
  40f980:	ldr	w0, [x0]
  40f984:	add	x3, x29, #0x1c
  40f988:	mov	w1, #0x10e                 	// #270
  40f98c:	mov	w2, #0x8                   	// #8
  40f990:	mov	w4, #0x4                   	// #4
  40f994:	bl	401f60 <setsockopt@plt>
  40f998:	tbnz	w0, #31, 40f9b8 <ferror@plt+0xd628>
  40f99c:	ldr	w8, [x19, #48]
  40f9a0:	mov	w0, wzr
  40f9a4:	orr	w8, w8, #0x1
  40f9a8:	str	w8, [x19, #48]
  40f9ac:	ldr	x19, [sp, #16]
  40f9b0:	ldp	x29, x30, [sp], #32
  40f9b4:	ret
  40f9b8:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40f9bc:	add	x0, x0, #0xa28
  40f9c0:	bl	401e10 <perror@plt>
  40f9c4:	mov	w0, #0xffffffff            	// #-1
  40f9c8:	ldr	x19, [sp, #16]
  40f9cc:	ldp	x29, x30, [sp], #32
  40f9d0:	ret
  40f9d4:	stp	x29, x30, [sp, #-96]!
  40f9d8:	stp	x28, x27, [sp, #16]
  40f9dc:	stp	x26, x25, [sp, #32]
  40f9e0:	stp	x24, x23, [sp, #48]
  40f9e4:	stp	x22, x21, [sp, #64]
  40f9e8:	stp	x20, x19, [sp, #80]
  40f9ec:	mov	x29, sp
  40f9f0:	sub	sp, sp, #0x6, lsl #12
  40f9f4:	sub	sp, sp, #0x70
  40f9f8:	sub	x27, x29, #0x60
  40f9fc:	adrp	x8, 412000 <ferror@plt+0xfc70>
  40fa00:	sub	x9, x29, #0x18
  40fa04:	mov	w10, #0xc                   	// #12
  40fa08:	add	x8, x8, #0xd20
  40fa0c:	stur	x9, [x29, #-96]
  40fa10:	sub	x9, x29, #0x28
  40fa14:	str	w10, [x27, #8]
  40fa18:	mov	w10, #0x1                   	// #1
  40fa1c:	stp	x9, x10, [x29, #-80]
  40fa20:	ldr	x9, [x8]
  40fa24:	ldr	w8, [x8, #8]
  40fa28:	stp	xzr, xzr, [x29, #-64]
  40fa2c:	str	wzr, [x27, #48]
  40fa30:	stur	x9, [x29, #-24]
  40fa34:	str	w8, [x27, #80]
  40fa38:	ldrb	w8, [x0, #48]
  40fa3c:	mov	x19, x2
  40fa40:	mov	x20, x0
  40fa44:	mov	x21, x1
  40fa48:	tbz	w8, #0, 40fa58 <ferror@plt+0xd6c8>
  40fa4c:	add	x8, sp, #0x10
  40fa50:	mov	w9, #0x2000                	// #8192
  40fa54:	stp	x8, x9, [x29, #-64]
  40fa58:	adrp	x28, 423000 <ferror@plt+0x20c70>
  40fa5c:	ldr	x28, [x28, #3992]
  40fa60:	add	x8, sp, #0x2, lsl #12
  40fa64:	add	x8, x8, #0x10
  40fa68:	mov	w22, #0x4000                	// #16384
  40fa6c:	mov	w23, #0xffffffff            	// #-1
  40fa70:	stur	x8, [x29, #-40]
  40fa74:	stur	x22, [x29, #-32]
  40fa78:	ldr	w0, [x20]
  40fa7c:	sub	x1, x29, #0x60
  40fa80:	mov	w2, wzr
  40fa84:	bl	401dc0 <recvmsg@plt>
  40fa88:	mov	x24, x0
  40fa8c:	tbnz	w24, #31, 40fb08 <ferror@plt+0xd778>
  40fa90:	cbz	w24, 40fc48 <ferror@plt+0xd8b8>
  40fa94:	ldr	w2, [x27, #8]
  40fa98:	cmp	w2, #0xc
  40fa9c:	b.ne	40fc5c <ferror@plt+0xd8cc>  // b.any
  40faa0:	ldrb	w8, [x20, #48]
  40faa4:	tbnz	w8, #0, 40fb54 <ferror@plt+0xd7c4>
  40faa8:	cmp	w24, #0x10
  40faac:	b.cc	40faf8 <ferror@plt+0xd768>  // b.lo, b.ul, b.last
  40fab0:	add	x25, sp, #0x2, lsl #12
  40fab4:	add	x25, x25, #0x10
  40fab8:	ldr	w26, [x25]
  40fabc:	cmp	w26, w24
  40fac0:	b.gt	40fc00 <ferror@plt+0xd870>
  40fac4:	sub	w8, w26, #0x10
  40fac8:	tbnz	w8, #31, 40fc00 <ferror@plt+0xd870>
  40facc:	add	x0, sp, #0x8
  40fad0:	mov	x1, x25
  40fad4:	mov	x2, x19
  40fad8:	blr	x21
  40fadc:	tbnz	w0, #31, 40fc24 <ferror@plt+0xd894>
  40fae0:	add	w8, w26, #0x3
  40fae4:	and	x8, x8, #0xfffffffc
  40fae8:	sub	w24, w24, w8
  40faec:	cmp	w24, #0xf
  40faf0:	add	x25, x25, x8
  40faf4:	b.hi	40fab8 <ferror@plt+0xd728>  // b.pmore
  40faf8:	ldrb	w8, [x27, #48]
  40fafc:	tbnz	w8, #5, 40fbe4 <ferror@plt+0xd854>
  40fb00:	cbz	w24, 40fa74 <ferror@plt+0xd6e4>
  40fb04:	b	40fc6c <ferror@plt+0xd8dc>
  40fb08:	bl	402300 <__errno_location@plt>
  40fb0c:	mov	x24, x0
  40fb10:	ldr	w0, [x0]
  40fb14:	cmp	w0, #0x4
  40fb18:	b.eq	40fa74 <ferror@plt+0xd6e4>  // b.none
  40fb1c:	cmp	w0, #0xb
  40fb20:	b.eq	40fa74 <ferror@plt+0xd6e4>  // b.none
  40fb24:	ldr	x25, [x28]
  40fb28:	bl	402050 <strerror@plt>
  40fb2c:	ldr	w3, [x24]
  40fb30:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fb34:	mov	x2, x0
  40fb38:	mov	x0, x25
  40fb3c:	add	x1, x1, #0xa40
  40fb40:	bl	402360 <fprintf@plt>
  40fb44:	ldr	w8, [x24]
  40fb48:	cmp	w8, #0x69
  40fb4c:	b.eq	40fa74 <ferror@plt+0xd6e4>  // b.none
  40fb50:	b	40fc20 <ferror@plt+0xd890>
  40fb54:	ldur	x10, [x29, #-64]
  40fb58:	str	w23, [sp, #8]
  40fb5c:	cbz	x10, 40faa8 <ferror@plt+0xd718>
  40fb60:	ldur	x8, [x29, #-56]
  40fb64:	cmp	x8, #0x10
  40fb68:	b.cc	40faa8 <ferror@plt+0xd718>  // b.lo, b.ul, b.last
  40fb6c:	add	x8, x10, x8
  40fb70:	mov	x9, x10
  40fb74:	ldr	w10, [x10, #8]
  40fb78:	cmp	w10, #0x10e
  40fb7c:	b.ne	40fba0 <ferror@plt+0xd810>  // b.any
  40fb80:	ldr	w10, [x9, #12]
  40fb84:	cmp	w10, #0x8
  40fb88:	b.ne	40fba0 <ferror@plt+0xd810>  // b.any
  40fb8c:	ldr	x10, [x9]
  40fb90:	cmp	x10, #0x14
  40fb94:	b.ne	40fba0 <ferror@plt+0xd810>  // b.any
  40fb98:	ldr	w10, [x9, #16]
  40fb9c:	str	w10, [sp, #8]
  40fba0:	ldr	x10, [x9]
  40fba4:	cmp	x10, #0x10
  40fba8:	b.cc	40faa8 <ferror@plt+0xd718>  // b.lo, b.ul, b.last
  40fbac:	add	x10, x10, #0x7
  40fbb0:	and	x10, x10, #0xfffffffffffffff8
  40fbb4:	add	x10, x9, x10
  40fbb8:	add	x11, x10, #0x10
  40fbbc:	cmp	x11, x8
  40fbc0:	b.hi	40faa8 <ferror@plt+0xd718>  // b.pmore
  40fbc4:	ldr	x11, [x10]
  40fbc8:	add	x11, x11, #0x7
  40fbcc:	and	x11, x11, #0xfffffffffffffff8
  40fbd0:	add	x11, x10, x11
  40fbd4:	cmp	x11, x8
  40fbd8:	b.hi	40faa8 <ferror@plt+0xd718>  // b.pmore
  40fbdc:	cbnz	x9, 40fb70 <ferror@plt+0xd7e0>
  40fbe0:	b	40faa8 <ferror@plt+0xd718>
  40fbe4:	ldr	x3, [x28]
  40fbe8:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40fbec:	mov	w1, #0x12                  	// #18
  40fbf0:	mov	w2, #0x1                   	// #1
  40fbf4:	add	x0, x0, #0xabd
  40fbf8:	bl	4021b0 <fwrite@plt>
  40fbfc:	b	40fa74 <ferror@plt+0xd6e4>
  40fc00:	ldrb	w8, [x27, #48]
  40fc04:	ldr	x3, [x28]
  40fc08:	tbz	w8, #5, 40fc80 <ferror@plt+0xd8f0>
  40fc0c:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40fc10:	add	x0, x0, #0xa8c
  40fc14:	mov	w1, #0x12                  	// #18
  40fc18:	mov	w2, #0x1                   	// #1
  40fc1c:	bl	4021b0 <fwrite@plt>
  40fc20:	mov	w0, #0xffffffff            	// #-1
  40fc24:	add	sp, sp, #0x6, lsl #12
  40fc28:	add	sp, sp, #0x70
  40fc2c:	ldp	x20, x19, [sp, #80]
  40fc30:	ldp	x22, x21, [sp, #64]
  40fc34:	ldp	x24, x23, [sp, #48]
  40fc38:	ldp	x26, x25, [sp, #32]
  40fc3c:	ldp	x28, x27, [sp, #16]
  40fc40:	ldp	x29, x30, [sp], #96
  40fc44:	ret
  40fc48:	ldr	x3, [x28]
  40fc4c:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40fc50:	add	x0, x0, #0xa5f
  40fc54:	mov	w1, #0xf                   	// #15
  40fc58:	b	40fc18 <ferror@plt+0xd888>
  40fc5c:	ldr	x0, [x28]
  40fc60:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fc64:	add	x1, x1, #0xa6f
  40fc68:	b	40fc90 <ferror@plt+0xd900>
  40fc6c:	ldr	x0, [x28]
  40fc70:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fc74:	add	x1, x1, #0xad0
  40fc78:	mov	w2, w24
  40fc7c:	b	40fc90 <ferror@plt+0xd900>
  40fc80:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fc84:	add	x1, x1, #0xa9f
  40fc88:	mov	x0, x3
  40fc8c:	mov	w2, w26
  40fc90:	bl	402360 <fprintf@plt>
  40fc94:	mov	w0, #0x1                   	// #1
  40fc98:	bl	401df0 <exit@plt>
  40fc9c:	stp	x29, x30, [sp, #-64]!
  40fca0:	stp	x28, x23, [sp, #16]
  40fca4:	stp	x22, x21, [sp, #32]
  40fca8:	stp	x20, x19, [sp, #48]
  40fcac:	mov	x29, sp
  40fcb0:	sub	sp, sp, #0x4, lsl #12
  40fcb4:	mov	x8, sp
  40fcb8:	mov	x20, x2
  40fcbc:	mov	x21, x1
  40fcc0:	mov	x19, x0
  40fcc4:	add	x22, x8, #0x10
  40fcc8:	mov	x0, sp
  40fccc:	mov	w1, #0x1                   	// #1
  40fcd0:	mov	w2, #0x10                  	// #16
  40fcd4:	mov	x3, x19
  40fcd8:	bl	402110 <fread@plt>
  40fcdc:	cmp	x0, #0x10
  40fce0:	b.ne	40fd64 <ferror@plt+0xd9d4>  // b.any
  40fce4:	ldr	w23, [sp]
  40fce8:	cmp	w23, #0x4, lsl #12
  40fcec:	b.hi	40fd34 <ferror@plt+0xd9a4>  // b.pmore
  40fcf0:	sub	w8, w23, #0x10
  40fcf4:	tbnz	w8, #31, 40fd34 <ferror@plt+0xd9a4>
  40fcf8:	sub	w8, w23, #0xd
  40fcfc:	and	w23, w8, #0xfffffffc
  40fd00:	mov	w1, #0x1                   	// #1
  40fd04:	mov	x0, x22
  40fd08:	mov	x2, x23
  40fd0c:	mov	x3, x19
  40fd10:	bl	402110 <fread@plt>
  40fd14:	cmp	x0, x23
  40fd18:	b.ne	40fd7c <ferror@plt+0xd9ec>  // b.any
  40fd1c:	mov	x1, sp
  40fd20:	mov	x0, xzr
  40fd24:	mov	x2, x20
  40fd28:	blr	x21
  40fd2c:	tbz	w0, #31, 40fcc8 <ferror@plt+0xd938>
  40fd30:	b	40fd98 <ferror@plt+0xda08>
  40fd34:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40fd38:	ldr	x8, [x8, #3992]
  40fd3c:	mov	x0, x19
  40fd40:	ldr	x20, [x8]
  40fd44:	bl	401e70 <ftell@plt>
  40fd48:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fd4c:	mov	x3, x0
  40fd50:	add	x1, x1, #0xb20
  40fd54:	mov	x0, x20
  40fd58:	mov	w2, w23
  40fd5c:	bl	402360 <fprintf@plt>
  40fd60:	b	40fd94 <ferror@plt+0xda04>
  40fd64:	cbnz	x0, 40fd7c <ferror@plt+0xd9ec>
  40fd68:	mov	x0, x19
  40fd6c:	bl	4020b0 <feof@plt>
  40fd70:	cbz	w0, 40fd7c <ferror@plt+0xd9ec>
  40fd74:	mov	w0, wzr
  40fd78:	b	40fd98 <ferror@plt+0xda08>
  40fd7c:	mov	x0, x19
  40fd80:	bl	402390 <ferror@plt>
  40fd84:	cbnz	w0, 40fdb0 <ferror@plt+0xda20>
  40fd88:	mov	x0, x19
  40fd8c:	bl	4020b0 <feof@plt>
  40fd90:	cbnz	w0, 40fdc8 <ferror@plt+0xda38>
  40fd94:	mov	w0, #0xffffffff            	// #-1
  40fd98:	add	sp, sp, #0x4, lsl #12
  40fd9c:	ldp	x20, x19, [sp, #48]
  40fda0:	ldp	x22, x21, [sp, #32]
  40fda4:	ldp	x28, x23, [sp, #16]
  40fda8:	ldp	x29, x30, [sp], #64
  40fdac:	ret
  40fdb0:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40fdb4:	add	x0, x0, #0xae7
  40fdb8:	bl	401e10 <perror@plt>
  40fdbc:	mov	x0, x19
  40fdc0:	bl	4020b0 <feof@plt>
  40fdc4:	cbz	w0, 40fd94 <ferror@plt+0xda04>
  40fdc8:	adrp	x8, 423000 <ferror@plt+0x20c70>
  40fdcc:	ldr	x8, [x8, #3992]
  40fdd0:	adrp	x0, 412000 <ferror@plt+0xfc70>
  40fdd4:	add	x0, x0, #0xafd
  40fdd8:	mov	w1, #0x22                  	// #34
  40fddc:	ldr	x3, [x8]
  40fde0:	mov	w2, #0x1                   	// #1
  40fde4:	bl	4021b0 <fwrite@plt>
  40fde8:	b	40fd94 <ferror@plt+0xda04>
  40fdec:	stp	x29, x30, [sp, #-16]!
  40fdf0:	ldr	w9, [x0]
  40fdf4:	mov	x29, sp
  40fdf8:	add	w9, w9, #0x3
  40fdfc:	and	x10, x9, #0xfffffffc
  40fe00:	add	w9, w10, #0x4
  40fe04:	cmp	w9, w1
  40fe08:	b.hi	40fe30 <ferror@plt+0xdaa0>  // b.pmore
  40fe0c:	mov	w8, wzr
  40fe10:	add	x10, x0, x10
  40fe14:	mov	w11, #0x4                   	// #4
  40fe18:	strh	w2, [x10, #2]
  40fe1c:	strh	w11, [x10]
  40fe20:	str	w9, [x0]
  40fe24:	mov	w0, w8
  40fe28:	ldp	x29, x30, [sp], #16
  40fe2c:	ret
  40fe30:	adrp	x9, 423000 <ferror@plt+0x20c70>
  40fe34:	ldr	x9, [x9, #3992]
  40fe38:	mov	w8, w1
  40fe3c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fe40:	add	x1, x1, #0xb43
  40fe44:	ldr	x0, [x9]
  40fe48:	mov	w2, w8
  40fe4c:	bl	402360 <fprintf@plt>
  40fe50:	mov	w8, #0xffffffff            	// #-1
  40fe54:	mov	w0, w8
  40fe58:	ldp	x29, x30, [sp], #16
  40fe5c:	ret
  40fe60:	stp	x29, x30, [sp, #-32]!
  40fe64:	stp	x20, x19, [sp, #16]
  40fe68:	ldr	w9, [x0]
  40fe6c:	add	w10, w4, #0x7
  40fe70:	and	w10, w10, #0xfffffffc
  40fe74:	mov	x29, sp
  40fe78:	add	w9, w9, #0x3
  40fe7c:	and	x9, x9, #0xfffffffc
  40fe80:	add	w20, w9, w10
  40fe84:	cmp	w20, w1
  40fe88:	b.hi	40fec8 <ferror@plt+0xdb38>  // b.pmore
  40fe8c:	mov	x19, x0
  40fe90:	add	x8, x0, x9
  40fe94:	add	w9, w4, #0x4
  40fe98:	strh	w2, [x8, #2]
  40fe9c:	strh	w9, [x8]
  40fea0:	cbz	w4, 40feb4 <ferror@plt+0xdb24>
  40fea4:	sxtw	x2, w4
  40fea8:	add	x0, x8, #0x4
  40feac:	mov	x1, x3
  40feb0:	bl	401da0 <memcpy@plt>
  40feb4:	mov	w0, wzr
  40feb8:	str	w20, [x19]
  40febc:	ldp	x20, x19, [sp, #16]
  40fec0:	ldp	x29, x30, [sp], #32
  40fec4:	ret
  40fec8:	adrp	x9, 423000 <ferror@plt+0x20c70>
  40fecc:	ldr	x9, [x9, #3992]
  40fed0:	mov	w8, w1
  40fed4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40fed8:	add	x1, x1, #0xb43
  40fedc:	ldr	x0, [x9]
  40fee0:	mov	w2, w8
  40fee4:	bl	402360 <fprintf@plt>
  40fee8:	mov	w0, #0xffffffff            	// #-1
  40feec:	ldp	x20, x19, [sp, #16]
  40fef0:	ldp	x29, x30, [sp], #32
  40fef4:	ret
  40fef8:	stp	x29, x30, [sp, #-16]!
  40fefc:	ldr	w9, [x0]
  40ff00:	mov	x29, sp
  40ff04:	add	w9, w9, #0x3
  40ff08:	and	x10, x9, #0xfffffffc
  40ff0c:	add	w9, w10, #0x8
  40ff10:	cmp	w9, w1
  40ff14:	b.hi	40ff40 <ferror@plt+0xdbb0>  // b.pmore
  40ff18:	mov	w8, wzr
  40ff1c:	add	x10, x0, x10
  40ff20:	mov	w11, #0x5                   	// #5
  40ff24:	strh	w2, [x10, #2]
  40ff28:	strh	w11, [x10]
  40ff2c:	strb	w3, [x10, #4]
  40ff30:	str	w9, [x0]
  40ff34:	mov	w0, w8
  40ff38:	ldp	x29, x30, [sp], #16
  40ff3c:	ret
  40ff40:	adrp	x9, 423000 <ferror@plt+0x20c70>
  40ff44:	ldr	x9, [x9, #3992]
  40ff48:	mov	w8, w1
  40ff4c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40ff50:	add	x1, x1, #0xb43
  40ff54:	ldr	x0, [x9]
  40ff58:	mov	w2, w8
  40ff5c:	bl	402360 <fprintf@plt>
  40ff60:	mov	w8, #0xffffffff            	// #-1
  40ff64:	mov	w0, w8
  40ff68:	ldp	x29, x30, [sp], #16
  40ff6c:	ret
  40ff70:	stp	x29, x30, [sp, #-16]!
  40ff74:	ldr	w9, [x0]
  40ff78:	mov	x29, sp
  40ff7c:	add	w9, w9, #0x3
  40ff80:	and	x10, x9, #0xfffffffc
  40ff84:	add	w9, w10, #0x8
  40ff88:	cmp	w9, w1
  40ff8c:	b.hi	40ffb8 <ferror@plt+0xdc28>  // b.pmore
  40ff90:	mov	w8, wzr
  40ff94:	add	x10, x0, x10
  40ff98:	mov	w11, #0x6                   	// #6
  40ff9c:	strh	w2, [x10, #2]
  40ffa0:	strh	w11, [x10]
  40ffa4:	strh	w3, [x10, #4]
  40ffa8:	str	w9, [x0]
  40ffac:	mov	w0, w8
  40ffb0:	ldp	x29, x30, [sp], #16
  40ffb4:	ret
  40ffb8:	adrp	x9, 423000 <ferror@plt+0x20c70>
  40ffbc:	ldr	x9, [x9, #3992]
  40ffc0:	mov	w8, w1
  40ffc4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  40ffc8:	add	x1, x1, #0xb43
  40ffcc:	ldr	x0, [x9]
  40ffd0:	mov	w2, w8
  40ffd4:	bl	402360 <fprintf@plt>
  40ffd8:	mov	w8, #0xffffffff            	// #-1
  40ffdc:	mov	w0, w8
  40ffe0:	ldp	x29, x30, [sp], #16
  40ffe4:	ret
  40ffe8:	stp	x29, x30, [sp, #-16]!
  40ffec:	ldr	w9, [x0]
  40fff0:	mov	x29, sp
  40fff4:	add	w9, w9, #0x3
  40fff8:	and	x10, x9, #0xfffffffc
  40fffc:	add	w9, w10, #0x8
  410000:	cmp	w9, w1
  410004:	b.hi	410030 <ferror@plt+0xdca0>  // b.pmore
  410008:	mov	w8, wzr
  41000c:	add	x10, x0, x10
  410010:	mov	w11, #0x8                   	// #8
  410014:	strh	w2, [x10, #2]
  410018:	strh	w11, [x10]
  41001c:	str	w3, [x10, #4]
  410020:	str	w9, [x0]
  410024:	mov	w0, w8
  410028:	ldp	x29, x30, [sp], #16
  41002c:	ret
  410030:	adrp	x9, 423000 <ferror@plt+0x20c70>
  410034:	ldr	x9, [x9, #3992]
  410038:	mov	w8, w1
  41003c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  410040:	add	x1, x1, #0xb43
  410044:	ldr	x0, [x9]
  410048:	mov	w2, w8
  41004c:	bl	402360 <fprintf@plt>
  410050:	mov	w8, #0xffffffff            	// #-1
  410054:	mov	w0, w8
  410058:	ldp	x29, x30, [sp], #16
  41005c:	ret
  410060:	stp	x29, x30, [sp, #-16]!
  410064:	ldr	w9, [x0]
  410068:	mov	x29, sp
  41006c:	add	w9, w9, #0x3
  410070:	and	x10, x9, #0xfffffffc
  410074:	add	w9, w10, #0xc
  410078:	cmp	w9, w1
  41007c:	b.hi	4100a8 <ferror@plt+0xdd18>  // b.pmore
  410080:	mov	w8, wzr
  410084:	add	x10, x0, x10
  410088:	mov	w11, #0xc                   	// #12
  41008c:	strh	w2, [x10, #2]
  410090:	strh	w11, [x10]
  410094:	stur	x3, [x10, #4]
  410098:	str	w9, [x0]
  41009c:	mov	w0, w8
  4100a0:	ldp	x29, x30, [sp], #16
  4100a4:	ret
  4100a8:	adrp	x9, 423000 <ferror@plt+0x20c70>
  4100ac:	ldr	x9, [x9, #3992]
  4100b0:	mov	w8, w1
  4100b4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4100b8:	add	x1, x1, #0xb43
  4100bc:	ldr	x0, [x9]
  4100c0:	mov	w2, w8
  4100c4:	bl	402360 <fprintf@plt>
  4100c8:	mov	w8, #0xffffffff            	// #-1
  4100cc:	mov	w0, w8
  4100d0:	ldp	x29, x30, [sp], #16
  4100d4:	ret
  4100d8:	stp	x29, x30, [sp, #-64]!
  4100dc:	stp	x20, x19, [sp, #48]
  4100e0:	mov	x19, x0
  4100e4:	mov	x0, x3
  4100e8:	str	x23, [sp, #16]
  4100ec:	stp	x22, x21, [sp, #32]
  4100f0:	mov	x29, sp
  4100f4:	mov	x20, x3
  4100f8:	mov	w21, w2
  4100fc:	mov	w22, w1
  410100:	bl	401de0 <strlen@plt>
  410104:	ldr	w8, [x19]
  410108:	add	w9, w0, #0x8
  41010c:	and	w9, w9, #0xfffffffc
  410110:	add	w8, w8, #0x3
  410114:	and	x8, x8, #0xfffffffc
  410118:	add	w23, w8, w9
  41011c:	cmp	w23, w22
  410120:	b.hi	410168 <ferror@plt+0xddd8>  // b.pmore
  410124:	add	w9, w0, #0x1
  410128:	sxtw	x2, w9
  41012c:	add	x8, x19, x8
  410130:	add	w9, w2, #0x4
  410134:	strh	w21, [x8, #2]
  410138:	strh	w9, [x8]
  41013c:	cbz	w2, 41014c <ferror@plt+0xddbc>
  410140:	add	x0, x8, #0x4
  410144:	mov	x1, x20
  410148:	bl	401da0 <memcpy@plt>
  41014c:	mov	w0, wzr
  410150:	str	w23, [x19]
  410154:	ldp	x20, x19, [sp, #48]
  410158:	ldp	x22, x21, [sp, #32]
  41015c:	ldr	x23, [sp, #16]
  410160:	ldp	x29, x30, [sp], #64
  410164:	ret
  410168:	adrp	x8, 423000 <ferror@plt+0x20c70>
  41016c:	ldr	x8, [x8, #3992]
  410170:	adrp	x1, 412000 <ferror@plt+0xfc70>
  410174:	add	x1, x1, #0xb43
  410178:	mov	w2, w22
  41017c:	ldr	x0, [x8]
  410180:	bl	402360 <fprintf@plt>
  410184:	mov	w0, #0xffffffff            	// #-1
  410188:	b	410154 <ferror@plt+0xddc4>
  41018c:	stp	x29, x30, [sp, #-48]!
  410190:	stp	x22, x21, [sp, #16]
  410194:	stp	x20, x19, [sp, #32]
  410198:	ldr	w9, [x0]
  41019c:	add	w10, w3, #0x3
  4101a0:	and	w22, w10, #0xfffffffc
  4101a4:	mov	x29, sp
  4101a8:	add	w9, w9, #0x3
  4101ac:	and	w9, w9, #0xfffffffc
  4101b0:	add	w10, w9, w22
  4101b4:	cmp	w10, w1
  4101b8:	b.hi	410220 <ferror@plt+0xde90>  // b.pmore
  4101bc:	mov	w20, w3
  4101c0:	sxtw	x21, w20
  4101c4:	mov	x19, x0
  4101c8:	add	x0, x0, w9, uxtw
  4101cc:	mov	x1, x2
  4101d0:	mov	x2, x21
  4101d4:	bl	401da0 <memcpy@plt>
  4101d8:	ldr	w8, [x19]
  4101dc:	sub	w2, w22, w20
  4101e0:	mov	w1, wzr
  4101e4:	add	w8, w8, #0x3
  4101e8:	and	w8, w8, #0xfffffffc
  4101ec:	add	x8, x19, x8
  4101f0:	add	x0, x8, x21
  4101f4:	bl	401fb0 <memset@plt>
  4101f8:	ldr	w8, [x19]
  4101fc:	mov	w0, wzr
  410200:	add	w8, w8, #0x3
  410204:	and	w8, w8, #0xfffffffc
  410208:	add	w8, w8, w22
  41020c:	str	w8, [x19]
  410210:	ldp	x20, x19, [sp, #32]
  410214:	ldp	x22, x21, [sp, #16]
  410218:	ldp	x29, x30, [sp], #48
  41021c:	ret
  410220:	adrp	x9, 423000 <ferror@plt+0x20c70>
  410224:	ldr	x9, [x9, #3992]
  410228:	mov	w8, w1
  41022c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  410230:	add	x1, x1, #0xb72
  410234:	ldr	x0, [x9]
  410238:	mov	w2, w8
  41023c:	bl	402360 <fprintf@plt>
  410240:	mov	w0, #0xffffffff            	// #-1
  410244:	ldp	x20, x19, [sp, #32]
  410248:	ldp	x22, x21, [sp, #16]
  41024c:	ldp	x29, x30, [sp], #48
  410250:	ret
  410254:	stp	x29, x30, [sp, #-32]!
  410258:	ldr	w9, [x0]
  41025c:	str	x19, [sp, #16]
  410260:	mov	x29, sp
  410264:	add	w9, w9, #0x3
  410268:	and	w10, w9, #0xfffffffc
  41026c:	add	w9, w10, #0x4
  410270:	cmp	w9, w1
  410274:	add	x19, x0, x10
  410278:	b.hi	41029c <ferror@plt+0xdf0c>  // b.pmore
  41027c:	mov	w8, #0x4                   	// #4
  410280:	strh	w2, [x19, #2]
  410284:	strh	w8, [x19]
  410288:	str	w9, [x0]
  41028c:	mov	x0, x19
  410290:	ldr	x19, [sp, #16]
  410294:	ldp	x29, x30, [sp], #32
  410298:	ret
  41029c:	adrp	x9, 423000 <ferror@plt+0x20c70>
  4102a0:	ldr	x9, [x9, #3992]
  4102a4:	mov	w8, w1
  4102a8:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4102ac:	add	x1, x1, #0xb43
  4102b0:	ldr	x0, [x9]
  4102b4:	mov	w2, w8
  4102b8:	bl	402360 <fprintf@plt>
  4102bc:	mov	x0, x19
  4102c0:	ldr	x19, [sp, #16]
  4102c4:	ldp	x29, x30, [sp], #32
  4102c8:	ret
  4102cc:	ldr	w8, [x0]
  4102d0:	add	w9, w8, #0x3
  4102d4:	and	w9, w9, #0xfffc
  4102d8:	add	w9, w0, w9
  4102dc:	sub	w9, w9, w1
  4102e0:	mov	w0, w8
  4102e4:	strh	w9, [x1]
  4102e8:	ret
  4102ec:	stp	x29, x30, [sp, #-64]!
  4102f0:	stp	x22, x21, [sp, #32]
  4102f4:	stp	x20, x19, [sp, #48]
  4102f8:	ldr	w8, [x0]
  4102fc:	add	w9, w4, #0x7
  410300:	and	w9, w9, #0xfffffffc
  410304:	str	x23, [sp, #16]
  410308:	add	w8, w8, #0x3
  41030c:	and	w8, w8, #0xfffffffc
  410310:	add	w23, w8, w9
  410314:	mov	w20, w2
  410318:	mov	w22, w1
  41031c:	mov	x21, x0
  410320:	cmp	w23, w1
  410324:	add	x19, x0, x8
  410328:	mov	x29, sp
  41032c:	b.hi	410394 <ferror@plt+0xe004>  // b.pmore
  410330:	add	w8, w4, #0x4
  410334:	strh	w20, [x19, #2]
  410338:	strh	w8, [x19]
  41033c:	cbz	w4, 410350 <ferror@plt+0xdfc0>
  410340:	sxtw	x2, w4
  410344:	add	x0, x19, #0x4
  410348:	mov	x1, x3
  41034c:	bl	401da0 <memcpy@plt>
  410350:	str	w23, [x21]
  410354:	add	w8, w23, #0x3
  410358:	and	w9, w8, #0xfffffffc
  41035c:	add	w8, w9, #0x4
  410360:	cmp	w8, w22
  410364:	b.hi	4103b8 <ferror@plt+0xe028>  // b.pmore
  410368:	add	x9, x21, x9
  41036c:	mov	w10, #0x4                   	// #4
  410370:	strh	w20, [x9, #2]
  410374:	strh	w10, [x9]
  410378:	str	w8, [x21]
  41037c:	mov	x0, x19
  410380:	ldp	x20, x19, [sp, #48]
  410384:	ldp	x22, x21, [sp, #32]
  410388:	ldr	x23, [sp, #16]
  41038c:	ldp	x29, x30, [sp], #64
  410390:	ret
  410394:	adrp	x8, 423000 <ferror@plt+0x20c70>
  410398:	ldr	x8, [x8, #3992]
  41039c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4103a0:	add	x1, x1, #0xb43
  4103a4:	mov	w2, w22
  4103a8:	ldr	x0, [x8]
  4103ac:	bl	402360 <fprintf@plt>
  4103b0:	ldr	w23, [x21]
  4103b4:	b	410354 <ferror@plt+0xdfc4>
  4103b8:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4103bc:	ldr	x8, [x8, #3992]
  4103c0:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4103c4:	add	x1, x1, #0xb43
  4103c8:	mov	w2, w22
  4103cc:	ldr	x0, [x8]
  4103d0:	bl	402360 <fprintf@plt>
  4103d4:	b	41037c <ferror@plt+0xdfec>
  4103d8:	ldrh	w9, [x1]
  4103dc:	ldr	w8, [x0]
  4103e0:	add	w9, w9, #0x3
  4103e4:	add	w10, w8, #0x3
  4103e8:	and	x9, x9, #0x1fffc
  4103ec:	and	w10, w10, #0xfffffffc
  4103f0:	add	x9, x1, x9
  4103f4:	add	w10, w0, w10
  4103f8:	sub	w11, w10, w1
  4103fc:	sub	w10, w10, w9
  410400:	mov	w0, w8
  410404:	strh	w11, [x1]
  410408:	strh	w10, [x9]
  41040c:	ret
  410410:	stp	x29, x30, [sp, #-16]!
  410414:	ldrh	w9, [x0]
  410418:	mov	x29, sp
  41041c:	add	w9, w9, #0x3
  410420:	and	x9, x9, #0x1fffc
  410424:	add	w10, w9, #0x8
  410428:	cmp	w10, w1
  41042c:	b.hi	410464 <ferror@plt+0xe0d4>  // b.pmore
  410430:	add	x9, x0, x9
  410434:	mov	w10, #0x8                   	// #8
  410438:	strh	w2, [x9, #2]
  41043c:	strh	w10, [x9]
  410440:	str	w3, [x9, #4]
  410444:	ldrh	w9, [x0]
  410448:	mov	w8, wzr
  41044c:	add	w9, w9, #0xb
  410450:	and	w9, w9, #0xfffc
  410454:	strh	w9, [x0]
  410458:	mov	w0, w8
  41045c:	ldp	x29, x30, [sp], #16
  410460:	ret
  410464:	adrp	x9, 423000 <ferror@plt+0x20c70>
  410468:	ldr	x9, [x9, #3992]
  41046c:	mov	w8, w1
  410470:	adrp	x1, 412000 <ferror@plt+0xfc70>
  410474:	add	x1, x1, #0xba0
  410478:	ldr	x0, [x9]
  41047c:	mov	w2, w8
  410480:	bl	402360 <fprintf@plt>
  410484:	mov	w8, #0xffffffff            	// #-1
  410488:	mov	w0, w8
  41048c:	ldp	x29, x30, [sp], #16
  410490:	ret
  410494:	stp	x29, x30, [sp, #-32]!
  410498:	stp	x20, x19, [sp, #16]
  41049c:	ldrh	w9, [x0]
  4104a0:	add	w10, w4, #0x7
  4104a4:	and	w20, w10, #0xfffffffc
  4104a8:	mov	x29, sp
  4104ac:	add	w9, w9, #0x3
  4104b0:	and	x9, x9, #0x1fffc
  4104b4:	add	w10, w9, w20
  4104b8:	cmp	w10, w1
  4104bc:	b.hi	41050c <ferror@plt+0xe17c>  // b.pmore
  4104c0:	mov	x19, x0
  4104c4:	add	x8, x0, x9
  4104c8:	add	w9, w4, #0x4
  4104cc:	strh	w2, [x8, #2]
  4104d0:	strh	w9, [x8]
  4104d4:	cbz	w4, 4104e8 <ferror@plt+0xe158>
  4104d8:	sxtw	x2, w4
  4104dc:	add	x0, x8, #0x4
  4104e0:	mov	x1, x3
  4104e4:	bl	401da0 <memcpy@plt>
  4104e8:	ldrh	w8, [x19]
  4104ec:	mov	w0, wzr
  4104f0:	add	w8, w8, #0x3
  4104f4:	and	w8, w8, #0xfffc
  4104f8:	add	w8, w8, w20
  4104fc:	strh	w8, [x19]
  410500:	ldp	x20, x19, [sp, #16]
  410504:	ldp	x29, x30, [sp], #32
  410508:	ret
  41050c:	adrp	x9, 423000 <ferror@plt+0x20c70>
  410510:	ldr	x9, [x9, #3992]
  410514:	mov	w8, w1
  410518:	adrp	x1, 412000 <ferror@plt+0xfc70>
  41051c:	add	x1, x1, #0xbd5
  410520:	ldr	x0, [x9]
  410524:	mov	w2, w8
  410528:	bl	402360 <fprintf@plt>
  41052c:	mov	w0, #0xffffffff            	// #-1
  410530:	ldp	x20, x19, [sp, #16]
  410534:	ldp	x29, x30, [sp], #32
  410538:	ret
  41053c:	stp	x29, x30, [sp, #-16]!
  410540:	ldrh	w9, [x0]
  410544:	mov	x29, sp
  410548:	add	w9, w9, #0x3
  41054c:	and	x9, x9, #0x1fffc
  410550:	add	w10, w9, #0x8
  410554:	cmp	w10, w1
  410558:	b.hi	410590 <ferror@plt+0xe200>  // b.pmore
  41055c:	add	x9, x0, x9
  410560:	mov	w10, #0x5                   	// #5
  410564:	strh	w2, [x9, #2]
  410568:	strh	w10, [x9]
  41056c:	strb	w3, [x9, #4]
  410570:	ldrh	w9, [x0]
  410574:	mov	w8, wzr
  410578:	add	w9, w9, #0xb
  41057c:	and	w9, w9, #0xfffc
  410580:	strh	w9, [x0]
  410584:	mov	w0, w8
  410588:	ldp	x29, x30, [sp], #16
  41058c:	ret
  410590:	adrp	x9, 423000 <ferror@plt+0x20c70>
  410594:	ldr	x9, [x9, #3992]
  410598:	mov	w8, w1
  41059c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4105a0:	add	x1, x1, #0xbd5
  4105a4:	ldr	x0, [x9]
  4105a8:	mov	w2, w8
  4105ac:	bl	402360 <fprintf@plt>
  4105b0:	mov	w8, #0xffffffff            	// #-1
  4105b4:	mov	w0, w8
  4105b8:	ldp	x29, x30, [sp], #16
  4105bc:	ret
  4105c0:	stp	x29, x30, [sp, #-16]!
  4105c4:	ldrh	w9, [x0]
  4105c8:	mov	x29, sp
  4105cc:	add	w9, w9, #0x3
  4105d0:	and	x9, x9, #0x1fffc
  4105d4:	add	w10, w9, #0x8
  4105d8:	cmp	w10, w1
  4105dc:	b.hi	410614 <ferror@plt+0xe284>  // b.pmore
  4105e0:	add	x9, x0, x9
  4105e4:	mov	w10, #0x6                   	// #6
  4105e8:	strh	w2, [x9, #2]
  4105ec:	strh	w10, [x9]
  4105f0:	strh	w3, [x9, #4]
  4105f4:	ldrh	w9, [x0]
  4105f8:	mov	w8, wzr
  4105fc:	add	w9, w9, #0xb
  410600:	and	w9, w9, #0xfffc
  410604:	strh	w9, [x0]
  410608:	mov	w0, w8
  41060c:	ldp	x29, x30, [sp], #16
  410610:	ret
  410614:	adrp	x9, 423000 <ferror@plt+0x20c70>
  410618:	ldr	x9, [x9, #3992]
  41061c:	mov	w8, w1
  410620:	adrp	x1, 412000 <ferror@plt+0xfc70>
  410624:	add	x1, x1, #0xbd5
  410628:	ldr	x0, [x9]
  41062c:	mov	w2, w8
  410630:	bl	402360 <fprintf@plt>
  410634:	mov	w8, #0xffffffff            	// #-1
  410638:	mov	w0, w8
  41063c:	ldp	x29, x30, [sp], #16
  410640:	ret
  410644:	stp	x29, x30, [sp, #-16]!
  410648:	ldrh	w9, [x0]
  41064c:	mov	x29, sp
  410650:	add	w9, w9, #0x3
  410654:	and	x9, x9, #0x1fffc
  410658:	add	w10, w9, #0xc
  41065c:	cmp	w10, w1
  410660:	b.hi	410698 <ferror@plt+0xe308>  // b.pmore
  410664:	add	x9, x0, x9
  410668:	mov	w10, #0xc                   	// #12
  41066c:	strh	w2, [x9, #2]
  410670:	strh	w10, [x9]
  410674:	stur	x3, [x9, #4]
  410678:	ldrh	w9, [x0]
  41067c:	mov	w8, wzr
  410680:	add	w9, w9, #0xf
  410684:	and	w9, w9, #0xfffc
  410688:	strh	w9, [x0]
  41068c:	mov	w0, w8
  410690:	ldp	x29, x30, [sp], #16
  410694:	ret
  410698:	adrp	x9, 423000 <ferror@plt+0x20c70>
  41069c:	ldr	x9, [x9, #3992]
  4106a0:	mov	w8, w1
  4106a4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4106a8:	add	x1, x1, #0xbd5
  4106ac:	ldr	x0, [x9]
  4106b0:	mov	w2, w8
  4106b4:	bl	402360 <fprintf@plt>
  4106b8:	mov	w8, #0xffffffff            	// #-1
  4106bc:	mov	w0, w8
  4106c0:	ldp	x29, x30, [sp], #16
  4106c4:	ret
  4106c8:	stp	x29, x30, [sp, #-32]!
  4106cc:	ldrh	w9, [x0]
  4106d0:	str	x19, [sp, #16]
  4106d4:	mov	x29, sp
  4106d8:	add	w9, w9, #0x3
  4106dc:	and	x9, x9, #0x1fffc
  4106e0:	add	w10, w9, #0x4
  4106e4:	cmp	w10, w1
  4106e8:	add	x19, x0, x9
  4106ec:	b.hi	410728 <ferror@plt+0xe398>  // b.pmore
  4106f0:	mov	w8, #0x4                   	// #4
  4106f4:	strh	w2, [x19, #2]
  4106f8:	strh	w8, [x19]
  4106fc:	ldrh	w8, [x0]
  410700:	add	w8, w8, #0x7
  410704:	and	w8, w8, #0xfffc
  410708:	strh	w8, [x0]
  41070c:	ldrh	w8, [x19, #2]
  410710:	mov	x0, x19
  410714:	orr	w8, w8, #0x8000
  410718:	strh	w8, [x19, #2]
  41071c:	ldr	x19, [sp, #16]
  410720:	ldp	x29, x30, [sp], #32
  410724:	ret
  410728:	adrp	x9, 423000 <ferror@plt+0x20c70>
  41072c:	ldr	x9, [x9, #3992]
  410730:	mov	w8, w1
  410734:	adrp	x1, 412000 <ferror@plt+0xfc70>
  410738:	add	x1, x1, #0xbd5
  41073c:	ldr	x0, [x9]
  410740:	mov	w2, w8
  410744:	bl	402360 <fprintf@plt>
  410748:	b	41070c <ferror@plt+0xe37c>
  41074c:	ldrh	w8, [x0]
  410750:	add	w8, w8, #0x3
  410754:	and	w8, w8, #0xfffc
  410758:	add	w8, w0, w8
  41075c:	sub	w8, w8, w1
  410760:	strh	w8, [x1]
  410764:	ldrh	w0, [x0]
  410768:	ret
  41076c:	stp	x29, x30, [sp, #-48]!
  410770:	add	w8, w1, #0x1
  410774:	stp	x22, x21, [sp, #16]
  410778:	stp	x20, x19, [sp, #32]
  41077c:	mov	x20, x2
  410780:	mov	w21, w1
  410784:	sbfiz	x2, x8, #3, #32
  410788:	mov	w1, wzr
  41078c:	mov	x29, sp
  410790:	mov	w19, w3
  410794:	mov	x22, x0
  410798:	bl	401fb0 <memset@plt>
  41079c:	cmp	w19, #0x4
  4107a0:	b.ge	4107f4 <ferror@plt+0xe464>  // b.tcont
  4107a4:	cbz	w19, 4107c8 <ferror@plt+0xe438>
  4107a8:	ldrh	w3, [x20]
  4107ac:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4107b0:	ldr	x8, [x8, #3992]
  4107b4:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4107b8:	add	x1, x1, #0xc0a
  4107bc:	mov	w2, w19
  4107c0:	ldr	x0, [x8]
  4107c4:	bl	402360 <fprintf@plt>
  4107c8:	ldp	x20, x19, [sp, #32]
  4107cc:	ldp	x22, x21, [sp, #16]
  4107d0:	mov	w0, wzr
  4107d4:	ldp	x29, x30, [sp], #48
  4107d8:	ret
  4107dc:	add	w8, w3, #0x3
  4107e0:	and	x8, x8, #0x1fffc
  4107e4:	sub	w19, w19, w8
  4107e8:	cmp	w19, #0x3
  4107ec:	add	x20, x20, x8
  4107f0:	b.le	4107a4 <ferror@plt+0xe414>
  4107f4:	ldrh	w3, [x20]
  4107f8:	cmp	x3, #0x4
  4107fc:	b.cc	4107ac <ferror@plt+0xe41c>  // b.lo, b.ul, b.last
  410800:	cmp	w19, w3
  410804:	b.lt	4107ac <ferror@plt+0xe41c>  // b.tstop
  410808:	ldrh	w8, [x20, #2]
  41080c:	cmp	w8, w21
  410810:	b.gt	4107dc <ferror@plt+0xe44c>
  410814:	ldr	x9, [x22, x8, lsl #3]
  410818:	cbnz	x9, 4107dc <ferror@plt+0xe44c>
  41081c:	str	x20, [x22, x8, lsl #3]
  410820:	b	4107dc <ferror@plt+0xe44c>
  410824:	stp	x29, x30, [sp, #-64]!
  410828:	add	w8, w1, #0x1
  41082c:	stp	x22, x21, [sp, #32]
  410830:	stp	x20, x19, [sp, #48]
  410834:	mov	x20, x2
  410838:	mov	w21, w1
  41083c:	sbfiz	x2, x8, #3, #32
  410840:	mov	w1, wzr
  410844:	str	x23, [sp, #16]
  410848:	mov	x29, sp
  41084c:	mov	w23, w4
  410850:	mov	w19, w3
  410854:	mov	x22, x0
  410858:	bl	401fb0 <memset@plt>
  41085c:	cmp	w19, #0x4
  410860:	b.lt	4108bc <ferror@plt+0xe52c>  // b.tstop
  410864:	mvn	w8, w23
  410868:	b	410884 <ferror@plt+0xe4f4>
  41086c:	add	w9, w3, #0x3
  410870:	and	x9, x9, #0x1fffc
  410874:	sub	w19, w19, w9
  410878:	cmp	w19, #0x3
  41087c:	add	x20, x20, x9
  410880:	b.le	4108bc <ferror@plt+0xe52c>
  410884:	ldrh	w3, [x20]
  410888:	cmp	x3, #0x4
  41088c:	b.cc	4108c4 <ferror@plt+0xe534>  // b.lo, b.ul, b.last
  410890:	cmp	w19, w3
  410894:	b.lt	4108c4 <ferror@plt+0xe534>  // b.tstop
  410898:	ldrh	w9, [x20, #2]
  41089c:	and	w9, w9, w8
  4108a0:	cmp	w21, w9, uxth
  4108a4:	b.lt	41086c <ferror@plt+0xe4dc>  // b.tstop
  4108a8:	and	x9, x9, #0xffff
  4108ac:	ldr	x10, [x22, x9, lsl #3]
  4108b0:	cbnz	x10, 41086c <ferror@plt+0xe4dc>
  4108b4:	str	x20, [x22, x9, lsl #3]
  4108b8:	b	41086c <ferror@plt+0xe4dc>
  4108bc:	cbz	w19, 4108e0 <ferror@plt+0xe550>
  4108c0:	ldrh	w3, [x20]
  4108c4:	adrp	x8, 423000 <ferror@plt+0x20c70>
  4108c8:	ldr	x8, [x8, #3992]
  4108cc:	adrp	x1, 412000 <ferror@plt+0xfc70>
  4108d0:	add	x1, x1, #0xc0a
  4108d4:	mov	w2, w19
  4108d8:	ldr	x0, [x8]
  4108dc:	bl	402360 <fprintf@plt>
  4108e0:	ldp	x20, x19, [sp, #48]
  4108e4:	ldp	x22, x21, [sp, #32]
  4108e8:	ldr	x23, [sp, #16]
  4108ec:	mov	w0, wzr
  4108f0:	ldp	x29, x30, [sp], #64
  4108f4:	ret
  4108f8:	stp	x29, x30, [sp, #-16]!
  4108fc:	cmp	w2, #0x4
  410900:	mov	x29, sp
  410904:	b.lt	410940 <ferror@plt+0xe5b0>  // b.tstop
  410908:	ldrh	w3, [x1]
  41090c:	cmp	x3, #0x4
  410910:	b.cc	410948 <ferror@plt+0xe5b8>  // b.lo, b.ul, b.last
  410914:	cmp	w2, w3
  410918:	b.lt	410948 <ferror@plt+0xe5b8>  // b.tstop
  41091c:	ldrh	w8, [x1, #2]
  410920:	cmp	w8, w0
  410924:	b.eq	410964 <ferror@plt+0xe5d4>  // b.none
  410928:	add	w8, w3, #0x3
  41092c:	and	x8, x8, #0x1fffc
  410930:	sub	w2, w2, w8
  410934:	cmp	w2, #0x3
  410938:	add	x1, x1, x8
  41093c:	b.gt	410908 <ferror@plt+0xe578>
  410940:	cbz	w2, 410960 <ferror@plt+0xe5d0>
  410944:	ldrh	w3, [x1]
  410948:	adrp	x8, 423000 <ferror@plt+0x20c70>
  41094c:	ldr	x8, [x8, #3992]
  410950:	adrp	x1, 412000 <ferror@plt+0xfc70>
  410954:	add	x1, x1, #0xc0a
  410958:	ldr	x0, [x8]
  41095c:	bl	402360 <fprintf@plt>
  410960:	mov	x1, xzr
  410964:	mov	x0, x1
  410968:	ldp	x29, x30, [sp], #16
  41096c:	ret
  410970:	stp	x29, x30, [sp, #-64]!
  410974:	stp	x22, x21, [sp, #32]
  410978:	stp	x20, x19, [sp, #48]
  41097c:	ldrh	w8, [x2]
  410980:	str	x23, [sp, #16]
  410984:	mov	x29, sp
  410988:	sub	x8, x8, #0x4
  41098c:	cmp	x8, w3, sxtw
  410990:	b.cs	41099c <ferror@plt+0xe60c>  // b.hs, b.nlast
  410994:	mov	w0, #0xffffffff            	// #-1
  410998:	b	410a24 <ferror@plt+0xe694>
  41099c:	add	w9, w3, #0x3
  4109a0:	and	x9, x9, #0xfffffffc
  4109a4:	add	x10, x9, #0x4
  4109a8:	mov	w20, w1
  4109ac:	mov	x21, x0
  4109b0:	cmp	x8, x10
  4109b4:	b.cs	4109d0 <ferror@plt+0xe640>  // b.hs, b.nlast
  4109b8:	add	w8, w20, #0x1
  4109bc:	sbfiz	x2, x8, #3, #32
  4109c0:	mov	x0, x21
  4109c4:	mov	w1, wzr
  4109c8:	bl	401fb0 <memset@plt>
  4109cc:	b	410a20 <ferror@plt+0xe690>
  4109d0:	add	x8, x2, x9
  4109d4:	ldrh	w23, [x8, #4]
  4109d8:	add	w9, w20, #0x1
  4109dc:	sbfiz	x2, x9, #3, #32
  4109e0:	mov	x0, x21
  4109e4:	mov	w1, wzr
  4109e8:	add	x22, x8, #0x8
  4109ec:	sub	w19, w23, #0x4
  4109f0:	bl	401fb0 <memset@plt>
  4109f4:	cmp	w23, #0x8
  4109f8:	b.cs	410a50 <ferror@plt+0xe6c0>  // b.hs, b.nlast
  4109fc:	cbz	w19, 410a20 <ferror@plt+0xe690>
  410a00:	ldrh	w3, [x22]
  410a04:	adrp	x8, 423000 <ferror@plt+0x20c70>
  410a08:	ldr	x8, [x8, #3992]
  410a0c:	adrp	x1, 412000 <ferror@plt+0xfc70>
  410a10:	add	x1, x1, #0xc0a
  410a14:	mov	w2, w19
  410a18:	ldr	x0, [x8]
  410a1c:	bl	402360 <fprintf@plt>
  410a20:	mov	w0, wzr
  410a24:	ldp	x20, x19, [sp, #48]
  410a28:	ldp	x22, x21, [sp, #32]
  410a2c:	ldr	x23, [sp, #16]
  410a30:	ldp	x29, x30, [sp], #64
  410a34:	ret
  410a38:	add	w8, w3, #0x3
  410a3c:	and	x8, x8, #0x1fffc
  410a40:	sub	w19, w19, w8
  410a44:	cmp	w19, #0x3
  410a48:	add	x22, x22, x8
  410a4c:	b.le	4109fc <ferror@plt+0xe66c>
  410a50:	ldrh	w3, [x22]
  410a54:	cmp	x3, #0x4
  410a58:	b.cc	410a04 <ferror@plt+0xe674>  // b.lo, b.ul, b.last
  410a5c:	cmp	w19, w3
  410a60:	b.lt	410a04 <ferror@plt+0xe674>  // b.tstop
  410a64:	ldrh	w8, [x22, #2]
  410a68:	cmp	w8, w20
  410a6c:	b.gt	410a38 <ferror@plt+0xe6a8>
  410a70:	ldr	x9, [x21, x8, lsl #3]
  410a74:	cbnz	x9, 410a38 <ferror@plt+0xe6a8>
  410a78:	str	x22, [x21, x8, lsl #3]
  410a7c:	b	410a38 <ferror@plt+0xe6a8>
  410a80:	stp	x29, x30, [sp, #-48]!
  410a84:	stp	x22, x21, [sp, #16]
  410a88:	stp	x20, x19, [sp, #32]
  410a8c:	mov	x29, sp
  410a90:	mov	w20, w2
  410a94:	mov	x21, x1
  410a98:	mov	w22, w0
  410a9c:	bl	401dc0 <recvmsg@plt>
  410aa0:	tbnz	w0, #31, 410ab8 <ferror@plt+0xe728>
  410aa4:	cbz	w0, 410b2c <ferror@plt+0xe79c>
  410aa8:	ldp	x20, x19, [sp, #32]
  410aac:	ldp	x22, x21, [sp, #16]
  410ab0:	ldp	x29, x30, [sp], #48
  410ab4:	ret
  410ab8:	bl	402300 <__errno_location@plt>
  410abc:	mov	x19, x0
  410ac0:	b	410ad8 <ferror@plt+0xe748>
  410ac4:	mov	w0, w22
  410ac8:	mov	x1, x21
  410acc:	mov	w2, w20
  410ad0:	bl	401dc0 <recvmsg@plt>
  410ad4:	tbz	w0, #31, 410aa4 <ferror@plt+0xe714>
  410ad8:	ldr	w0, [x19]
  410adc:	cmp	w0, #0xb
  410ae0:	b.eq	410ac4 <ferror@plt+0xe734>  // b.none
  410ae4:	cmp	w0, #0x4
  410ae8:	b.eq	410ac4 <ferror@plt+0xe734>  // b.none
  410aec:	adrp	x8, 423000 <ferror@plt+0x20c70>
  410af0:	ldr	x8, [x8, #3992]
  410af4:	ldr	x20, [x8]
  410af8:	bl	402050 <strerror@plt>
  410afc:	ldr	w3, [x19]
  410b00:	adrp	x1, 412000 <ferror@plt+0xfc70>
  410b04:	mov	x2, x0
  410b08:	add	x1, x1, #0xa40
  410b0c:	mov	x0, x20
  410b10:	bl	402360 <fprintf@plt>
  410b14:	ldr	w8, [x19]
  410b18:	neg	w0, w8
  410b1c:	ldp	x20, x19, [sp, #32]
  410b20:	ldp	x22, x21, [sp, #16]
  410b24:	ldp	x29, x30, [sp], #48
  410b28:	ret
  410b2c:	adrp	x8, 423000 <ferror@plt+0x20c70>
  410b30:	ldr	x8, [x8, #3992]
  410b34:	adrp	x0, 412000 <ferror@plt+0xfc70>
  410b38:	add	x0, x0, #0xa5f
  410b3c:	mov	w1, #0xf                   	// #15
  410b40:	ldr	x3, [x8]
  410b44:	mov	w2, #0x1                   	// #1
  410b48:	bl	4021b0 <fwrite@plt>
  410b4c:	mov	w0, #0xffffffc3            	// #-61
  410b50:	ldp	x20, x19, [sp, #32]
  410b54:	ldp	x22, x21, [sp, #16]
  410b58:	ldp	x29, x30, [sp], #48
  410b5c:	ret
  410b60:	stp	x29, x30, [sp, #-64]!
  410b64:	mov	x29, sp
  410b68:	stp	x19, x20, [sp, #16]
  410b6c:	adrp	x20, 423000 <ferror@plt+0x20c70>
  410b70:	add	x20, x20, #0xd18
  410b74:	stp	x21, x22, [sp, #32]
  410b78:	adrp	x21, 423000 <ferror@plt+0x20c70>
  410b7c:	add	x21, x21, #0xd10
  410b80:	sub	x20, x20, x21
  410b84:	mov	w22, w0
  410b88:	stp	x23, x24, [sp, #48]
  410b8c:	mov	x23, x1
  410b90:	mov	x24, x2
  410b94:	bl	401d68 <memcpy@plt-0x38>
  410b98:	cmp	xzr, x20, asr #3
  410b9c:	b.eq	410bc8 <ferror@plt+0xe838>  // b.none
  410ba0:	asr	x20, x20, #3
  410ba4:	mov	x19, #0x0                   	// #0
  410ba8:	ldr	x3, [x21, x19, lsl #3]
  410bac:	mov	x2, x24
  410bb0:	add	x19, x19, #0x1
  410bb4:	mov	x1, x23
  410bb8:	mov	w0, w22
  410bbc:	blr	x3
  410bc0:	cmp	x20, x19
  410bc4:	b.ne	410ba8 <ferror@plt+0xe818>  // b.any
  410bc8:	ldp	x19, x20, [sp, #16]
  410bcc:	ldp	x21, x22, [sp, #32]
  410bd0:	ldp	x23, x24, [sp, #48]
  410bd4:	ldp	x29, x30, [sp], #64
  410bd8:	ret
  410bdc:	nop
  410be0:	ret

Disassembly of section .fini:

0000000000410be4 <.fini>:
  410be4:	stp	x29, x30, [sp, #-16]!
  410be8:	mov	x29, sp
  410bec:	ldp	x29, x30, [sp], #16
  410bf0:	ret
