<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>main</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.312</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>9190545</Best-caseLatency>
            <Average-caseLatency>17448081</Average-caseLatency>
            <Worst-caseLatency>25836689</Worst-caseLatency>
            <Best-caseRealTimeLatency>58.011 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.110 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.163 sec</Worst-caseRealTimeLatency>
            <Interval-min>9190546</Interval-min>
            <Interval-max>25836690</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>Timing Violation</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:14</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>38</BRAM_18K>
            <DSP>15</DSP>
            <FF>3351</FF>
            <LUT>4508</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>main</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_26_1_fu_42</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_26_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>42</ID>
                    <BindInstances>add_ln26_fu_124_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_36_3_fu_51</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_36_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>51</ID>
                    <BindInstances>add_ln36_fu_62_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_31_2_fu_57</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_31_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>57</ID>
                    <BindInstances>add_ln31_fu_113_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_levmarq_fu_64</InstName>
                    <ModuleName>levmarq</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>64</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_174</InstName>
                            <ModuleName>levmarq_Pipeline_VITIS_LOOP_19_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174</ID>
                            <BindInstances>add_ln19_fu_130_p2 add_ln20_fu_145_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln4_fu_323_p2 fmul_32ns_32ns_32_8_max_dsp_1_U24 fmul_32ns_32ns_32_8_max_dsp_1_U25 fmul_32ns_32ns_32_8_max_dsp_1_U26 faddfsub_32ns_32ns_32_10_full_dsp_1_U21 fmul_32ns_32ns_32_8_max_dsp_1_U24 faddfsub_32ns_32ns_32_10_full_dsp_1_U21 fmul_32ns_32ns_32_8_max_dsp_1_U24 faddfsub_32ns_32ns_32_10_full_dsp_1_U21 fmul_32ns_32ns_32_8_max_dsp_1_U24 faddfsub_32ns_32ns_32_10_full_dsp_1_U21 fmul_32ns_32ns_32_8_max_dsp_1_U24 faddfsub_32ns_32ns_32_10_full_dsp_1_U21 faddfsub_32ns_32ns_32_10_full_dsp_1_U21 fmul_32ns_32ns_32_8_max_dsp_1_U25 fadd_32ns_32ns_32_10_full_dsp_1_U22 fmul_32ns_32ns_32_8_max_dsp_1_U25 fadd_32ns_32ns_32_10_full_dsp_1_U22 fmul_32ns_32ns_32_8_max_dsp_1_U25 fadd_32ns_32ns_32_10_full_dsp_1_U22 fmul_32ns_32ns_32_8_max_dsp_1_U25 fadd_32ns_32ns_32_10_full_dsp_1_U22 fmul_32ns_32ns_32_8_max_dsp_1_U25 fadd_32ns_32ns_32_10_full_dsp_1_U22 fmul_32ns_32ns_32_8_max_dsp_1_U25 fadd_32ns_32ns_32_10_full_dsp_1_U22 fmul_32ns_32ns_32_8_max_dsp_1_U26 fadd_32ns_32ns_32_10_full_dsp_1_U23 fmul_32ns_32ns_32_8_max_dsp_1_U26 fadd_32ns_32ns_32_10_full_dsp_1_U23 fmul_32ns_32ns_32_8_max_dsp_1_U26 fadd_32ns_32ns_32_10_full_dsp_1_U23 fmul_32ns_32ns_32_8_max_dsp_1_U26 fadd_32ns_32ns_32_10_full_dsp_1_U23 fmul_32ns_32ns_32_8_max_dsp_1_U26 fadd_32ns_32ns_32_10_full_dsp_1_U23 fmul_32ns_32ns_32_8_max_dsp_1_U26 fadd_32ns_32ns_32_10_full_dsp_1_U23 fmul_32ns_32ns_32_8_max_dsp_1_U24 fmul_32ns_32ns_32_8_max_dsp_1_U24 fmul_32ns_32ns_32_8_max_dsp_1_U24 faddfsub_32ns_32ns_32_10_full_dsp_1_U21 fmul_32ns_32ns_32_8_max_dsp_1_U24 faddfsub_32ns_32ns_32_10_full_dsp_1_U21 fmul_32ns_32ns_32_8_max_dsp_1_U24 faddfsub_32ns_32ns_32_10_full_dsp_1_U21 fmul_32ns_32ns_32_8_max_dsp_1_U24 faddfsub_32ns_32ns_32_10_full_dsp_1_U21 fmul_32ns_32ns_32_8_max_dsp_1_U24 faddfsub_32ns_32ns_32_10_full_dsp_1_U21 fmul_32ns_32ns_32_8_max_dsp_1_U24 faddfsub_32ns_32ns_32_10_full_dsp_1_U21 faddfsub_32ns_32ns_32_10_full_dsp_1_U21 fmul_32ns_32ns_32_8_max_dsp_1_U24 add_ln14_fu_349_p2 fmul_32ns_32ns_32_8_max_dsp_1_U24 fmul_32ns_32ns_32_8_max_dsp_1_U24 faddfsub_32ns_32ns_32_10_full_dsp_1_U21 faddfsub_32ns_32ns_32_10_full_dsp_1_U21 add_ln14_1_fu_365_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>dysq_U g_U d_U y_U h_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_26_1</Name>
            <Loops>
                <VITIS_LOOP_26_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>6.312</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1033</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_26_1>
                        <Name>VITIS_LOOP_26_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>6.508 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_26_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_26_1>
                            <Name>VITIS_LOOP_26_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26</SourceLocation>
                        </VITIS_LOOP_26_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>280</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>156</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_124_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_31_2</Name>
            <Loops>
                <VITIS_LOOP_31_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>6.312</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>137</Best-caseLatency>
                    <Average-caseLatency>137</Average-caseLatency>
                    <Worst-caseLatency>137</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.865 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.865 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.865 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>137</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_2>
                        <Name>VITIS_LOOP_31_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>128</TripCount>
                        <Latency>135</Latency>
                        <AbsoluteTimeLatency>0.852 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_31_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_31_2>
                            <Name>VITIS_LOOP_31_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31</SourceLocation>
                        </VITIS_LOOP_31_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>169</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>123</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_113_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_36_3</Name>
            <Loops>
                <VITIS_LOOP_36_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.120</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>83.905 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>83.905 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.905 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16386</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_3>
                        <Name>VITIS_LOOP_36_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16384</TripCount>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>83.894 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_36_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:36</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_36_3>
                            <Name>VITIS_LOOP_36_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:36</SourceLocation>
                        </VITIS_LOOP_36_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>33</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>81</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_62_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>levmarq_Pipeline_VITIS_LOOP_19_3</Name>
            <Loops>
                <VITIS_LOOP_19_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.091</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>93</Average-caseLatency>
                    <Worst-caseLatency>157</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.153 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.473 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.799 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30 ~ 157</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_19_3>
                        <Name>VITIS_LOOP_19_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>128</max>
                            </range>
                        </TripCount>
                        <Latency>28 ~ 155</Latency>
                        <AbsoluteTimeLatency>0.143 us ~ 0.789 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>29</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_19_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_19_3>
                            <Name>VITIS_LOOP_19_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19</SourceLocation>
                        </VITIS_LOOP_19_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>381</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_130_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_145_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>levmarq</Name>
            <Loops>
                <VITIS_LOOP_4_1>
                    <VITIS_LOOP_14_2/>
                </VITIS_LOOP_4_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>6.312</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9174017</Best-caseLatency>
                    <Average-caseLatency>17431553</Average-caseLatency>
                    <Worst-caseLatency>25820161</Worst-caseLatency>
                    <Best-caseRealTimeLatency>57.906 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.163 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9174017 ~ 25820161</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_4_1>
                        <Name>VITIS_LOOP_4_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>9174016 ~ 25820160</Latency>
                        <AbsoluteTimeLatency>57.906 ms ~ 0.163 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>8959</min>
                                <max>25215</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>8959 ~ 25215</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_14_2>
                            <Name>VITIS_LOOP_14_2</Name>
                            <Slack>3.65</Slack>
                            <TripCount>128</TripCount>
                            <Latency>8832 ~ 25088</Latency>
                            <AbsoluteTimeLatency>55.748 us ~ 0.158 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>69</min>
                                    <max>196</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>69 ~ 196</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_174</Instance>
                            </InstanceList>
                        </VITIS_LOOP_14_2>
                    </VITIS_LOOP_4_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_4_1>
                            <Name>VITIS_LOOP_4_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8</SourceLocation>
                            <VITIS_LOOP_14_2>
                                <Name>VITIS_LOOP_14_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14</SourceLocation>
                            </VITIS_LOOP_14_2>
                        </VITIS_LOOP_4_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>15</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>2859</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3830</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_4_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln4_fu_323_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:4" STORAGESUBTYPE="" URAM="0" VARIABLE="d_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U25" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U26" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="add2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="add4_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="add6_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="mul9_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:5" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_d"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="out0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U25" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="d_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U22" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U25" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="mul13_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U22" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add14_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U25" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="mul15_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U22" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add16_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U25" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U22" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U25" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="mul19_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U22" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add20_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U25" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="mul21_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U22" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_d_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U26" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="d_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U23" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add24_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U26" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="mul25_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U23" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add26_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U26" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U23" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U26" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="mul29_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U23" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add30_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U26" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="mul31_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U23" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add32_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U26" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U23" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_d_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="mul36_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g1.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="out2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="d_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add2_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add4_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add6_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add8_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="mul9_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="dout"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:4" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="mul11_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_349_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_14_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g2.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_14_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U24" SOURCE="benchmarks/jianyicheng/levmarq/src/g2.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="mul13_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/g2.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_14_2" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_365_p2" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>6.312</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9190545</Best-caseLatency>
                    <Average-caseLatency>17448081</Average-caseLatency>
                    <Worst-caseLatency>25836689</Worst-caseLatency>
                    <Best-caseRealTimeLatency>58.011 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.163 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9190546 ~ 25836690</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:14</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>38</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>15</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>3351</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>4508</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dysq_U" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:16" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="dysq"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="g_U" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:18" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="g"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="d_U" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:20" STORAGESIZE="32 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="d"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="y_U" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:21" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="y"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="h_U" SOURCE="benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:22" STORAGESIZE="32 16384 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="h"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="ap_return">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

