[2025-06-28 15:34:36,955] Running step: step_qonnx_to_finn [1/10]
[2025-06-28 15:34:37,027] Running step: step_tidy_up [2/10]
[2025-06-28 15:34:37,052] Running step: step_streamline [3/10]
[2025-06-28 15:34:37,647] /home/changhong/prj/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:127: UserWarning: Assuming 4D input is NCHW
[2025-06-28 15:34:37,647]   warnings.warn("Assuming 4D input is NCHW")
[2025-06-28 15:34:37,650] Running step: step_convert_to_hw [4/10]
[2025-06-28 15:34:37,665] Running step: step_create_dataflow_partition [5/10]
[2025-06-28 15:34:37,668] Running step: step_specialize_layers [6/10]
[2025-06-28 15:34:37,672] Running step: step_target_fps_parallelization [7/10]
[2025-06-28 15:34:37,674] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/set_folding.py:221: UserWarning: SetFolding doesn't know how to handle op_type StreamingMaxPool_hls
[2025-06-28 15:34:37,674]   warnings.warn("SetFolding doesn't know how to handle op_type " + op_type)
[2025-06-28 15:34:37,678] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_0 can be lower than
[2025-06-28 15:34:37,678]              actual latency!
[2025-06-28 15:34:37,678]   warnings.warn(
[2025-06-28 15:34:37,679] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_1 can be lower than
[2025-06-28 15:34:37,679]              actual latency!
[2025-06-28 15:34:37,679]   warnings.warn(
[2025-06-28 15:34:37,679] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/set_folding.py:233: UserWarning: Node MVAU_hls_0 is bottleneck with 3920 cycles, running second pass
[2025-06-28 15:34:37,679]   warnings.warn(
[2025-06-28 15:34:37,685] Running step: step_apply_folding_config [8/10]
[2025-06-28 15:34:37,685] Running step: step_minimize_bit_width [9/10]
[2025-06-28 15:34:37,692] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:494: UserWarning: Clipping some thresholds in MVAU_hls_3
[2025-06-28 15:34:37,693]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-06-28 15:34:37,699] Running step: step_generate_estimate_reports [10/10]
[2025-06-28 15:34:38,203] Running step: step_qonnx_to_finn [1/19]
[2025-06-28 15:34:38,276] Running step: step_tidy_up [2/19]
[2025-06-28 15:34:38,301] Running step: step_streamline [3/19]
[2025-06-28 15:34:38,892] /home/changhong/prj/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:127: UserWarning: Assuming 4D input is NCHW
[2025-06-28 15:34:38,892]   warnings.warn("Assuming 4D input is NCHW")
[2025-06-28 15:34:38,895] Running step: step_convert_to_hw [4/19]
[2025-06-28 15:34:38,910] Running step: step_create_dataflow_partition [5/19]
[2025-06-28 15:34:38,914] Running step: step_specialize_layers [6/19]
[2025-06-28 15:34:38,917] Running step: step_target_fps_parallelization [7/19]
[2025-06-28 15:34:38,918] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/set_folding.py:221: UserWarning: SetFolding doesn't know how to handle op_type StreamingMaxPool_hls
[2025-06-28 15:34:38,918]   warnings.warn("SetFolding doesn't know how to handle op_type " + op_type)
[2025-06-28 15:34:38,923] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_0 can be lower than
[2025-06-28 15:34:38,923]              actual latency!
[2025-06-28 15:34:38,923]   warnings.warn(
[2025-06-28 15:34:38,923] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_1 can be lower than
[2025-06-28 15:34:38,923]              actual latency!
[2025-06-28 15:34:38,923]   warnings.warn(
[2025-06-28 15:34:38,924] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/set_folding.py:233: UserWarning: Node ConvolutionInputGenerator_rtl_0 is bottleneck with 1026 cycles, running second pass
[2025-06-28 15:34:38,924]   warnings.warn(
[2025-06-28 15:34:38,930] Running step: step_apply_folding_config [8/19]
[2025-06-28 15:34:38,930] Running step: step_minimize_bit_width [9/19]
[2025-06-28 15:34:38,937] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:494: UserWarning: Clipping some thresholds in MVAU_hls_3
[2025-06-28 15:34:38,937]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-06-28 15:34:38,943] Running step: step_generate_estimate_reports [10/19]
[2025-06-28 15:34:38,944] Running step: step_hw_codegen [11/19]
[2025-06-28 15:34:39,454] Running step: step_hw_ipgen [12/19]
[2025-06-28 15:35:48,584] Running step: step_set_fifo_depths [13/19]
[2025-06-28 15:35:48,605] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_0
[2025-06-28 15:35:48,605]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:35:48,605] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-06-28 15:35:48,605]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:35:48,606] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_0
[2025-06-28 15:35:48,606]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:35:48,606] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_1
[2025-06-28 15:35:48,606]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:35:48,606] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-06-28 15:35:48,606]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:35:48,607] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_1
[2025-06-28 15:35:48,607]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:35:48,608] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_2
[2025-06-28 15:35:48,608]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:35:48,609] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-06-28 15:35:48,609]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:35:48,609] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-06-28 15:35:48,609]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:35:48,610] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_rtl_0
[2025-06-28 15:35:48,610]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:35:48,728] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-06-28 15:35:48,728] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-06-28 15:35:48,729]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-28 15:35:48,729]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-28 15:35:48,730] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_1
[2025-06-28 15:35:48,730]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-28 15:35:48,732] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-06-28 15:35:48,732]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-28 15:35:48,736] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_0
[2025-06-28 15:35:48,736]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-28 15:35:48,739] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-06-28 15:35:48,739]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-28 15:36:41,088] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:8564:8: Duplicate declaration of module: 'dwc_axi'
[2025-06-28 15:36:41,088]  8564 | module dwc_axi #(
[2025-06-28 15:36:41,088]       |        ^~~~~~~
[2025-06-28 15:36:41,088]                  /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7887:8: ... Location of original declaration
[2025-06-28 15:36:41,088]  7887 | module dwc_axi #(
[2025-06-28 15:36:41,088]       |        ^~~~~~~
[2025-06-28 15:36:41,088]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-06-28 15:36:41,088]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-06-28 15:36:41,088] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:15098:8: Duplicate declaration of module: 'dwc_axi'
[2025-06-28 15:36:41,088] 15098 | module dwc_axi #(
[2025-06-28 15:36:41,088]       |        ^~~~~~~
[2025-06-28 15:36:41,088]                  /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7887:8: ... Location of original declaration
[2025-06-28 15:36:41,088]  7887 | module dwc_axi #(
[2025-06-28 15:36:41,088]       |        ^~~~~~~
[2025-06-28 15:36:41,088] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:26925:8: Duplicate declaration of module: 'dwc'
[2025-06-28 15:36:41,088] 26925 | module dwc #(
[2025-06-28 15:36:41,088]       |        ^~~
[2025-06-28 15:36:41,088]                  /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:474:8: ... Location of original declaration
[2025-06-28 15:36:41,088]   474 | module dwc #(
[2025-06-28 15:36:41,088]       |        ^~~
[2025-06-28 15:36:41,088] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:27131:8: Duplicate declaration of module: 'dwc_axi'
[2025-06-28 15:36:41,088] 27131 | module dwc_axi #(
[2025-06-28 15:36:41,088]       |        ^~~~~~~
[2025-06-28 15:36:41,088]                  /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7887:8: ... Location of original declaration
[2025-06-28 15:36:41,088]  7887 | module dwc_axi #(
[2025-06-28 15:36:41,088]       |        ^~~~~~~
[2025-06-28 15:36:41,088] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:41358:8: Duplicate declaration of module: 'swg_controller'
[2025-06-28 15:36:41,088] 41358 | module swg_controller
[2025-06-28 15:36:41,088]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:36:41,088]                  /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3461:8: ... Location of original declaration
[2025-06-28 15:36:41,088]  3461 | module swg_controller
[2025-06-28 15:36:41,088]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:36:41,088] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:41473:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-06-28 15:36:41,088] 41473 | module swg_cyclic_buffer_addressable #(
[2025-06-28 15:36:41,088]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,088]                  /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3576:8: ... Location of original declaration
[2025-06-28 15:36:41,088]  3576 | module swg_cyclic_buffer_addressable #(
[2025-06-28 15:36:41,088]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,088] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:41500:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-06-28 15:36:41,088] 41500 | module swg_reg_buffer
[2025-06-28 15:36:41,088]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:36:41,088]                  /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3603:8: ... Location of original declaration
[2025-06-28 15:36:41,088]  3603 | module swg_reg_buffer
[2025-06-28 15:36:41,089]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:41529:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-06-28 15:36:41,089] 41529 | module swg_ram_buffer
[2025-06-28 15:36:41,089]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:36:41,089]                  /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3632:8: ... Location of original declaration
[2025-06-28 15:36:41,089]  3632 | module swg_ram_buffer
[2025-06-28 15:36:41,089]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:45087:8: Duplicate declaration of module: 'swg_controller'
[2025-06-28 15:36:41,089] 45087 | module swg_controller
[2025-06-28 15:36:41,089]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:36:41,089]                  /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3461:8: ... Location of original declaration
[2025-06-28 15:36:41,089]  3461 | module swg_controller
[2025-06-28 15:36:41,089]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:45202:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-06-28 15:36:41,089] 45202 | module swg_cyclic_buffer_addressable #(
[2025-06-28 15:36:41,089]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089]                  /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3576:8: ... Location of original declaration
[2025-06-28 15:36:41,089]  3576 | module swg_cyclic_buffer_addressable #(
[2025-06-28 15:36:41,089]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:45229:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-06-28 15:36:41,089] 45229 | module swg_reg_buffer
[2025-06-28 15:36:41,089]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:36:41,089]                  /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3603:8: ... Location of original declaration
[2025-06-28 15:36:41,089]  3603 | module swg_reg_buffer
[2025-06-28 15:36:41,089]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:45258:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-06-28 15:36:41,089] 45258 | module swg_ram_buffer
[2025-06-28 15:36:41,089]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:36:41,089]                  /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3632:8: ... Location of original declaration
[2025-06-28 15:36:41,089]  3632 | module swg_ram_buffer
[2025-06-28 15:36:41,089]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:45428:8: Duplicate declaration of module: 'dwc'
[2025-06-28 15:36:41,089] 45428 | module dwc #(
[2025-06-28 15:36:41,089]       |        ^~~
[2025-06-28 15:36:41,089]                  /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:474:8: ... Location of original declaration
[2025-06-28 15:36:41,089]   474 | module dwc #(
[2025-06-28 15:36:41,089]       |        ^~~
[2025-06-28 15:36:41,089] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:48034:8: Duplicate declaration of module: 'dwc'
[2025-06-28 15:36:41,089] 48034 | module dwc #(
[2025-06-28 15:36:41,089]       |        ^~~
[2025-06-28 15:36:41,089]                  /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:474:8: ... Location of original declaration
[2025-06-28 15:36:41,089]   474 | module dwc #(
[2025-06-28 15:36:41,089]       |        ^~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44209:34: Cell has missing pin: 'awready'
[2025-06-28 15:36:41,089] 44209 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44209:34: Cell has missing pin: 'wready'
[2025-06-28 15:36:41,089] 44209 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44209:34: Cell has missing pin: 'bvalid'
[2025-06-28 15:36:41,089] 44209 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44209:34: Cell has missing pin: 'bresp'
[2025-06-28 15:36:41,089] 44209 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44209:34: Cell has missing pin: 'arready'
[2025-06-28 15:36:41,089] 44209 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44209:34: Cell has missing pin: 'rvalid'
[2025-06-28 15:36:41,089] 44209 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44209:34: Cell has missing pin: 'rresp'
[2025-06-28 15:36:41,089] 44209 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44209:34: Cell has missing pin: 'rdata'
[2025-06-28 15:36:41,089] 44209 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44278:34: Cell has missing pin: 'awready'
[2025-06-28 15:36:41,089] 44278 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44278:34: Cell has missing pin: 'wready'
[2025-06-28 15:36:41,089] 44278 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44278:34: Cell has missing pin: 'bvalid'
[2025-06-28 15:36:41,089] 44278 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44278:34: Cell has missing pin: 'bresp'
[2025-06-28 15:36:41,089] 44278 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44278:34: Cell has missing pin: 'arready'
[2025-06-28 15:36:41,089] 44278 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44278:34: Cell has missing pin: 'rvalid'
[2025-06-28 15:36:41,089] 44278 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44278:34: Cell has missing pin: 'rresp'
[2025-06-28 15:36:41,089] 44278 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44278:34: Cell has missing pin: 'rdata'
[2025-06-28 15:36:41,089] 44278 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44347:34: Cell has missing pin: 'awready'
[2025-06-28 15:36:41,089] 44347 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44347:34: Cell has missing pin: 'wready'
[2025-06-28 15:36:41,089] 44347 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44347:34: Cell has missing pin: 'bvalid'
[2025-06-28 15:36:41,089] 44347 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44347:34: Cell has missing pin: 'bresp'
[2025-06-28 15:36:41,089] 44347 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44347:34: Cell has missing pin: 'arready'
[2025-06-28 15:36:41,089] 44347 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44347:34: Cell has missing pin: 'rvalid'
[2025-06-28 15:36:41,089] 44347 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44347:34: Cell has missing pin: 'rresp'
[2025-06-28 15:36:41,089] 44347 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44347:34: Cell has missing pin: 'rdata'
[2025-06-28 15:36:41,089] 44347 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44416:34: Cell has missing pin: 'awready'
[2025-06-28 15:36:41,089] 44416 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44416:34: Cell has missing pin: 'wready'
[2025-06-28 15:36:41,089] 44416 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44416:34: Cell has missing pin: 'bvalid'
[2025-06-28 15:36:41,089] 44416 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44416:34: Cell has missing pin: 'bresp'
[2025-06-28 15:36:41,089] 44416 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44416:34: Cell has missing pin: 'arready'
[2025-06-28 15:36:41,089] 44416 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44416:34: Cell has missing pin: 'rvalid'
[2025-06-28 15:36:41,089] 44416 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44416:34: Cell has missing pin: 'rresp'
[2025-06-28 15:36:41,089] 44416 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44416:34: Cell has missing pin: 'rdata'
[2025-06-28 15:36:41,089] 44416 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44485:34: Cell has missing pin: 'awready'
[2025-06-28 15:36:41,089] 44485 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44485:34: Cell has missing pin: 'wready'
[2025-06-28 15:36:41,089] 44485 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44485:34: Cell has missing pin: 'bvalid'
[2025-06-28 15:36:41,089] 44485 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44485:34: Cell has missing pin: 'bresp'
[2025-06-28 15:36:41,089] 44485 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44485:34: Cell has missing pin: 'arready'
[2025-06-28 15:36:41,089] 44485 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44485:34: Cell has missing pin: 'rvalid'
[2025-06-28 15:36:41,089] 44485 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44485:34: Cell has missing pin: 'rresp'
[2025-06-28 15:36:41,089] 44485 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44485:34: Cell has missing pin: 'rdata'
[2025-06-28 15:36:41,089] 44485 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-28 15:36:41,089]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44792:37: Cell has missing pin: 'count'
[2025-06-28 15:36:41,089] 44792 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-06-28 15:36:41,089]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44802:37: Cell has missing pin: 'count'
[2025-06-28 15:36:41,089] 44802 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-06-28 15:36:41,089]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,089] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44812:38: Cell has missing pin: 'count'
[2025-06-28 15:36:41,089] 44812 |   finn_design_StreamingFIFO_rtl_10_0 StreamingFIFO_rtl_10
[2025-06-28 15:36:41,089]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44822:38: Cell has missing pin: 'count'
[2025-06-28 15:36:41,090] 44822 |   finn_design_StreamingFIFO_rtl_11_0 StreamingFIFO_rtl_11
[2025-06-28 15:36:41,090]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44832:38: Cell has missing pin: 'count'
[2025-06-28 15:36:41,090] 44832 |   finn_design_StreamingFIFO_rtl_12_0 StreamingFIFO_rtl_12
[2025-06-28 15:36:41,090]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44842:38: Cell has missing pin: 'count'
[2025-06-28 15:36:41,090] 44842 |   finn_design_StreamingFIFO_rtl_13_0 StreamingFIFO_rtl_13
[2025-06-28 15:36:41,090]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44852:38: Cell has missing pin: 'count'
[2025-06-28 15:36:41,090] 44852 |   finn_design_StreamingFIFO_rtl_14_0 StreamingFIFO_rtl_14
[2025-06-28 15:36:41,090]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44862:37: Cell has missing pin: 'count'
[2025-06-28 15:36:41,090] 44862 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2025-06-28 15:36:41,090]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44872:37: Cell has missing pin: 'count'
[2025-06-28 15:36:41,090] 44872 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-06-28 15:36:41,090]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44882:37: Cell has missing pin: 'count'
[2025-06-28 15:36:41,090] 44882 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-06-28 15:36:41,090]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44892:37: Cell has missing pin: 'count'
[2025-06-28 15:36:41,090] 44892 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-06-28 15:36:41,090]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44902:37: Cell has missing pin: 'count'
[2025-06-28 15:36:41,090] 44902 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-06-28 15:36:41,090]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44912:37: Cell has missing pin: 'count'
[2025-06-28 15:36:41,090] 44912 |   finn_design_StreamingFIFO_rtl_7_0 StreamingFIFO_rtl_7
[2025-06-28 15:36:41,090]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44922:37: Cell has missing pin: 'count'
[2025-06-28 15:36:41,090] 44922 |   finn_design_StreamingFIFO_rtl_8_0 StreamingFIFO_rtl_8
[2025-06-28 15:36:41,090]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:44932:37: Cell has missing pin: 'count'
[2025-06-28 15:36:41,090] 44932 |   finn_design_StreamingFIFO_rtl_9_0 StreamingFIFO_rtl_9
[2025-06-28 15:36:41,090]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-TIMESCALEMOD: /home/changhong/prj/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-06-28 15:36:41,090]    32 | package swg;
[2025-06-28 15:36:41,090]       |         ^~~
[2025-06-28 15:36:41,090]                        /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:260:8: ... Location of module with timescale
[2025-06-28 15:36:41,090]   260 | module MVAU_hls_2_mux_83_200_1_1 #(
[2025-06-28 15:36:41,090]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-TIMESCALEMOD: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:35:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-06-28 15:36:41,090]    35 | module StreamingFIFO_rtl_9(
[2025-06-28 15:36:41,090]       |        ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090]                        /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:260:8: ... Location of module with timescale
[2025-06-28 15:36:41,090]   260 | module MVAU_hls_2_mux_83_200_1_1 #(
[2025-06-28 15:36:41,090]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-TIMESCALEMOD: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:135:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-06-28 15:36:41,090]   135 | module finn_design_MVAU_hls_2_wstrm_0 (
[2025-06-28 15:36:41,090]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090]                        /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:260:8: ... Location of module with timescale
[2025-06-28 15:36:41,090]   260 | module MVAU_hls_2_mux_83_200_1_1 #(
[2025-06-28 15:36:41,090]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:48278:21: Operator VAR 'SIMD_UNEVEN' expects 1 bits on the Initial value, but Initial value's MODDIV generates 32 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-28 15:36:41,090] 48278 |  localparam bit     SIMD_UNEVEN = SIMD % 2
[2025-06-28 15:36:41,090]       |                     ^~~~~~~~~~~
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:48395:69: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'PUMPED_COMPUTE' generates 1 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-28 15:36:41,090] 48395 |   localparam int unsigned  DSP_SIMD = EFFECTIVE_SIMD/(PUMPED_COMPUTE+1);
[2025-06-28 15:36:41,090]       |                                                                     ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:48507:3: Operator GENCASE expects 144 bits on the Case expression, but Case expression's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-06-28 15:36:41,090]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-28 15:36:41,090] 48507 |   case(COMPUTE_CORE)
[2025-06-28 15:36:41,090]       |   ^~~~
[2025-06-28 15:36:41,090] %Warning-LITENDIAN: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1616:16: Little bit endian vector: left < right of bit range: [-1:0]
[2025-06-28 15:36:41,090]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-28 15:36:41,090]  1616 |  typedef logic [$clog2(DEPTH)-1:0]  addr_t;
[2025-06-28 15:36:41,090]       |                ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:54096:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_14s_14_4_1_U9.MVAU_hls_3_mac_muladd_4s_4s_14s_14_4_1_DSP48_2_U
[2025-06-28 15:36:41,090] 54096 | assign a  = $signed(in0);
[2025-06-28 15:36:41,090]       |           ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:54097:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_14s_14_4_1_U9.MVAU_hls_3_mac_muladd_4s_4s_14s_14_4_1_DSP48_2_U
[2025-06-28 15:36:41,090] 54097 | assign b  = $signed(in1);
[2025-06-28 15:36:41,090]       |           ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:54098:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_14s_14_4_1_U9.MVAU_hls_3_mac_muladd_4s_4s_14s_14_4_1_DSP48_2_U
[2025-06-28 15:36:41,090] 54098 | assign c  = $signed(in2);
[2025-06-28 15:36:41,090]       |           ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:54101:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_14s_14_4_1_U9.MVAU_hls_3_mac_muladd_4s_4s_14s_14_4_1_DSP48_2_U
[2025-06-28 15:36:41,090] 54101 | assign p  = m_reg + c;
[2025-06-28 15:36:41,090]       |                   ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:54112:13: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_14s_14_4_1_U9.MVAU_hls_3_mac_muladd_4s_4s_14s_14_4_1_DSP48_2_U
[2025-06-28 15:36:41,090] 54112 | assign dout = p_reg;
[2025-06-28 15:36:41,090]       |             ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:49409:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-28 15:36:41,090] 49409 | assign a  = $signed(in0);
[2025-06-28 15:36:41,090]       |           ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:49410:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-28 15:36:41,090] 49410 | assign b  = $signed(in1);
[2025-06-28 15:36:41,090]       |           ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:49411:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-28 15:36:41,090] 49411 | assign c  = $signed(in2);
[2025-06-28 15:36:41,090]       |           ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:49414:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-28 15:36:41,090] 49414 | assign p  = m_reg + c;
[2025-06-28 15:36:41,090]       |                   ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:49425:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-28 15:36:41,090] 49425 | assign dout = p_reg;
[2025-06-28 15:36:41,090]       |             ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:49324:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-28 15:36:41,090] 49324 | assign a  = $signed(in0);
[2025-06-28 15:36:41,090]       |           ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:49325:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-28 15:36:41,090] 49325 | assign b  = $signed(in1);
[2025-06-28 15:36:41,090]       |           ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:49326:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-28 15:36:41,090] 49326 | assign c  = $signed(in2);
[2025-06-28 15:36:41,090]       |           ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:49329:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-28 15:36:41,090] 49329 | assign p  = m_reg + c;
[2025-06-28 15:36:41,090]       |                   ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:49340:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-28 15:36:41,090] 49340 | assign dout = p_reg;
[2025-06-28 15:36:41,090]       |             ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:43041:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:36:41,090] 43041 | assign a  = $signed(in0);
[2025-06-28 15:36:41,090]       |           ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:43042:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:36:41,090] 43042 | assign b  = $signed(in1);
[2025-06-28 15:36:41,090]       |           ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:43043:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:36:41,090] 43043 | assign c  = $signed(in2);
[2025-06-28 15:36:41,090]       |           ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:43046:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:36:41,090] 43046 | assign p  = m_reg + c;
[2025-06-28 15:36:41,090]       |                   ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:43057:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:36:41,090] 43057 | assign dout = p_reg;
[2025-06-28 15:36:41,090]       |             ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:27317:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:36:41,090] 27317 | assign a  = $signed(in0);
[2025-06-28 15:36:41,090]       |           ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:27318:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:36:41,090] 27318 | assign b  = $signed(in1);
[2025-06-28 15:36:41,090]       |           ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:27319:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:36:41,090] 27319 | assign c  = $signed(in2);
[2025-06-28 15:36:41,090]       |           ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:27322:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:36:41,090] 27322 | assign p  = m_reg + c;
[2025-06-28 15:36:41,090]       |                   ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:27333:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:36:41,090]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:36:41,090] 27333 | assign dout = p_reg;
[2025-06-28 15:36:41,090]       |             ^
[2025-06-28 15:36:41,090] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:17158:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U40.MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:36:41,091] 17158 | assign a  = $signed(in0);
[2025-06-28 15:36:41,091]       |           ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:17159:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U40.MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:36:41,091] 17159 | assign b  = $signed(in1);
[2025-06-28 15:36:41,091]       |           ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:17160:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U40.MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:36:41,091] 17160 | assign c  = $signed(in2);
[2025-06-28 15:36:41,091]       |           ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:17163:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U40.MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:36:41,091] 17163 | assign p  = m_reg + c;
[2025-06-28 15:36:41,091]       |                   ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:17174:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U40.MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:36:41,091] 17174 | assign dout = p_reg;
[2025-06-28 15:36:41,091]       |             ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:15741:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_9s_9_4_1_U257.MVAU_hls_1_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:36:41,091] 15741 | assign a  = $signed(in0);
[2025-06-28 15:36:41,091]       |           ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:15742:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_9s_9_4_1_U257.MVAU_hls_1_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:36:41,091] 15742 | assign b  = $signed(in1);
[2025-06-28 15:36:41,091]       |           ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:15743:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_9s_9_4_1_U257.MVAU_hls_1_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:36:41,091] 15743 | assign c  = $signed(in2);
[2025-06-28 15:36:41,091]       |           ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:15746:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_9s_9_4_1_U257.MVAU_hls_1_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:36:41,091] 15746 | assign p  = m_reg + c;
[2025-06-28 15:36:41,091]       |                   ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:15757:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_9s_9_4_1_U257.MVAU_hls_1_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:36:41,091] 15757 | assign dout = p_reg;
[2025-06-28 15:36:41,091]       |             ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:12608:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:36:41,091] 12608 | assign a  = $signed(in0);
[2025-06-28 15:36:41,091]       |           ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:12609:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:36:41,091] 12609 | assign b  = $signed(in1);
[2025-06-28 15:36:41,091]       |           ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:12610:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:36:41,091] 12610 | assign c  = $signed(in2);
[2025-06-28 15:36:41,091]       |           ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:12613:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:36:41,091] 12613 | assign p  = m_reg + c;
[2025-06-28 15:36:41,091]       |                   ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:12624:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:36:41,091] 12624 | assign dout = p_reg;
[2025-06-28 15:36:41,091]       |             ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7750:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U8.MVAU_hls_3_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:36:41,091]  7750 | assign a  = $signed(in0);
[2025-06-28 15:36:41,091]       |           ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7751:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U8.MVAU_hls_3_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:36:41,091]  7751 | assign b  = $signed(in1);
[2025-06-28 15:36:41,091]       |           ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7752:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U8.MVAU_hls_3_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:36:41,091]  7752 | assign c  = $signed(in2);
[2025-06-28 15:36:41,091]       |           ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7755:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U8.MVAU_hls_3_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:36:41,091]  7755 | assign p  = m_reg + c;
[2025-06-28 15:36:41,091]       |                   ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7766:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U8.MVAU_hls_3_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:36:41,091]  7766 | assign dout = p_reg;
[2025-06-28 15:36:41,091]       |             ^
[2025-06-28 15:36:41,091] %Warning-UNPACKED: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1623:10: Unsupported: Unpacked struct/union
[2025-06-28 15:36:41,091]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-28 15:36:41,091]  1623 |  typedef struct {
[2025-06-28 15:36:41,091]       |          ^~~~~~
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1646:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 10 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-28 15:36:41,091]  1646 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-28 15:36:41,091]       |                                    ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1646:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-28 15:36:41,091]  1646 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-28 15:36:41,091]       |                      ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1651:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 10 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-28 15:36:41,091]  1651 |        ptr_eff.val == DEPTH-2;
[2025-06-28 15:36:41,091]       |                    ^~
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1674:19: Operator PATMEMBER expects 10 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-28 15:36:41,091]  1674 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-06-28 15:36:41,091]       |                   ^~~
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:12365:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.config_if
[2025-06-28 15:36:41,091] 12365 |     assign internal_rdata = ip_rdata;
[2025-06-28 15:36:41,091]       |                           ^
[2025-06-28 15:36:41,091] %Warning-LITENDIAN: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3804:8: Little bit endian vector: left < right of bit range: [1:5]
[2025-06-28 15:36:41,091]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:36:41,091]  3804 |  logic [1:5] L = '0;
[2025-06-28 15:36:41,091]       |        ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3855:18: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's ARRAYSEL generates 4 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:36:41,091]  3855 |       dd[ofs+:3] = ww[pe];
[2025-06-28 15:36:41,091]       |                  ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3888:29: Operator SUB expects 30 bits on the LHS, but LHS's VARREF 'dd' generates 27 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:36:41,091]  3888 |      else if(en)  AD1 <= dd - aa;
[2025-06-28 15:36:41,091]       |                             ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3888:23: Operator ASSIGNDLY expects 27 bits on the Assign RHS, but Assign RHS's SUB generates 30 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:36:41,091]  3888 |      else if(en)  AD1 <= dd - aa;
[2025-06-28 15:36:41,091]       |                       ^~
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3906:28: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'M2' generates 46 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:36:41,091]  3906 |      else if(en)  P3 <= M2 + (L[3]? 0 : P3);
[2025-06-28 15:36:41,091]       |                            ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:4261:20: Operator SUB expects 16 bits on the RHS, but RHS's ARRAYSEL generates 10 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:36:41,091]  4261 |     Res5[3] <= up4 - hi4[2];
[2025-06-28 15:36:41,091]       |                    ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:4262:59: Operator ADD expects 17 bits on the RHS, but RHS's SIGNED generates 9 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:36:41,091]  4262 |     Res5[2] <= $signed({ hi4[2], {(lo_width(2)){1'b0}} }) + $signed({ 1'b0, lo4[2] }) - hi4[1];
[2025-06-28 15:36:41,091]       |                                                           ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:4262:87: Operator SUB expects 17 bits on the RHS, but RHS's ARRAYSEL generates 10 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:36:41,091]  4262 |     Res5[2] <= $signed({ hi4[2], {(lo_width(2)){1'b0}} }) + $signed({ 1'b0, lo4[2] }) - hi4[1];
[2025-06-28 15:36:41,091]       |                                                                                       ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:4262:13: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's SUB generates 17 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:36:41,091]  4262 |     Res5[2] <= $signed({ hi4[2], {(lo_width(2)){1'b0}} }) + $signed({ 1'b0, lo4[2] }) - hi4[1];
[2025-06-28 15:36:41,091]       |             ^~
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:4263:59: Operator ADD expects 18 bits on the RHS, but RHS's SIGNED generates 9 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:36:41,091]  4263 |     Res5[1] <= $signed({ hi4[1], {(lo_width(1)){1'b0}} }) + $signed({ 1'b0, lo4[1] }) - hi4[0];
[2025-06-28 15:36:41,091]       |                                                           ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:4263:87: Operator SUB expects 18 bits on the RHS, but RHS's ARRAYSEL generates 10 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:36:41,091]  4263 |     Res5[1] <= $signed({ hi4[1], {(lo_width(1)){1'b0}} }) + $signed({ 1'b0, lo4[1] }) - hi4[0];
[2025-06-28 15:36:41,091]       |                                                                                       ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:4263:13: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's SUB generates 18 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:36:41,091]  4263 |     Res5[1] <= $signed({ hi4[1], {(lo_width(1)){1'b0}} }) + $signed({ 1'b0, lo4[1] }) - hi4[0];
[2025-06-28 15:36:41,091]       |             ^~
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:4264:59: Operator ADD expects 18 bits on the RHS, but RHS's SIGNED generates 9 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:36:41,091]  4264 |     Res5[0] <= $signed({ hi4[0], {(lo_width(0)){1'b0}} }) + $signed({ 1'b0, lo4[0] });
[2025-06-28 15:36:41,091]       |                                                           ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:4264:13: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's ADD generates 18 bits.
[2025-06-28 15:36:41,091]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:36:41,091]  4264 |     Res5[0] <= $signed({ hi4[0], {(lo_width(0)){1'b0}} }) + $signed({ 1'b0, lo4[0] });
[2025-06-28 15:36:41,091]       |             ^~
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24633:20: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 7 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:36:41,091] 24633 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2025-06-28 15:36:41,091]       |                    ^
[2025-06-28 15:36:41,091] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24633:11: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-28 15:36:41,091]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:36:41,091] 24633 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2025-06-28 15:36:41,091]       |           ^~
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24634:26: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 7 bits.
[2025-06-28 15:36:41,092]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:36:41,092] 24634 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
[2025-06-28 15:36:41,092]       |                          ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24634:52: Logical operator LOGOR expects 1 bit on the LHS, but LHS's AND generates 32 bits.
[2025-06-28 15:36:41,092]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:36:41,092] 24634 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
[2025-06-28 15:36:41,092]       |                                                    ^~
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24663:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 4 bits.
[2025-06-28 15:36:41,092]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:36:41,092] 24663 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2025-06-28 15:36:41,092]       |                       ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24663:13: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-28 15:36:41,092]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:36:41,092] 24663 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2025-06-28 15:36:41,092]       |             ^~
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24664:28: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 4 bits.
[2025-06-28 15:36:41,092]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:36:41,092] 24664 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
[2025-06-28 15:36:41,092]       |                            ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24664:55: Logical operator LOGOR expects 1 bit on the LHS, but LHS's AND generates 32 bits.
[2025-06-28 15:36:41,092]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:36:41,092] 24664 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
[2025-06-28 15:36:41,092]       |                                                       ^~
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24698:17: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's SHIFTR generates 8 bits.
[2025-06-28 15:36:41,092]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:36:41,092] 24698 |   assign irdy = !((WP-FP) >> AWIDTH);
[2025-06-28 15:36:41,092]       |                 ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24724:16: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RP' generates 8 bits.
[2025-06-28 15:36:41,092]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:36:41,092] 24724 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2025-06-28 15:36:41,092]       |                ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24724:10: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-28 15:36:41,092]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:36:41,092] 24724 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2025-06-28 15:36:41,092]       |          ^~
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24725:16: Operator ADD expects 8 bits on the RHS, but RHS's VARREF 'last_rep' generates 1 bits.
[2025-06-28 15:36:41,092]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:36:41,092] 24725 |       FP <= FP + last_rep;
[2025-06-28 15:36:41,092]       |                ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:12371:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 40 bits.
[2025-06-28 15:36:41,092]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.config_if
[2025-06-28 15:36:41,092] 12371 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-06-28 15:36:41,092]       |                           ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:12371:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 200 bits.
[2025-06-28 15:36:41,092]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core.config_if
[2025-06-28 15:36:41,092] 12371 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-06-28 15:36:41,092]       |                           ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1646:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2025-06-28 15:36:41,092]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-06-28 15:36:41,092]  1646 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-28 15:36:41,092]       |                                    ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1646:22: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-28 15:36:41,092]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-06-28 15:36:41,092]  1646 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-28 15:36:41,092]       |                      ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1651:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2025-06-28 15:36:41,092]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-06-28 15:36:41,092]  1651 |        ptr_eff.val == DEPTH-2;
[2025-06-28 15:36:41,092]       |                    ^~
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1674:19: Operator PATMEMBER expects 3 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-06-28 15:36:41,092]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-06-28 15:36:41,092]  1674 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-06-28 15:36:41,092]       |                   ^~~
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:12371:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 1200 bits.
[2025-06-28 15:36:41,092]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.config_if
[2025-06-28 15:36:41,092] 12371 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-06-28 15:36:41,092]       |                           ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1646:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-06-28 15:36:41,092]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-28 15:36:41,092]  1646 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-28 15:36:41,092]       |                                    ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1646:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-28 15:36:41,092]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-28 15:36:41,092]  1646 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-28 15:36:41,092]       |                      ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1651:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-06-28 15:36:41,092]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-28 15:36:41,092]  1651 |        ptr_eff.val == DEPTH-2;
[2025-06-28 15:36:41,092]       |                    ^~
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1674:19: Operator PATMEMBER expects 2 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-06-28 15:36:41,092]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-28 15:36:41,092]  1674 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-06-28 15:36:41,092]       |                   ^~~
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1702:17: Bit extraction of array[0:0] requires 1 bit index, not 2 bits.
[2025-06-28 15:36:41,092]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-28 15:36:41,092]  1702 |     if(Wr1)  Mem[addr] <= Data1;
[2025-06-28 15:36:41,092]       |                 ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1703:17: Bit extraction of array[0:0] requires 1 bit index, not 2 bits.
[2025-06-28 15:36:41,092]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-28 15:36:41,092]  1703 |     Data2 <= Mem[addr];
[2025-06-28 15:36:41,092]       |                 ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:12371:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 600 bits.
[2025-06-28 15:36:41,092]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.config_if
[2025-06-28 15:36:41,092] 12371 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-06-28 15:36:41,092]       |                           ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3663:24: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Addr_w' generates 4 bits.
[2025-06-28 15:36:41,092]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.window_buffer_inst.ram_buffer_inst_0
[2025-06-28 15:36:41,092]  3663 |             if (Addr_w == DEPTH-1)
[2025-06-28 15:36:41,092]       |                        ^~
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3668:24: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Addr_r' generates 4 bits.
[2025-06-28 15:36:41,092]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.window_buffer_inst.ram_buffer_inst_0
[2025-06-28 15:36:41,092]  3668 |             if (Addr_r == DEPTH-1)
[2025-06-28 15:36:41,092]       |                        ^~
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3663:24: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Addr_w' generates 5 bits.
[2025-06-28 15:36:41,092]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.window_buffer_inst.ram_buffer_inst_0
[2025-06-28 15:36:41,092]  3663 |             if (Addr_w == DEPTH-1)
[2025-06-28 15:36:41,092]       |                        ^~
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3668:24: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Addr_r' generates 5 bits.
[2025-06-28 15:36:41,092]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.window_buffer_inst.ram_buffer_inst_0
[2025-06-28 15:36:41,092]  3668 |             if (Addr_r == DEPTH-1)
[2025-06-28 15:36:41,092]       |                        ^~
[2025-06-28 15:36:41,092] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:54205:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,092]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:36:41,092] 54205 | #0 ap_loop_init_int = 1'b1;
[2025-06-28 15:36:41,092]       |  ^
[2025-06-28 15:36:41,092] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:54206:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,092]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:36:41,092] 54206 | #0 ap_done_cache = 1'b0;
[2025-06-28 15:36:41,092]       |  ^
[2025-06-28 15:36:41,092] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:50322:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,092]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:36:41,092] 50322 | #0 ap_loop_init_int = 1'b1;
[2025-06-28 15:36:41,092]       |  ^
[2025-06-28 15:36:41,092] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:50323:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,092]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:36:41,092] 50323 | #0 ap_done_cache = 1'b0;
[2025-06-28 15:36:41,092]       |  ^
[2025-06-28 15:36:41,092] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:42957:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,092]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:36:41,092] 42957 | #0 ap_loop_init_int = 1'b1;
[2025-06-28 15:36:41,092]       |  ^
[2025-06-28 15:36:41,092] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:42958:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,092]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:36:41,092] 42958 | #0 ap_done_cache = 1'b0;
[2025-06-28 15:36:41,092]       |  ^
[2025-06-28 15:36:41,092] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:14842:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,092]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:36:41,092] 14842 | #0 ap_loop_init_int = 1'b1;
[2025-06-28 15:36:41,092]       |  ^
[2025-06-28 15:36:41,092] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:14843:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,092]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:36:41,092] 14843 | #0 ap_done_cache = 1'b0;
[2025-06-28 15:36:41,092]       |  ^
[2025-06-28 15:36:41,092] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:12988:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,092]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:36:41,092] 12988 | #0 ap_loop_init_int = 1'b1;
[2025-06-28 15:36:41,092]       |  ^
[2025-06-28 15:36:41,092] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:12989:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,092]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:36:41,092] 12989 | #0 ap_done_cache = 1'b0;
[2025-06-28 15:36:41,092]       |  ^
[2025-06-28 15:36:41,092] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:11577:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,092]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:36:41,092] 11577 | #0 ap_loop_init_int = 1'b1;
[2025-06-28 15:36:41,092]       |  ^
[2025-06-28 15:36:41,092] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:11578:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,092]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:36:41,092] 11578 | #0 ap_done_cache = 1'b0;
[2025-06-28 15:36:41,092]       |  ^
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:502:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-06-28 15:36:41,092]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-28 15:36:41,092]   502 |    if(OBITS % IBITS) begin
[2025-06-28 15:36:41,092]       |    ^~
[2025-06-28 15:36:41,092] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:512:32: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-28 15:36:41,092]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-28 15:36:41,092]   512 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-06-28 15:36:41,092]       |                                ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:518:10: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-28 15:36:41,093]   518 |     ACnt <= K-1;
[2025-06-28 15:36:41,093]       |          ^~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:523:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 5 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-28 15:36:41,093]   523 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-28 15:36:41,093]       |                                                ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:523:48: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-28 15:36:41,093]   523 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-28 15:36:41,093]       |                                                ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:512:32: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-06-28 15:36:41,093]   512 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-06-28 15:36:41,093]       |                                ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:518:10: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-06-28 15:36:41,093]   518 |     ACnt <= K-1;
[2025-06-28 15:36:41,093]       |          ^~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:523:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 7 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-06-28 15:36:41,093]   523 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-28 15:36:41,093]       |                                                ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:523:48: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-06-28 15:36:41,093]   523 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-28 15:36:41,093]       |                                                ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:546:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-06-28 15:36:41,093]   546 |    if(IBITS % OBITS) begin
[2025-06-28 15:36:41,093]       |    ^~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:575:11: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-06-28 15:36:41,093]   575 |      acnt = ivld? -K+1 : 1;
[2025-06-28 15:36:41,093]       |           ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:581:18: Operator ADD expects 5 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-06-28 15:36:41,093]   581 |     ACnt <= acnt + ainc;
[2025-06-28 15:36:41,093]       |                  ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:512:32: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-06-28 15:36:41,093]   512 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-06-28 15:36:41,093]       |                                ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:518:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-06-28 15:36:41,093]   518 |     ACnt <= K-1;
[2025-06-28 15:36:41,093]       |          ^~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:523:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 4 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-06-28 15:36:41,093]   523 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-28 15:36:41,093]       |                                                ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:523:48: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-06-28 15:36:41,093]   523 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-28 15:36:41,093]       |                                                ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1216:4: Output port connection 'ip_addr' expects 12 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core
[2025-06-28 15:36:41,093]  1216 |   .ip_addr(config_address),
[2025-06-28 15:36:41,093]       |    ^~~~~~~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:48316:75: Operator EQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-06-28 15:36:41,093]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-28 15:36:41,093] 48316 |    if (!(SIGNED_ACTIVATIONS == 1 && ACTIVATION_WIDTH == 9 && COMPUTE_CORE == "mvu_vvu_8sx9_dsp58")) begin
[2025-06-28 15:36:41,093]       |                                                                           ^~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:48321:20: Operator EQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-06-28 15:36:41,093]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-28 15:36:41,093] 48321 |   if (COMPUTE_CORE == "mvu_vvu_8sx9_dsp58") begin
[2025-06-28 15:36:41,093]       |                    ^~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:48331:21: Operator NEQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-06-28 15:36:41,093]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-28 15:36:41,093] 48331 |    if (COMPUTE_CORE != "mvu_vvu_8sx9_dsp58" && COMPUTE_CORE != "mvu_vvu_lut") begin
[2025-06-28 15:36:41,093]       |                     ^~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:48363:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 's_axis_weights_tdata' generates 8 bits.
[2025-06-28 15:36:41,093]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-28 15:36:41,093] 48363 |  uwire  mvu_w_t  mvu_w = s_axis_weights_tdata;
[2025-06-28 15:36:41,093]       |                        ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1216:4: Output port connection 'ip_addr' expects 13 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core
[2025-06-28 15:36:41,093]  1216 |   .ip_addr(config_address),
[2025-06-28 15:36:41,093]       |    ^~~~~~~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1216:4: Output port connection 'ip_addr' expects 15 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core
[2025-06-28 15:36:41,093]  1216 |   .ip_addr(config_address),
[2025-06-28 15:36:41,093]       |    ^~~~~~~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1216:4: Output port connection 'ip_addr' expects 11 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core
[2025-06-28 15:36:41,093]  1216 |   .ip_addr(config_address),
[2025-06-28 15:36:41,093]       |    ^~~~~~~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1216:4: Output port connection 'ip_addr' expects 7 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core
[2025-06-28 15:36:41,093]  1216 |   .ip_addr(config_address),
[2025-06-28 15:36:41,093]       |    ^~~~~~~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3496:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3496 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-06-28 15:36:41,093]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3497:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3497 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-06-28 15:36:41,093]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3498:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3498 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2025-06-28 15:36:41,093]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3499:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3499 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;
[2025-06-28 15:36:41,093]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3500:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3500 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-06-28 15:36:41,093]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3506:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3506 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2025-06-28 15:36:41,093]       |                                         ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3507:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3507 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2025-06-28 15:36:41,093]       |                                         ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3508:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3508 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2025-06-28 15:36:41,093]       |                                         ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3509:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3509 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2025-06-28 15:36:41,093]       |                                         ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3510:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3510 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2025-06-28 15:36:41,093]       |                                         ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3516:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3516 |     assign tail_incr =
[2025-06-28 15:36:41,093]       |                      ^
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3542:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3542 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-06-28 15:36:41,093]       |                               ^~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3543:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3543 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-06-28 15:36:41,093]       |                               ^~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3544:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3544 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2025-06-28 15:36:41,093]       |                               ^~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3545:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3545 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;
[2025-06-28 15:36:41,093]       |                               ^~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3546:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3546 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-06-28 15:36:41,093]       |                               ^~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3553:39: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3553 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-06-28 15:36:41,093]       |                                       ^~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3556:41: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3556 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;
[2025-06-28 15:36:41,093]       |                                         ^~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3559:45: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,093]  3559 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2025-06-28 15:36:41,093]       |                                             ^~
[2025-06-28 15:36:41,093] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3562:48: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,093]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3562 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-06-28 15:36:41,094]       |                                                ^~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3564:54: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3564 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-06-28 15:36:41,094]       |                                                      ^~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3496:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3496 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-06-28 15:36:41,094]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3497:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3497 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-06-28 15:36:41,094]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3498:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3498 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2025-06-28 15:36:41,094]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3499:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3499 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;
[2025-06-28 15:36:41,094]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3500:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3500 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-06-28 15:36:41,094]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3506:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3506 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2025-06-28 15:36:41,094]       |                                         ^
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3507:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3507 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2025-06-28 15:36:41,094]       |                                         ^
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3508:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3508 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2025-06-28 15:36:41,094]       |                                         ^
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3509:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3509 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2025-06-28 15:36:41,094]       |                                         ^
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3510:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3510 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2025-06-28 15:36:41,094]       |                                         ^
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3516:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3516 |     assign tail_incr =
[2025-06-28 15:36:41,094]       |                      ^
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3542:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3542 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-06-28 15:36:41,094]       |                               ^~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3543:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3543 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-06-28 15:36:41,094]       |                               ^~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3544:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3544 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2025-06-28 15:36:41,094]       |                               ^~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3545:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3545 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;
[2025-06-28 15:36:41,094]       |                               ^~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3546:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3546 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-06-28 15:36:41,094]       |                               ^~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3553:39: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3553 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-06-28 15:36:41,094]       |                                       ^~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3556:41: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3556 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;
[2025-06-28 15:36:41,094]       |                                         ^~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3559:45: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3559 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2025-06-28 15:36:41,094]       |                                             ^~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3562:48: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3562 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-06-28 15:36:41,094]       |                                                ^~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3564:54: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3564 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-06-28 15:36:41,094]       |                                                      ^~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3496:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3496 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-06-28 15:36:41,094]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3497:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3497 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-06-28 15:36:41,094]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3542:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3542 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-06-28 15:36:41,094]       |                               ^~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3543:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3543 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-06-28 15:36:41,094]       |                               ^~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3562:48: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3562 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-06-28 15:36:41,094]       |                                                ^~
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3564:54: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-28 15:36:41,094]  3564 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-06-28 15:36:41,094]       |                                                      ^~
[2025-06-28 15:36:41,094] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:55256:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,094]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:36:41,094] 55256 | #0 ap_CS_fsm = 1'd1;
[2025-06-28 15:36:41,094]       |  ^
[2025-06-28 15:36:41,094] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:55257:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,094]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:36:41,094] 55257 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:36:41,094]       |  ^
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:55455:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,094]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:36:41,094] 55455 |             ap_NS_fsm = 'bx;
[2025-06-28 15:36:41,094]       |                       ^
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:55470:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2025-06-28 15:36:41,094]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:36:41,094] 55470 | assign buf_V_1_address0 = i_cast_fu_148_p1;
[2025-06-28 15:36:41,094]       |                         ^
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:55474:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2025-06-28 15:36:41,094]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:36:41,094] 55474 | assign buf_V_2_address0 = i_cast_fu_148_p1;
[2025-06-28 15:36:41,094]       |                         ^
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:55478:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2025-06-28 15:36:41,094]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:36:41,094] 55478 | assign buf_V_3_address0 = i_cast_fu_148_p1;
[2025-06-28 15:36:41,094]       |                         ^
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:55482:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2025-06-28 15:36:41,094]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:36:41,094] 55482 | assign buf_V_4_address0 = i_cast_fu_148_p1;
[2025-06-28 15:36:41,094]       |                         ^
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:55486:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2025-06-28 15:36:41,094]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:36:41,094] 55486 | assign buf_V_5_address0 = i_cast_fu_148_p1;
[2025-06-28 15:36:41,094]       |                         ^
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:55490:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2025-06-28 15:36:41,094]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:36:41,094] 55490 | assign buf_V_address0 = i_cast_fu_148_p1;
[2025-06-28 15:36:41,094]       |                       ^
[2025-06-28 15:36:41,094] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:55494:25: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_i_1' generates 4 bits.
[2025-06-28 15:36:41,094]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:36:41,094] 55494 | assign i_cast_fu_148_p1 = ap_sig_allocacmp_i_1;
[2025-06-28 15:36:41,094]       |                         ^
[2025-06-28 15:36:41,094] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53279:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,094]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,094] 53279 | #0 ap_CS_fsm = 1'd1;
[2025-06-28 15:36:41,094]       |  ^
[2025-06-28 15:36:41,094] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53280:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,094]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,094] 53280 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:36:41,094]       |  ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53638:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53638 |             ap_NS_fsm = 'bx;
[2025-06-28 15:36:41,095]       |                       ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53653:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53653 | assign buf_V_10_address0 = i_cast_fu_308_p1;
[2025-06-28 15:36:41,095]       |                          ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53657:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53657 | assign buf_V_11_address0 = i_cast_fu_308_p1;
[2025-06-28 15:36:41,095]       |                          ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53661:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53661 | assign buf_V_12_address0 = i_cast_fu_308_p1;
[2025-06-28 15:36:41,095]       |                          ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53665:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53665 | assign buf_V_13_address0 = i_cast_fu_308_p1;
[2025-06-28 15:36:41,095]       |                          ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53669:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53669 | assign buf_V_14_address0 = i_cast_fu_308_p1;
[2025-06-28 15:36:41,095]       |                          ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53673:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53673 | assign buf_V_15_address0 = i_cast_fu_308_p1;
[2025-06-28 15:36:41,095]       |                          ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53677:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53677 | assign buf_V_1_address0 = i_cast_fu_308_p1;
[2025-06-28 15:36:41,095]       |                         ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53681:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53681 | assign buf_V_2_address0 = i_cast_fu_308_p1;
[2025-06-28 15:36:41,095]       |                         ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53685:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53685 | assign buf_V_3_address0 = i_cast_fu_308_p1;
[2025-06-28 15:36:41,095]       |                         ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53689:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53689 | assign buf_V_4_address0 = i_cast_fu_308_p1;
[2025-06-28 15:36:41,095]       |                         ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53693:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53693 | assign buf_V_5_address0 = i_cast_fu_308_p1;
[2025-06-28 15:36:41,095]       |                         ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53697:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53697 | assign buf_V_6_address0 = i_cast_fu_308_p1;
[2025-06-28 15:36:41,095]       |                         ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53701:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53701 | assign buf_V_7_address0 = i_cast_fu_308_p1;
[2025-06-28 15:36:41,095]       |                         ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53705:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53705 | assign buf_V_8_address0 = i_cast_fu_308_p1;
[2025-06-28 15:36:41,095]       |                         ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53709:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53709 | assign buf_V_9_address0 = i_cast_fu_308_p1;
[2025-06-28 15:36:41,095]       |                         ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53713:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53713 | assign buf_V_address0 = i_cast_fu_308_p1;
[2025-06-28 15:36:41,095]       |                       ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:53717:25: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_i_1' generates 3 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:36:41,095] 53717 | assign i_cast_fu_308_p1 = ap_sig_allocacmp_i_1;
[2025-06-28 15:36:41,095]       |                         ^
[2025-06-28 15:36:41,095] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:46459:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,095]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:36:41,095] 46459 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-28 15:36:41,095]       |  ^
[2025-06-28 15:36:41,095] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:46460:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,095]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:36:41,095] 46460 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-28 15:36:41,095]       |  ^
[2025-06-28 15:36:41,095] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:46461:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,095]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:36:41,095] 46461 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:36:41,095]       |  ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:46705:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:36:41,095] 46705 |             ap_NS_iter0_fsm = 'bx;
[2025-06-28 15:36:41,095]       |                             ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:46729:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:36:41,095] 46729 |             ap_NS_iter1_fsm = 'bx;
[2025-06-28 15:36:41,095]       |                             ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:46760:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:36:41,095] 46760 | assign buf_V_1_address0 = outpix_cast_fu_169_p1;
[2025-06-28 15:36:41,095]       |                         ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:46764:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:36:41,095] 46764 | assign buf_V_2_address0 = outpix_cast_fu_169_p1;
[2025-06-28 15:36:41,095]       |                         ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:46768:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:36:41,095] 46768 | assign buf_V_3_address0 = outpix_cast_fu_169_p1;
[2025-06-28 15:36:41,095]       |                         ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:46772:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:36:41,095] 46772 | assign buf_V_4_address0 = outpix_cast_fu_169_p1;
[2025-06-28 15:36:41,095]       |                         ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:46776:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:36:41,095] 46776 | assign buf_V_5_address0 = outpix_cast_fu_169_p1;
[2025-06-28 15:36:41,095]       |                         ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:46780:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:36:41,095] 46780 | assign buf_V_address0 = outpix_cast_fu_169_p1;
[2025-06-28 15:36:41,095]       |                       ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:46790:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 4 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:36:41,095] 46790 | assign outpix_cast_fu_169_p1 = ap_sig_allocacmp_outpix_1;
[2025-06-28 15:36:41,095]       |                              ^
[2025-06-28 15:36:41,095] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:30378:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,095]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,095] 30378 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-28 15:36:41,095]       |  ^
[2025-06-28 15:36:41,095] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:30379:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,095]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,095] 30379 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-28 15:36:41,095]       |  ^
[2025-06-28 15:36:41,095] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:30380:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,095]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,095] 30380 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-06-28 15:36:41,095]       |  ^
[2025-06-28 15:36:41,095] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:30381:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,095]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,095] 30381 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-06-28 15:36:41,095]       |  ^
[2025-06-28 15:36:41,095] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:30382:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,095]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,095] 30382 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-06-28 15:36:41,095]       |  ^
[2025-06-28 15:36:41,095] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:30383:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,095]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,095] 30383 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-06-28 15:36:41,095]       |  ^
[2025-06-28 15:36:41,095] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:30384:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,095]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,095] 30384 | #0 ap_CS_iter6_fsm = 2'd1;
[2025-06-28 15:36:41,095]       |  ^
[2025-06-28 15:36:41,095] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:30385:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,095]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,095] 30385 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:36:41,095]       |  ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:37918:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,095] 37918 |             ap_NS_iter0_fsm = 'bx;
[2025-06-28 15:36:41,095]       |                             ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:37942:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,095] 37942 |             ap_NS_iter1_fsm = 'bx;
[2025-06-28 15:36:41,095]       |                             ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:37966:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,095] 37966 |             ap_NS_iter2_fsm = 'bx;
[2025-06-28 15:36:41,095]       |                             ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:37990:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,095] 37990 |             ap_NS_iter3_fsm = 'bx;
[2025-06-28 15:36:41,095]       |                             ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38014:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,095]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,095] 38014 |             ap_NS_iter4_fsm = 'bx;
[2025-06-28 15:36:41,095]       |                             ^
[2025-06-28 15:36:41,095] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38038:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38038 |             ap_NS_iter5_fsm = 'bx;
[2025-06-28 15:36:41,096]       |                             ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38062:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38062 |             ap_NS_iter6_fsm = 'bx;
[2025-06-28 15:36:41,096]       |                             ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38425:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_4788_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38425 | assign grp_fu_11377_p0 = sext_ln1494_1_fu_4788_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38427:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_4805_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38427 | assign grp_fu_11386_p0 = sext_ln1494_2_fu_4805_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38429:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_4832_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38429 | assign grp_fu_11395_p0 = sext_ln1494_4_fu_4832_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38431:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_4869_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38431 | assign grp_fu_11403_p0 = sext_ln1494_7_fu_4869_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38433:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_4896_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38433 | assign grp_fu_11411_p0 = sext_ln1494_9_fu_4896_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38435:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_4923_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38435 | assign grp_fu_11420_p0 = sext_ln1494_11_fu_4923_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38437:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_4950_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38437 | assign grp_fu_11429_p0 = sext_ln1494_13_fu_4950_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38439:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_4987_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38439 | assign grp_fu_11437_p0 = sext_ln1494_16_fu_4987_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38441:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_5014_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38441 | assign grp_fu_11445_p0 = sext_ln1494_18_fu_5014_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38443:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_5041_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38443 | assign grp_fu_11454_p0 = sext_ln1494_20_fu_5041_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38445:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_5068_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38445 | assign grp_fu_11463_p0 = sext_ln1494_22_fu_5068_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38447:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_25_fu_5105_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38447 | assign grp_fu_11471_p0 = sext_ln1494_25_fu_5105_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38449:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_27_fu_5132_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38449 | assign grp_fu_11479_p0 = sext_ln1494_27_fu_5132_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38451:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_30_fu_5169_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38451 | assign grp_fu_11487_p0 = sext_ln1494_30_fu_5169_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38453:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_32_fu_5196_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38453 | assign grp_fu_11495_p0 = sext_ln1494_32_fu_5196_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38455:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_35_fu_5233_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38455 | assign grp_fu_11503_p0 = sext_ln1494_35_fu_5233_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38457:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_37_fu_5260_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38457 | assign grp_fu_11511_p0 = sext_ln1494_37_fu_5260_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38459:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_39_fu_5287_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38459 | assign grp_fu_11520_p0 = sext_ln1494_39_fu_5287_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38461:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_41_fu_5314_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38461 | assign grp_fu_11529_p0 = sext_ln1494_41_fu_5314_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38463:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_44_fu_5351_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38463 | assign grp_fu_11537_p0 = sext_ln1494_44_fu_5351_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38465:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_46_fu_5378_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38465 | assign grp_fu_11545_p0 = sext_ln1494_46_fu_5378_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38467:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_51_fu_5435_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38467 | assign grp_fu_11553_p0 = sext_ln1494_51_fu_5435_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38469:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_52_fu_5452_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38469 | assign grp_fu_11561_p0 = sext_ln1494_52_fu_5452_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38471:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_56_fu_5499_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38471 | assign grp_fu_11569_p0 = sext_ln1494_56_fu_5499_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38473:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_58_fu_5526_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38473 | assign grp_fu_11577_p0 = sext_ln1494_58_fu_5526_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38475:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_60_fu_5553_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38475 | assign grp_fu_11586_p0 = sext_ln1494_60_fu_5553_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38477:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_61_fu_5570_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38477 | assign grp_fu_11595_p0 = sext_ln1494_61_fu_5570_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38479:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_65_fu_5617_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38479 | assign grp_fu_11603_p0 = sext_ln1494_65_fu_5617_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38481:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_66_fu_5634_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38481 | assign grp_fu_11611_p0 = sext_ln1494_66_fu_5634_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38483:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_70_fu_5681_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38483 | assign grp_fu_11619_p0 = sext_ln1494_70_fu_5681_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38485:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_71_fu_5698_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38485 | assign grp_fu_11627_p0 = sext_ln1494_71_fu_5698_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38487:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_75_fu_5745_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38487 | assign grp_fu_11635_p0 = sext_ln1494_75_fu_5745_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38489:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_77_fu_5772_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38489 | assign grp_fu_11644_p0 = sext_ln1494_77_fu_5772_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38491:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_79_fu_5799_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38491 | assign grp_fu_11653_p0 = sext_ln1494_79_fu_5799_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38493:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_82_fu_5836_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38493 | assign grp_fu_11661_p0 = sext_ln1494_82_fu_5836_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38495:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_84_fu_5863_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38495 | assign grp_fu_11669_p0 = sext_ln1494_84_fu_5863_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38497:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_85_fu_5880_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38497 | assign grp_fu_11677_p0 = sext_ln1494_85_fu_5880_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38499:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_87_fu_5907_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38499 | assign grp_fu_11685_p0 = sext_ln1494_87_fu_5907_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38501:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_90_fu_5944_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38501 | assign grp_fu_11693_p0 = sext_ln1494_90_fu_5944_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38503:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_92_fu_5971_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38503 | assign grp_fu_11701_p0 = sext_ln1494_92_fu_5971_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38505:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_94_fu_5998_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38505 | assign grp_fu_11710_p0 = sext_ln1494_94_fu_5998_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38507:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_96_fu_6025_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38507 | assign grp_fu_11719_p0 = sext_ln1494_96_fu_6025_p1;
[2025-06-28 15:36:41,096]       |                        ^
[2025-06-28 15:36:41,096] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38509:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_99_fu_6062_p1' generates 8 bits.
[2025-06-28 15:36:41,096]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,096] 38509 | assign grp_fu_11727_p0 = sext_ln1494_99_fu_6062_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38511:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_101_fu_6089_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38511 | assign grp_fu_11735_p0 = sext_ln1494_101_fu_6089_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38513:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_104_fu_6126_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38513 | assign grp_fu_11743_p0 = sext_ln1494_104_fu_6126_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38515:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_106_fu_6153_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38515 | assign grp_fu_11751_p0 = sext_ln1494_106_fu_6153_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38517:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_109_fu_6190_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38517 | assign grp_fu_11759_p0 = sext_ln1494_109_fu_6190_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38519:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_112_fu_6227_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38519 | assign grp_fu_11767_p0 = sext_ln1494_112_fu_6227_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38521:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_114_fu_6254_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38521 | assign grp_fu_11776_p0 = sext_ln1494_114_fu_6254_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38523:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_116_fu_6281_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38523 | assign grp_fu_11785_p0 = sext_ln1494_116_fu_6281_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38525:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_119_fu_6318_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38525 | assign grp_fu_11793_p0 = sext_ln1494_119_fu_6318_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38527:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_121_fu_6345_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38527 | assign grp_fu_11801_p0 = sext_ln1494_121_fu_6345_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38529:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_124_fu_6382_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38529 | assign grp_fu_11809_p0 = sext_ln1494_124_fu_6382_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38531:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_126_fu_6409_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38531 | assign grp_fu_11817_p0 = sext_ln1494_126_fu_6409_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38533:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_129_fu_6446_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38533 | assign grp_fu_11825_p0 = sext_ln1494_129_fu_6446_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38535:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_131_fu_6473_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38535 | assign grp_fu_11833_p0 = sext_ln1494_131_fu_6473_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38537:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_133_fu_6500_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38537 | assign grp_fu_11842_p0 = sext_ln1494_133_fu_6500_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38539:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_135_fu_6527_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38539 | assign grp_fu_11851_p0 = sext_ln1494_135_fu_6527_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38541:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_138_fu_6564_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38541 | assign grp_fu_11859_p0 = sext_ln1494_138_fu_6564_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38543:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_140_fu_6591_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38543 | assign grp_fu_11867_p0 = sext_ln1494_140_fu_6591_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38545:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_143_fu_6628_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38545 | assign grp_fu_11875_p0 = sext_ln1494_143_fu_6628_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38547:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_145_fu_6655_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38547 | assign grp_fu_11883_p0 = sext_ln1494_145_fu_6655_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38549:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_148_fu_6692_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38549 | assign grp_fu_11892_p0 = sext_ln1494_148_fu_6692_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38551:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_149_fu_6709_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38551 | assign grp_fu_11901_p0 = sext_ln1494_149_fu_6709_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38553:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_4788_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38553 | assign grp_fu_11909_p1 = sext_ln1494_1_fu_4788_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38555:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_4805_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38555 | assign grp_fu_11918_p1 = sext_ln1494_2_fu_4805_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38557:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_4832_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38557 | assign grp_fu_11927_p1 = sext_ln1494_4_fu_4832_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38559:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_4869_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38559 | assign grp_fu_11935_p1 = sext_ln1494_7_fu_4869_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38561:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_4896_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38561 | assign grp_fu_11943_p1 = sext_ln1494_9_fu_4896_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38563:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_4923_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38563 | assign grp_fu_11952_p1 = sext_ln1494_11_fu_4923_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38565:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_4950_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38565 | assign grp_fu_11961_p1 = sext_ln1494_13_fu_4950_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38567:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_4987_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38567 | assign grp_fu_11969_p1 = sext_ln1494_16_fu_4987_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38569:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_5014_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38569 | assign grp_fu_11977_p1 = sext_ln1494_18_fu_5014_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38571:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_5041_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38571 | assign grp_fu_11986_p1 = sext_ln1494_20_fu_5041_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38573:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_5068_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38573 | assign grp_fu_11995_p1 = sext_ln1494_22_fu_5068_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38575:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_25_fu_5105_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38575 | assign grp_fu_12003_p1 = sext_ln1494_25_fu_5105_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38577:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_27_fu_5132_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38577 | assign grp_fu_12011_p1 = sext_ln1494_27_fu_5132_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38579:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_30_fu_5169_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38579 | assign grp_fu_12019_p1 = sext_ln1494_30_fu_5169_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38581:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_32_fu_5196_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38581 | assign grp_fu_12027_p1 = sext_ln1494_32_fu_5196_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38583:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_35_fu_5233_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38583 | assign grp_fu_12035_p1 = sext_ln1494_35_fu_5233_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38585:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_37_fu_5260_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38585 | assign grp_fu_12043_p1 = sext_ln1494_37_fu_5260_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38587:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_39_fu_5287_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38587 | assign grp_fu_12052_p1 = sext_ln1494_39_fu_5287_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38589:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_41_fu_5314_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38589 | assign grp_fu_12061_p1 = sext_ln1494_41_fu_5314_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38591:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_44_fu_5351_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38591 | assign grp_fu_12069_p1 = sext_ln1494_44_fu_5351_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38593:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_46_fu_5378_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38593 | assign grp_fu_12077_p1 = sext_ln1494_46_fu_5378_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38595:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_51_fu_5435_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38595 | assign grp_fu_12085_p1 = sext_ln1494_51_fu_5435_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38597:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_52_fu_5452_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,097] 38597 | assign grp_fu_12093_p1 = sext_ln1494_52_fu_5452_p1;
[2025-06-28 15:36:41,097]       |                        ^
[2025-06-28 15:36:41,097] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38599:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_56_fu_5499_p1' generates 8 bits.
[2025-06-28 15:36:41,097]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38599 | assign grp_fu_12101_p1 = sext_ln1494_56_fu_5499_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38601:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_58_fu_5526_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38601 | assign grp_fu_12109_p1 = sext_ln1494_58_fu_5526_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38603:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_60_fu_5553_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38603 | assign grp_fu_12118_p1 = sext_ln1494_60_fu_5553_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38605:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_61_fu_5570_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38605 | assign grp_fu_12127_p1 = sext_ln1494_61_fu_5570_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38607:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_65_fu_5617_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38607 | assign grp_fu_12135_p1 = sext_ln1494_65_fu_5617_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38609:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_66_fu_5634_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38609 | assign grp_fu_12143_p1 = sext_ln1494_66_fu_5634_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38611:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_70_fu_5681_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38611 | assign grp_fu_12151_p1 = sext_ln1494_70_fu_5681_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38613:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_71_fu_5698_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38613 | assign grp_fu_12159_p1 = sext_ln1494_71_fu_5698_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38615:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_75_fu_5745_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38615 | assign grp_fu_12167_p1 = sext_ln1494_75_fu_5745_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38617:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_77_fu_5772_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38617 | assign grp_fu_12176_p1 = sext_ln1494_77_fu_5772_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38619:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_79_fu_5799_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38619 | assign grp_fu_12185_p1 = sext_ln1494_79_fu_5799_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38621:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_82_fu_5836_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38621 | assign grp_fu_12193_p1 = sext_ln1494_82_fu_5836_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38623:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_84_fu_5863_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38623 | assign grp_fu_12201_p1 = sext_ln1494_84_fu_5863_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38625:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_85_fu_5880_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38625 | assign grp_fu_12209_p1 = sext_ln1494_85_fu_5880_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38627:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_87_fu_5907_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38627 | assign grp_fu_12217_p1 = sext_ln1494_87_fu_5907_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38629:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_90_fu_5944_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38629 | assign grp_fu_12225_p1 = sext_ln1494_90_fu_5944_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38631:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_92_fu_5971_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38631 | assign grp_fu_12233_p1 = sext_ln1494_92_fu_5971_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38633:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_94_fu_5998_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38633 | assign grp_fu_12242_p1 = sext_ln1494_94_fu_5998_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38635:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_96_fu_6025_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38635 | assign grp_fu_12251_p1 = sext_ln1494_96_fu_6025_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38637:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_99_fu_6062_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38637 | assign grp_fu_12259_p1 = sext_ln1494_99_fu_6062_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38639:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_101_fu_6089_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38639 | assign grp_fu_12267_p1 = sext_ln1494_101_fu_6089_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38641:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_104_fu_6126_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38641 | assign grp_fu_12275_p1 = sext_ln1494_104_fu_6126_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38643:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_106_fu_6153_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38643 | assign grp_fu_12283_p1 = sext_ln1494_106_fu_6153_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38645:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_109_fu_6190_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38645 | assign grp_fu_12291_p1 = sext_ln1494_109_fu_6190_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38647:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_112_fu_6227_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38647 | assign grp_fu_12299_p1 = sext_ln1494_112_fu_6227_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38649:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_114_fu_6254_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38649 | assign grp_fu_12308_p1 = sext_ln1494_114_fu_6254_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38651:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_116_fu_6281_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38651 | assign grp_fu_12317_p1 = sext_ln1494_116_fu_6281_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38653:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_119_fu_6318_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38653 | assign grp_fu_12325_p1 = sext_ln1494_119_fu_6318_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38655:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_121_fu_6345_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38655 | assign grp_fu_12333_p1 = sext_ln1494_121_fu_6345_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38657:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_124_fu_6382_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38657 | assign grp_fu_12341_p1 = sext_ln1494_124_fu_6382_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38659:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_126_fu_6409_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38659 | assign grp_fu_12349_p1 = sext_ln1494_126_fu_6409_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38661:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_129_fu_6446_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38661 | assign grp_fu_12357_p1 = sext_ln1494_129_fu_6446_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38663:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_131_fu_6473_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38663 | assign grp_fu_12365_p1 = sext_ln1494_131_fu_6473_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38665:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_133_fu_6500_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38665 | assign grp_fu_12374_p1 = sext_ln1494_133_fu_6500_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38667:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_135_fu_6527_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38667 | assign grp_fu_12383_p1 = sext_ln1494_135_fu_6527_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38669:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_138_fu_6564_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38669 | assign grp_fu_12391_p1 = sext_ln1494_138_fu_6564_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38671:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_140_fu_6591_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38671 | assign grp_fu_12399_p1 = sext_ln1494_140_fu_6591_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38673:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_143_fu_6628_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38673 | assign grp_fu_12407_p1 = sext_ln1494_143_fu_6628_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38675:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_145_fu_6655_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38675 | assign grp_fu_12415_p1 = sext_ln1494_145_fu_6655_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38677:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_148_fu_6692_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38677 | assign grp_fu_12424_p1 = sext_ln1494_148_fu_6692_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38679:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_149_fu_6709_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38679 | assign grp_fu_12433_p1 = sext_ln1494_149_fu_6709_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38681:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_6908_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38681 | assign grp_fu_12441_p0 = sext_ln1494_6_fu_6908_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38683:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_6914_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38683 | assign grp_fu_12450_p0 = sext_ln1494_15_fu_6914_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38685:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_6920_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38685 | assign grp_fu_12459_p0 = sext_ln1494_24_fu_6920_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,098] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38687:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_29_fu_6926_p1' generates 8 bits.
[2025-06-28 15:36:41,098]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,098] 38687 | assign grp_fu_12468_p0 = sext_ln1494_29_fu_6926_p1;
[2025-06-28 15:36:41,098]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38689:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_34_fu_6932_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38689 | assign grp_fu_12477_p0 = sext_ln1494_34_fu_6932_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38691:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_43_fu_6938_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38691 | assign grp_fu_12486_p0 = sext_ln1494_43_fu_6938_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38693:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_49_fu_6944_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38693 | assign grp_fu_12495_p0 = sext_ln1494_49_fu_6944_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38695:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_54_fu_6950_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38695 | assign grp_fu_12504_p0 = sext_ln1494_54_fu_6950_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38697:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_63_fu_6956_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38697 | assign grp_fu_12513_p0 = sext_ln1494_63_fu_6956_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38699:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_68_fu_6962_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38699 | assign grp_fu_12522_p0 = sext_ln1494_68_fu_6962_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38701:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_73_fu_6968_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38701 | assign grp_fu_12531_p0 = sext_ln1494_73_fu_6968_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38703:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_78_fu_6974_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38703 | assign grp_fu_12540_p0 = sext_ln1494_78_fu_6974_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38705:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_83_fu_6980_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38705 | assign grp_fu_12549_p0 = sext_ln1494_83_fu_6980_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38707:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_89_fu_6986_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38707 | assign grp_fu_12558_p0 = sext_ln1494_89_fu_6986_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38709:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_98_fu_6992_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38709 | assign grp_fu_12567_p0 = sext_ln1494_98_fu_6992_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38711:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_103_fu_6998_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38711 | assign grp_fu_12576_p0 = sext_ln1494_103_fu_6998_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38713:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_108_fu_7004_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38713 | assign grp_fu_12585_p0 = sext_ln1494_108_fu_7004_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38715:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_115_fu_7010_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38715 | assign grp_fu_12594_p0 = sext_ln1494_115_fu_7010_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38717:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_120_fu_7016_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38717 | assign grp_fu_12603_p0 = sext_ln1494_120_fu_7016_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38719:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_125_fu_7022_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38719 | assign grp_fu_12612_p0 = sext_ln1494_125_fu_7022_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38721:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_134_fu_7028_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38721 | assign grp_fu_12621_p0 = sext_ln1494_134_fu_7028_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38723:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_139_fu_7034_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38723 | assign grp_fu_12630_p0 = sext_ln1494_139_fu_7034_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38725:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_6908_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38725 | assign grp_fu_12639_p1 = sext_ln1494_6_fu_6908_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38727:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_6914_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38727 | assign grp_fu_12648_p1 = sext_ln1494_15_fu_6914_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38729:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_6920_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38729 | assign grp_fu_12657_p1 = sext_ln1494_24_fu_6920_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38731:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_29_fu_6926_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38731 | assign grp_fu_12666_p1 = sext_ln1494_29_fu_6926_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38733:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_34_fu_6932_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38733 | assign grp_fu_12675_p1 = sext_ln1494_34_fu_6932_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38735:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_43_fu_6938_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38735 | assign grp_fu_12684_p1 = sext_ln1494_43_fu_6938_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38737:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_49_fu_6944_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38737 | assign grp_fu_12693_p1 = sext_ln1494_49_fu_6944_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38739:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_54_fu_6950_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38739 | assign grp_fu_12702_p1 = sext_ln1494_54_fu_6950_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38741:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_63_fu_6956_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38741 | assign grp_fu_12711_p1 = sext_ln1494_63_fu_6956_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38743:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_68_fu_6962_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38743 | assign grp_fu_12720_p1 = sext_ln1494_68_fu_6962_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38745:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_73_fu_6968_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38745 | assign grp_fu_12729_p1 = sext_ln1494_73_fu_6968_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38747:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_78_fu_6974_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38747 | assign grp_fu_12738_p1 = sext_ln1494_78_fu_6974_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38749:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_83_fu_6980_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38749 | assign grp_fu_12747_p1 = sext_ln1494_83_fu_6980_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38751:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_89_fu_6986_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38751 | assign grp_fu_12756_p1 = sext_ln1494_89_fu_6986_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38753:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_98_fu_6992_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38753 | assign grp_fu_12765_p1 = sext_ln1494_98_fu_6992_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38755:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_103_fu_6998_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38755 | assign grp_fu_12774_p1 = sext_ln1494_103_fu_6998_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38757:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_108_fu_7004_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38757 | assign grp_fu_12783_p1 = sext_ln1494_108_fu_7004_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38759:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_115_fu_7010_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38759 | assign grp_fu_12792_p1 = sext_ln1494_115_fu_7010_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38761:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_120_fu_7016_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38761 | assign grp_fu_12801_p1 = sext_ln1494_120_fu_7016_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38763:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_125_fu_7022_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38763 | assign grp_fu_12810_p1 = sext_ln1494_125_fu_7022_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38765:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_134_fu_7028_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38765 | assign grp_fu_12819_p1 = sext_ln1494_134_fu_7028_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38767:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_139_fu_7034_p1' generates 8 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38767 | assign grp_fu_12828_p1 = sext_ln1494_139_fu_7034_p1;
[2025-06-28 15:36:41,099]       |                        ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38835:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_3_reg_12857_pp0_iter3_reg' generates 32 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38835 | assign idxprom2_i_fu_9199_p1 = nf_3_reg_12857_pp0_iter3_reg;
[2025-06-28 15:36:41,099]       |                              ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38845:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38845 | assign p_ZL7threshs_0_0_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,099]       |                                  ^
[2025-06-28 15:36:41,099] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38847:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,099]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,099] 38847 | assign p_ZL7threshs_0_10_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                   ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38849:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38849 | assign p_ZL7threshs_0_11_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                   ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38851:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38851 | assign p_ZL7threshs_0_12_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                   ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38853:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38853 | assign p_ZL7threshs_0_13_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                   ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38855:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38855 | assign p_ZL7threshs_0_1_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38857:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38857 | assign p_ZL7threshs_0_2_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38859:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38859 | assign p_ZL7threshs_0_3_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38861:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38861 | assign p_ZL7threshs_0_4_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38863:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38863 | assign p_ZL7threshs_0_5_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38865:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38865 | assign p_ZL7threshs_0_6_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38867:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38867 | assign p_ZL7threshs_0_7_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38869:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38869 | assign p_ZL7threshs_0_8_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38871:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38871 | assign p_ZL7threshs_0_9_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38873:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38873 | assign p_ZL7threshs_1_0_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38875:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38875 | assign p_ZL7threshs_1_10_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                   ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38877:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38877 | assign p_ZL7threshs_1_11_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                   ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38879:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38879 | assign p_ZL7threshs_1_12_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                   ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38881:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38881 | assign p_ZL7threshs_1_13_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                   ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38883:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38883 | assign p_ZL7threshs_1_1_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38885:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38885 | assign p_ZL7threshs_1_2_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38887:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38887 | assign p_ZL7threshs_1_3_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38889:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38889 | assign p_ZL7threshs_1_4_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38891:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38891 | assign p_ZL7threshs_1_5_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38893:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38893 | assign p_ZL7threshs_1_6_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38895:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38895 | assign p_ZL7threshs_1_7_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38897:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38897 | assign p_ZL7threshs_1_8_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:38899:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 38899 | assign p_ZL7threshs_1_9_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:36:41,100]       |                                  ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39039:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_100_fu_7778_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39039 | assign ret_V_100_fu_7781_p0 = sext_ln1494_100_fu_7778_p1;
[2025-06-28 15:36:41,100]       |                             ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39041:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_102_fu_7794_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39041 | assign ret_V_102_fu_7797_p0 = sext_ln1494_102_fu_7794_p1;
[2025-06-28 15:36:41,100]       |                             ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39043:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_105_fu_7810_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39043 | assign ret_V_105_fu_7813_p0 = sext_ln1494_105_fu_7810_p1;
[2025-06-28 15:36:41,100]       |                             ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39045:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_107_fu_7826_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39045 | assign ret_V_107_fu_7829_p0 = sext_ln1494_107_fu_7826_p1;
[2025-06-28 15:36:41,100]       |                             ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39047:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_7170_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39047 | assign ret_V_10_fu_7173_p0 = sext_ln1494_10_fu_7170_p1;
[2025-06-28 15:36:41,100]       |                            ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39049:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_110_fu_7842_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39049 | assign ret_V_110_fu_7845_p0 = sext_ln1494_110_fu_7842_p1;
[2025-06-28 15:36:41,100]       |                             ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39051:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_111_fu_7858_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39051 | assign ret_V_111_fu_7861_p0 = sext_ln1494_111_fu_7858_p1;
[2025-06-28 15:36:41,100]       |                             ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39053:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_113_fu_7874_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39053 | assign ret_V_113_fu_7877_p0 = sext_ln1494_113_fu_7874_p1;
[2025-06-28 15:36:41,100]       |                             ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39055:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_117_fu_7890_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39055 | assign ret_V_117_fu_7893_p0 = sext_ln1494_117_fu_7890_p1;
[2025-06-28 15:36:41,100]       |                             ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39057:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_118_fu_7906_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39057 | assign ret_V_118_fu_7909_p0 = sext_ln1494_118_fu_7906_p1;
[2025-06-28 15:36:41,100]       |                             ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39059:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_122_fu_7922_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39059 | assign ret_V_122_fu_7925_p0 = sext_ln1494_122_fu_7922_p1;
[2025-06-28 15:36:41,100]       |                             ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39061:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_123_fu_7938_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39061 | assign ret_V_123_fu_7941_p0 = sext_ln1494_123_fu_7938_p1;
[2025-06-28 15:36:41,100]       |                             ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39063:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_127_fu_7954_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39063 | assign ret_V_127_fu_7957_p0 = sext_ln1494_127_fu_7954_p1;
[2025-06-28 15:36:41,100]       |                             ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39065:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_128_fu_7970_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39065 | assign ret_V_128_fu_7973_p0 = sext_ln1494_128_fu_7970_p1;
[2025-06-28 15:36:41,100]       |                             ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39067:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_7186_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39067 | assign ret_V_12_fu_7189_p0 = sext_ln1494_12_fu_7186_p1;
[2025-06-28 15:36:41,100]       |                            ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39069:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_130_fu_7986_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39069 | assign ret_V_130_fu_7989_p0 = sext_ln1494_130_fu_7986_p1;
[2025-06-28 15:36:41,100]       |                             ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39071:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_132_fu_8002_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39071 | assign ret_V_132_fu_8005_p0 = sext_ln1494_132_fu_8002_p1;
[2025-06-28 15:36:41,100]       |                             ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39073:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_136_fu_8018_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39073 | assign ret_V_136_fu_8021_p0 = sext_ln1494_136_fu_8018_p1;
[2025-06-28 15:36:41,100]       |                             ^
[2025-06-28 15:36:41,100] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39075:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_137_fu_8034_p1' generates 8 bits.
[2025-06-28 15:36:41,100]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,100] 39075 | assign ret_V_137_fu_8037_p0 = sext_ln1494_137_fu_8034_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39077:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_141_fu_8050_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39077 | assign ret_V_141_fu_8053_p0 = sext_ln1494_141_fu_8050_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39079:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_142_fu_8066_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39079 | assign ret_V_142_fu_8069_p0 = sext_ln1494_142_fu_8066_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39081:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_144_fu_8082_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39081 | assign ret_V_144_fu_8085_p0 = sext_ln1494_144_fu_8082_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39083:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_146_fu_8098_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39083 | assign ret_V_146_fu_8101_p0 = sext_ln1494_146_fu_8098_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39085:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_147_fu_8114_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39085 | assign ret_V_147_fu_8117_p0 = sext_ln1494_147_fu_8114_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39087:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_7202_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39087 | assign ret_V_14_fu_7205_p0 = sext_ln1494_14_fu_7202_p1;
[2025-06-28 15:36:41,101]       |                            ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39089:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_7106_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39089 | assign ret_V_150_fu_8130_p1 = sext_ln1494_fu_7106_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39091:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_7122_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39091 | assign ret_V_153_fu_8143_p1 = sext_ln1494_3_fu_7122_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39093:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_7138_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39093 | assign ret_V_155_fu_8156_p1 = sext_ln1494_5_fu_7138_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39095:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_7154_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39095 | assign ret_V_158_fu_8169_p1 = sext_ln1494_8_fu_7154_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39097:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_7170_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39097 | assign ret_V_160_fu_8182_p1 = sext_ln1494_10_fu_7170_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39099:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_7186_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39099 | assign ret_V_162_fu_8195_p1 = sext_ln1494_12_fu_7186_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39101:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_7202_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39101 | assign ret_V_164_fu_8208_p1 = sext_ln1494_14_fu_7202_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39103:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_7218_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39103 | assign ret_V_167_fu_8221_p1 = sext_ln1494_17_fu_7218_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39105:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_7234_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39105 | assign ret_V_169_fu_8234_p1 = sext_ln1494_19_fu_7234_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39107:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_7250_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39107 | assign ret_V_171_fu_8247_p1 = sext_ln1494_21_fu_7250_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39109:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_7266_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39109 | assign ret_V_173_fu_8260_p1 = sext_ln1494_23_fu_7266_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39111:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_26_fu_7282_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39111 | assign ret_V_176_fu_8273_p1 = sext_ln1494_26_fu_7282_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39113:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_28_fu_7298_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39113 | assign ret_V_178_fu_8286_p1 = sext_ln1494_28_fu_7298_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39115:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_7218_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39115 | assign ret_V_17_fu_7221_p0 = sext_ln1494_17_fu_7218_p1;
[2025-06-28 15:36:41,101]       |                            ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39117:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_31_fu_7314_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39117 | assign ret_V_181_fu_8299_p1 = sext_ln1494_31_fu_7314_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39119:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_33_fu_7330_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39119 | assign ret_V_183_fu_8312_p1 = sext_ln1494_33_fu_7330_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39121:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_36_fu_7346_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39121 | assign ret_V_186_fu_8325_p1 = sext_ln1494_36_fu_7346_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39123:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_38_fu_7362_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39123 | assign ret_V_188_fu_8338_p1 = sext_ln1494_38_fu_7362_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39125:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_40_fu_7378_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39125 | assign ret_V_190_fu_8351_p1 = sext_ln1494_40_fu_7378_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39127:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_42_fu_7394_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39127 | assign ret_V_192_fu_8364_p1 = sext_ln1494_42_fu_7394_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39129:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_45_fu_7410_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39129 | assign ret_V_195_fu_8377_p1 = sext_ln1494_45_fu_7410_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39131:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_47_fu_7426_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39131 | assign ret_V_197_fu_8390_p1 = sext_ln1494_47_fu_7426_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39133:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_48_fu_7442_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39133 | assign ret_V_198_fu_8403_p1 = sext_ln1494_48_fu_7442_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39135:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_7234_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39135 | assign ret_V_19_fu_7237_p0 = sext_ln1494_19_fu_7234_p1;
[2025-06-28 15:36:41,101]       |                            ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39137:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_50_fu_7458_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39137 | assign ret_V_200_fu_8416_p1 = sext_ln1494_50_fu_7458_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39139:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_53_fu_7474_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39139 | assign ret_V_203_fu_8429_p1 = sext_ln1494_53_fu_7474_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39141:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_55_fu_7490_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39141 | assign ret_V_205_fu_8442_p1 = sext_ln1494_55_fu_7490_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39143:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_57_fu_7506_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39143 | assign ret_V_207_fu_8455_p1 = sext_ln1494_57_fu_7506_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39145:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_59_fu_7522_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39145 | assign ret_V_209_fu_8468_p1 = sext_ln1494_59_fu_7522_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39147:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_62_fu_7538_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39147 | assign ret_V_212_fu_8481_p1 = sext_ln1494_62_fu_7538_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39149:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_64_fu_7554_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39149 | assign ret_V_214_fu_8494_p1 = sext_ln1494_64_fu_7554_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39151:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_67_fu_7570_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39151 | assign ret_V_217_fu_8507_p1 = sext_ln1494_67_fu_7570_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39153:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_69_fu_7586_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39153 | assign ret_V_219_fu_8520_p1 = sext_ln1494_69_fu_7586_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39155:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_7250_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39155 | assign ret_V_21_fu_7253_p0 = sext_ln1494_21_fu_7250_p1;
[2025-06-28 15:36:41,101]       |                            ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39157:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_72_fu_7602_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39157 | assign ret_V_222_fu_8533_p1 = sext_ln1494_72_fu_7602_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39159:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_74_fu_7618_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39159 | assign ret_V_224_fu_8546_p1 = sext_ln1494_74_fu_7618_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39161:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_76_fu_7634_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39161 | assign ret_V_226_fu_8559_p1 = sext_ln1494_76_fu_7634_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39163:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_80_fu_7650_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39163 | assign ret_V_230_fu_8572_p1 = sext_ln1494_80_fu_7650_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,101] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39165:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_81_fu_7666_p1' generates 8 bits.
[2025-06-28 15:36:41,101]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,101] 39165 | assign ret_V_231_fu_8585_p1 = sext_ln1494_81_fu_7666_p1;
[2025-06-28 15:36:41,101]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39167:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_86_fu_7682_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39167 | assign ret_V_236_fu_8598_p1 = sext_ln1494_86_fu_7682_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39169:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_88_fu_7698_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39169 | assign ret_V_238_fu_8611_p1 = sext_ln1494_88_fu_7698_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39171:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_7266_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39171 | assign ret_V_23_fu_7269_p0 = sext_ln1494_23_fu_7266_p1;
[2025-06-28 15:36:41,102]       |                            ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39173:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_91_fu_7714_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39173 | assign ret_V_241_fu_8624_p1 = sext_ln1494_91_fu_7714_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39175:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_93_fu_7730_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39175 | assign ret_V_243_fu_8637_p1 = sext_ln1494_93_fu_7730_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39177:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_95_fu_7746_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39177 | assign ret_V_245_fu_8650_p1 = sext_ln1494_95_fu_7746_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39179:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_97_fu_7762_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39179 | assign ret_V_247_fu_8663_p1 = sext_ln1494_97_fu_7762_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39181:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_100_fu_7778_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39181 | assign ret_V_250_fu_8676_p1 = sext_ln1494_100_fu_7778_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39183:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_102_fu_7794_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39183 | assign ret_V_252_fu_8689_p1 = sext_ln1494_102_fu_7794_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39185:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_105_fu_7810_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39185 | assign ret_V_255_fu_8702_p1 = sext_ln1494_105_fu_7810_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39187:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_107_fu_7826_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39187 | assign ret_V_257_fu_8715_p1 = sext_ln1494_107_fu_7826_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39189:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_110_fu_7842_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39189 | assign ret_V_260_fu_8728_p1 = sext_ln1494_110_fu_7842_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39191:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_111_fu_7858_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39191 | assign ret_V_261_fu_8741_p1 = sext_ln1494_111_fu_7858_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39193:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_113_fu_7874_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39193 | assign ret_V_263_fu_8754_p1 = sext_ln1494_113_fu_7874_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39195:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_117_fu_7890_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39195 | assign ret_V_267_fu_8767_p1 = sext_ln1494_117_fu_7890_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39197:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_118_fu_7906_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39197 | assign ret_V_268_fu_8780_p1 = sext_ln1494_118_fu_7906_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39199:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_26_fu_7282_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39199 | assign ret_V_26_fu_7285_p0 = sext_ln1494_26_fu_7282_p1;
[2025-06-28 15:36:41,102]       |                            ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39201:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_122_fu_7922_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39201 | assign ret_V_272_fu_8793_p1 = sext_ln1494_122_fu_7922_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39203:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_123_fu_7938_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39203 | assign ret_V_273_fu_8806_p1 = sext_ln1494_123_fu_7938_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39205:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_127_fu_7954_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39205 | assign ret_V_277_fu_8819_p1 = sext_ln1494_127_fu_7954_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39207:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_128_fu_7970_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39207 | assign ret_V_278_fu_8832_p1 = sext_ln1494_128_fu_7970_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39209:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_130_fu_7986_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39209 | assign ret_V_280_fu_8845_p1 = sext_ln1494_130_fu_7986_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39211:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_132_fu_8002_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39211 | assign ret_V_282_fu_8858_p1 = sext_ln1494_132_fu_8002_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39213:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_136_fu_8018_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39213 | assign ret_V_286_fu_8871_p1 = sext_ln1494_136_fu_8018_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39215:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_137_fu_8034_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39215 | assign ret_V_287_fu_8884_p1 = sext_ln1494_137_fu_8034_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39217:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_28_fu_7298_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39217 | assign ret_V_28_fu_7301_p0 = sext_ln1494_28_fu_7298_p1;
[2025-06-28 15:36:41,102]       |                            ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39219:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_141_fu_8050_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39219 | assign ret_V_291_fu_8897_p1 = sext_ln1494_141_fu_8050_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39221:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_142_fu_8066_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39221 | assign ret_V_292_fu_8910_p1 = sext_ln1494_142_fu_8066_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39223:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_144_fu_8082_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39223 | assign ret_V_294_fu_8923_p1 = sext_ln1494_144_fu_8082_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39225:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_146_fu_8098_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39225 | assign ret_V_296_fu_8936_p1 = sext_ln1494_146_fu_8098_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39227:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_147_fu_8114_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39227 | assign ret_V_297_fu_8949_p1 = sext_ln1494_147_fu_8114_p1;
[2025-06-28 15:36:41,102]       |                             ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39229:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_31_fu_7314_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39229 | assign ret_V_31_fu_7317_p0 = sext_ln1494_31_fu_7314_p1;
[2025-06-28 15:36:41,102]       |                            ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39231:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_33_fu_7330_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39231 | assign ret_V_33_fu_7333_p0 = sext_ln1494_33_fu_7330_p1;
[2025-06-28 15:36:41,102]       |                            ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39233:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_36_fu_7346_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39233 | assign ret_V_36_fu_7349_p0 = sext_ln1494_36_fu_7346_p1;
[2025-06-28 15:36:41,102]       |                            ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39235:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_38_fu_7362_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39235 | assign ret_V_38_fu_7365_p0 = sext_ln1494_38_fu_7362_p1;
[2025-06-28 15:36:41,102]       |                            ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39237:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_7122_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39237 | assign ret_V_3_fu_7125_p0 = sext_ln1494_3_fu_7122_p1;
[2025-06-28 15:36:41,102]       |                           ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39239:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_40_fu_7378_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39239 | assign ret_V_40_fu_7381_p0 = sext_ln1494_40_fu_7378_p1;
[2025-06-28 15:36:41,102]       |                            ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39241:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_42_fu_7394_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39241 | assign ret_V_42_fu_7397_p0 = sext_ln1494_42_fu_7394_p1;
[2025-06-28 15:36:41,102]       |                            ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39243:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_45_fu_7410_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39243 | assign ret_V_45_fu_7413_p0 = sext_ln1494_45_fu_7410_p1;
[2025-06-28 15:36:41,102]       |                            ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39245:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_47_fu_7426_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39245 | assign ret_V_47_fu_7429_p0 = sext_ln1494_47_fu_7426_p1;
[2025-06-28 15:36:41,102]       |                            ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39247:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_48_fu_7442_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39247 | assign ret_V_48_fu_7445_p0 = sext_ln1494_48_fu_7442_p1;
[2025-06-28 15:36:41,102]       |                            ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39249:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_50_fu_7458_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39249 | assign ret_V_50_fu_7461_p0 = sext_ln1494_50_fu_7458_p1;
[2025-06-28 15:36:41,102]       |                            ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39251:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_53_fu_7474_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39251 | assign ret_V_53_fu_7477_p0 = sext_ln1494_53_fu_7474_p1;
[2025-06-28 15:36:41,102]       |                            ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39253:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_55_fu_7490_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39253 | assign ret_V_55_fu_7493_p0 = sext_ln1494_55_fu_7490_p1;
[2025-06-28 15:36:41,102]       |                            ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39255:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_57_fu_7506_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,102] 39255 | assign ret_V_57_fu_7509_p0 = sext_ln1494_57_fu_7506_p1;
[2025-06-28 15:36:41,102]       |                            ^
[2025-06-28 15:36:41,102] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39257:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_59_fu_7522_p1' generates 8 bits.
[2025-06-28 15:36:41,102]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39257 | assign ret_V_59_fu_7525_p0 = sext_ln1494_59_fu_7522_p1;
[2025-06-28 15:36:41,103]       |                            ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39259:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_7138_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39259 | assign ret_V_5_fu_7141_p0 = sext_ln1494_5_fu_7138_p1;
[2025-06-28 15:36:41,103]       |                           ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39261:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_62_fu_7538_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39261 | assign ret_V_62_fu_7541_p0 = sext_ln1494_62_fu_7538_p1;
[2025-06-28 15:36:41,103]       |                            ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39263:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_64_fu_7554_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39263 | assign ret_V_64_fu_7557_p0 = sext_ln1494_64_fu_7554_p1;
[2025-06-28 15:36:41,103]       |                            ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39265:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_67_fu_7570_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39265 | assign ret_V_67_fu_7573_p0 = sext_ln1494_67_fu_7570_p1;
[2025-06-28 15:36:41,103]       |                            ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39267:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_69_fu_7586_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39267 | assign ret_V_69_fu_7589_p0 = sext_ln1494_69_fu_7586_p1;
[2025-06-28 15:36:41,103]       |                            ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39269:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_72_fu_7602_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39269 | assign ret_V_72_fu_7605_p0 = sext_ln1494_72_fu_7602_p1;
[2025-06-28 15:36:41,103]       |                            ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39271:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_74_fu_7618_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39271 | assign ret_V_74_fu_7621_p0 = sext_ln1494_74_fu_7618_p1;
[2025-06-28 15:36:41,103]       |                            ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39273:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_76_fu_7634_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39273 | assign ret_V_76_fu_7637_p0 = sext_ln1494_76_fu_7634_p1;
[2025-06-28 15:36:41,103]       |                            ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39275:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_80_fu_7650_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39275 | assign ret_V_80_fu_7653_p0 = sext_ln1494_80_fu_7650_p1;
[2025-06-28 15:36:41,103]       |                            ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39277:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_81_fu_7666_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39277 | assign ret_V_81_fu_7669_p0 = sext_ln1494_81_fu_7666_p1;
[2025-06-28 15:36:41,103]       |                            ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39279:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_86_fu_7682_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39279 | assign ret_V_86_fu_7685_p0 = sext_ln1494_86_fu_7682_p1;
[2025-06-28 15:36:41,103]       |                            ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39281:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_88_fu_7698_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39281 | assign ret_V_88_fu_7701_p0 = sext_ln1494_88_fu_7698_p1;
[2025-06-28 15:36:41,103]       |                            ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39283:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_7154_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39283 | assign ret_V_8_fu_7157_p0 = sext_ln1494_8_fu_7154_p1;
[2025-06-28 15:36:41,103]       |                           ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39285:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_91_fu_7714_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39285 | assign ret_V_91_fu_7717_p0 = sext_ln1494_91_fu_7714_p1;
[2025-06-28 15:36:41,103]       |                            ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39287:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_93_fu_7730_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39287 | assign ret_V_93_fu_7733_p0 = sext_ln1494_93_fu_7730_p1;
[2025-06-28 15:36:41,103]       |                            ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39289:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_95_fu_7746_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39289 | assign ret_V_95_fu_7749_p0 = sext_ln1494_95_fu_7746_p1;
[2025-06-28 15:36:41,103]       |                            ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39291:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_97_fu_7762_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39291 | assign ret_V_97_fu_7765_p0 = sext_ln1494_97_fu_7762_p1;
[2025-06-28 15:36:41,103]       |                            ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39293:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_7106_p1' generates 8 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39293 | assign ret_V_fu_7109_p0 = sext_ln1494_fu_7106_p1;
[2025-06-28 15:36:41,103]       |                         ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39295:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39295 | assign sext_ln1039_10_fu_10760_p1 = $signed(p_ZL7threshs_0_10_q0);
[2025-06-28 15:36:41,103]       |                                   ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39297:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39297 | assign sext_ln1039_11_fu_10780_p1 = $signed(p_ZL7threshs_0_11_q0);
[2025-06-28 15:36:41,103]       |                                   ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39299:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39299 | assign sext_ln1039_12_fu_10800_p1 = $signed(p_ZL7threshs_0_12_q0);
[2025-06-28 15:36:41,103]       |                                   ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39301:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39301 | assign sext_ln1039_13_fu_10820_p1 = $signed(p_ZL7threshs_0_13_q0);
[2025-06-28 15:36:41,103]       |                                   ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39303:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39303 | assign sext_ln1039_14_fu_10914_p1 = $signed(p_ZL7threshs_1_0_q0);
[2025-06-28 15:36:41,103]       |                                   ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39305:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39305 | assign sext_ln1039_15_fu_10924_p1 = $signed(p_ZL7threshs_1_1_q0);
[2025-06-28 15:36:41,103]       |                                   ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39307:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39307 | assign sext_ln1039_16_fu_10934_p1 = $signed(p_ZL7threshs_1_2_q0);
[2025-06-28 15:36:41,103]       |                                   ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39309:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39309 | assign sext_ln1039_17_fu_10944_p1 = $signed(p_ZL7threshs_1_3_q0);
[2025-06-28 15:36:41,103]       |                                   ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39311:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39311 | assign sext_ln1039_18_fu_10964_p1 = $signed(p_ZL7threshs_1_4_q0);
[2025-06-28 15:36:41,103]       |                                   ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39313:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39313 | assign sext_ln1039_1_fu_10600_p1 = $signed(p_ZL7threshs_0_1_q0);
[2025-06-28 15:36:41,103]       |                                  ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39315:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39315 | assign sext_ln1039_2_fu_10610_p1 = $signed(p_ZL7threshs_0_2_q0);
[2025-06-28 15:36:41,103]       |                                  ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39317:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39317 | assign sext_ln1039_3_fu_10620_p1 = $signed(p_ZL7threshs_0_3_q0);
[2025-06-28 15:36:41,103]       |                                  ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39319:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39319 | assign sext_ln1039_4_fu_10640_p1 = $signed(p_ZL7threshs_0_4_q0);
[2025-06-28 15:36:41,103]       |                                  ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39321:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39321 | assign sext_ln1039_5_fu_10660_p1 = $signed(p_ZL7threshs_0_5_q0);
[2025-06-28 15:36:41,103]       |                                  ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39323:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39323 | assign sext_ln1039_6_fu_10680_p1 = $signed(p_ZL7threshs_0_6_q0);
[2025-06-28 15:36:41,103]       |                                  ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39325:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39325 | assign sext_ln1039_7_fu_10700_p1 = $signed(p_ZL7threshs_0_7_q0);
[2025-06-28 15:36:41,103]       |                                  ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39327:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39327 | assign sext_ln1039_8_fu_10720_p1 = $signed(p_ZL7threshs_0_8_q0);
[2025-06-28 15:36:41,103]       |                                  ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39329:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39329 | assign sext_ln1039_9_fu_10740_p1 = $signed(p_ZL7threshs_0_9_q0);
[2025-06-28 15:36:41,103]       |                                  ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39331:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39331 | assign sext_ln1039_fu_10590_p1 = $signed(p_ZL7threshs_0_0_q0);
[2025-06-28 15:36:41,103]       |                                ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39333:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39333 | assign sext_ln1494_100_fu_7778_p1 = $signed(r_V_100_reg_15127_pp0_iter2_reg);
[2025-06-28 15:36:41,103]       |                                   ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39335:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39335 | assign sext_ln1494_101_fu_6089_p1 = $signed(r_V_101_fu_6076_p4);
[2025-06-28 15:36:41,103]       |                                   ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39337:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39337 | assign sext_ln1494_102_fu_7794_p1 = $signed(r_V_102_reg_15143_pp0_iter2_reg);
[2025-06-28 15:36:41,103]       |                                   ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39339:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39339 | assign sext_ln1494_103_fu_6998_p1 = $signed(r_V_103_reg_15148);
[2025-06-28 15:36:41,103]       |                                   ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39341:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39341 | assign sext_ln1494_104_fu_6126_p1 = $signed(r_V_104_fu_6113_p4);
[2025-06-28 15:36:41,103]       |                                   ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39343:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39343 | assign sext_ln1494_105_fu_7810_p1 = $signed(r_V_105_reg_15164_pp0_iter2_reg);
[2025-06-28 15:36:41,103]       |                                   ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39345:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,103]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,103] 39345 | assign sext_ln1494_106_fu_6153_p1 = $signed(r_V_106_fu_6140_p4);
[2025-06-28 15:36:41,103]       |                                   ^
[2025-06-28 15:36:41,103] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39347:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39347 | assign sext_ln1494_107_fu_7826_p1 = $signed(r_V_107_reg_15180_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39349:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39349 | assign sext_ln1494_108_fu_7004_p1 = $signed(r_V_108_reg_15185);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39351:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39351 | assign sext_ln1494_109_fu_6190_p1 = $signed(r_V_109_fu_6177_p4);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39353:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39353 | assign sext_ln1494_10_fu_7170_p1 = $signed(r_V_10_reg_14449_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                  ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39355:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39355 | assign sext_ln1494_110_fu_7842_p1 = $signed(r_V_110_reg_15201_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39357:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39357 | assign sext_ln1494_111_fu_7858_p1 = $signed(r_V_111_reg_15206_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39359:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39359 | assign sext_ln1494_112_fu_6227_p1 = $signed(r_V_112_fu_6214_p4);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39361:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39361 | assign sext_ln1494_113_fu_7874_p1 = $signed(r_V_113_reg_15222_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39363:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39363 | assign sext_ln1494_114_fu_6254_p1 = $signed(r_V_114_fu_6241_p4);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39365:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39365 | assign sext_ln1494_115_fu_7010_p1 = $signed(r_V_115_reg_15238);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39367:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39367 | assign sext_ln1494_116_fu_6281_p1 = $signed(r_V_116_fu_6268_p4);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39369:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39369 | assign sext_ln1494_117_fu_7890_p1 = $signed(r_V_117_reg_15254_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39371:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39371 | assign sext_ln1494_118_fu_7906_p1 = $signed(r_V_118_reg_15259_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39373:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39373 | assign sext_ln1494_119_fu_6318_p1 = $signed(r_V_119_fu_6305_p4);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39375:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39375 | assign sext_ln1494_11_fu_4923_p1 = $signed(r_V_11_fu_4910_p4);
[2025-06-28 15:36:41,104]       |                                  ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39377:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39377 | assign sext_ln1494_120_fu_7016_p1 = $signed(r_V_120_reg_15275);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39379:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39379 | assign sext_ln1494_121_fu_6345_p1 = $signed(r_V_121_fu_6332_p4);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39381:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39381 | assign sext_ln1494_122_fu_7922_p1 = $signed(r_V_122_reg_15291_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39383:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39383 | assign sext_ln1494_123_fu_7938_p1 = $signed(r_V_123_reg_15296_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39385:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39385 | assign sext_ln1494_124_fu_6382_p1 = $signed(r_V_124_fu_6369_p4);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39387:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39387 | assign sext_ln1494_125_fu_7022_p1 = $signed(r_V_125_reg_15312);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39389:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39389 | assign sext_ln1494_126_fu_6409_p1 = $signed(r_V_126_fu_6396_p4);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39391:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39391 | assign sext_ln1494_127_fu_7954_p1 = $signed(r_V_127_reg_15328_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39393:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39393 | assign sext_ln1494_128_fu_7970_p1 = $signed(r_V_128_reg_15333_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39395:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39395 | assign sext_ln1494_129_fu_6446_p1 = $signed(r_V_129_fu_6433_p4);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39397:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39397 | assign sext_ln1494_12_fu_7186_p1 = $signed(r_V_12_reg_14465_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                  ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39399:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39399 | assign sext_ln1494_130_fu_7986_p1 = $signed(r_V_130_reg_15349_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39401:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39401 | assign sext_ln1494_131_fu_6473_p1 = $signed(r_V_131_fu_6460_p4);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39403:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39403 | assign sext_ln1494_132_fu_8002_p1 = $signed(r_V_132_reg_15365_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39405:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39405 | assign sext_ln1494_133_fu_6500_p1 = $signed(r_V_133_fu_6487_p4);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39407:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39407 | assign sext_ln1494_134_fu_7028_p1 = $signed(r_V_134_reg_15381);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39409:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39409 | assign sext_ln1494_135_fu_6527_p1 = $signed(r_V_135_fu_6514_p4);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39411:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39411 | assign sext_ln1494_136_fu_8018_p1 = $signed(r_V_136_reg_15397_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39413:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39413 | assign sext_ln1494_137_fu_8034_p1 = $signed(r_V_137_reg_15402_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39415:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39415 | assign sext_ln1494_138_fu_6564_p1 = $signed(r_V_138_fu_6551_p4);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39417:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39417 | assign sext_ln1494_139_fu_7034_p1 = $signed(r_V_139_reg_15418);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39419:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39419 | assign sext_ln1494_13_fu_4950_p1 = $signed(r_V_13_fu_4937_p4);
[2025-06-28 15:36:41,104]       |                                  ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39421:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39421 | assign sext_ln1494_140_fu_6591_p1 = $signed(r_V_140_fu_6578_p4);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39423:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39423 | assign sext_ln1494_141_fu_8050_p1 = $signed(r_V_141_reg_15434_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39425:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39425 | assign sext_ln1494_142_fu_8066_p1 = $signed(r_V_142_reg_15439_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39427:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39427 | assign sext_ln1494_143_fu_6628_p1 = $signed(r_V_143_fu_6615_p4);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39429:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39429 | assign sext_ln1494_144_fu_8082_p1 = $signed(r_V_144_reg_15455_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39431:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39431 | assign sext_ln1494_145_fu_6655_p1 = $signed(r_V_145_fu_6642_p4);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39433:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39433 | assign sext_ln1494_146_fu_8098_p1 = $signed(r_V_146_reg_15471_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39435:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,104] 39435 | assign sext_ln1494_147_fu_8114_p1 = $signed(r_V_147_reg_15476_pp0_iter2_reg);
[2025-06-28 15:36:41,104]       |                                   ^
[2025-06-28 15:36:41,104] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39437:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,104]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39437 | assign sext_ln1494_148_fu_6692_p1 = $signed(r_V_148_fu_6679_p4);
[2025-06-28 15:36:41,105]       |                                   ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39439:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39439 | assign sext_ln1494_149_fu_6709_p1 = $signed(r_V_149_fu_6696_p4);
[2025-06-28 15:36:41,105]       |                                   ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39441:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39441 | assign sext_ln1494_14_fu_7202_p1 = $signed(r_V_14_reg_14481_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39443:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39443 | assign sext_ln1494_15_fu_6914_p1 = $signed(r_V_15_reg_14486);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39445:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39445 | assign sext_ln1494_16_fu_4987_p1 = $signed(r_V_16_fu_4974_p4);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39447:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39447 | assign sext_ln1494_17_fu_7218_p1 = $signed(r_V_17_reg_14502_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39449:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39449 | assign sext_ln1494_18_fu_5014_p1 = $signed(r_V_18_fu_5001_p4);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39451:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39451 | assign sext_ln1494_19_fu_7234_p1 = $signed(r_V_19_reg_14518_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39453:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39453 | assign sext_ln1494_1_fu_4788_p1 = $signed(r_V_1_fu_4775_p4);
[2025-06-28 15:36:41,105]       |                                 ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39455:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39455 | assign sext_ln1494_20_fu_5041_p1 = $signed(r_V_20_fu_5028_p4);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39457:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39457 | assign sext_ln1494_21_fu_7250_p1 = $signed(r_V_21_reg_14534_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39459:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39459 | assign sext_ln1494_22_fu_5068_p1 = $signed(r_V_22_fu_5055_p4);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39461:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39461 | assign sext_ln1494_23_fu_7266_p1 = $signed(r_V_23_reg_14550_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39463:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39463 | assign sext_ln1494_24_fu_6920_p1 = $signed(r_V_24_reg_14555);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39465:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39465 | assign sext_ln1494_25_fu_5105_p1 = $signed(r_V_25_fu_5092_p4);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39467:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39467 | assign sext_ln1494_26_fu_7282_p1 = $signed(r_V_26_reg_14571_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39469:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39469 | assign sext_ln1494_27_fu_5132_p1 = $signed(r_V_27_fu_5119_p4);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39471:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39471 | assign sext_ln1494_28_fu_7298_p1 = $signed(r_V_28_reg_14587_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39473:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39473 | assign sext_ln1494_29_fu_6926_p1 = $signed(r_V_29_reg_14592);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39475:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39475 | assign sext_ln1494_2_fu_4805_p1 = $signed(r_V_2_fu_4792_p4);
[2025-06-28 15:36:41,105]       |                                 ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39477:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39477 | assign sext_ln1494_30_fu_5169_p1 = $signed(r_V_30_fu_5156_p4);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39479:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39479 | assign sext_ln1494_31_fu_7314_p1 = $signed(r_V_31_reg_14608_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39481:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39481 | assign sext_ln1494_32_fu_5196_p1 = $signed(r_V_32_fu_5183_p4);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39483:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39483 | assign sext_ln1494_33_fu_7330_p1 = $signed(r_V_33_reg_14624_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39485:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39485 | assign sext_ln1494_34_fu_6932_p1 = $signed(r_V_34_reg_14629);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39487:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39487 | assign sext_ln1494_35_fu_5233_p1 = $signed(r_V_35_fu_5220_p4);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39489:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39489 | assign sext_ln1494_36_fu_7346_p1 = $signed(r_V_36_reg_14645_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39491:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39491 | assign sext_ln1494_37_fu_5260_p1 = $signed(r_V_37_fu_5247_p4);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39493:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39493 | assign sext_ln1494_38_fu_7362_p1 = $signed(r_V_38_reg_14661_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39495:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39495 | assign sext_ln1494_39_fu_5287_p1 = $signed(r_V_39_fu_5274_p4);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39497:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39497 | assign sext_ln1494_3_fu_7122_p1 = $signed(r_V_3_reg_14396_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                 ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39499:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39499 | assign sext_ln1494_40_fu_7378_p1 = $signed(r_V_40_reg_14677_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39501:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39501 | assign sext_ln1494_41_fu_5314_p1 = $signed(r_V_41_fu_5301_p4);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39503:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39503 | assign sext_ln1494_42_fu_7394_p1 = $signed(r_V_42_reg_14693_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39505:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39505 | assign sext_ln1494_43_fu_6938_p1 = $signed(r_V_43_reg_14698);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39507:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39507 | assign sext_ln1494_44_fu_5351_p1 = $signed(r_V_44_fu_5338_p4);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39509:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39509 | assign sext_ln1494_45_fu_7410_p1 = $signed(r_V_45_reg_14714_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39511:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39511 | assign sext_ln1494_46_fu_5378_p1 = $signed(r_V_46_fu_5365_p4);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39513:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39513 | assign sext_ln1494_47_fu_7426_p1 = $signed(r_V_47_reg_14730_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39515:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39515 | assign sext_ln1494_48_fu_7442_p1 = $signed(r_V_48_reg_14735_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39517:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39517 | assign sext_ln1494_49_fu_6944_p1 = $signed(r_V_49_reg_14740);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39519:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39519 | assign sext_ln1494_4_fu_4832_p1 = $signed(r_V_4_fu_4819_p4);
[2025-06-28 15:36:41,105]       |                                 ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39521:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39521 | assign sext_ln1494_50_fu_7458_p1 = $signed(r_V_50_reg_14745_pp0_iter2_reg);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39523:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39523 | assign sext_ln1494_51_fu_5435_p1 = $signed(r_V_51_fu_5422_p4);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39525:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39525 | assign sext_ln1494_52_fu_5452_p1 = $signed(r_V_52_fu_5439_p4);
[2025-06-28 15:36:41,105]       |                                  ^
[2025-06-28 15:36:41,105] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39527:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,105]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,105] 39527 | assign sext_ln1494_53_fu_7474_p1 = $signed(r_V_53_reg_14772_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39529:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39529 | assign sext_ln1494_54_fu_6950_p1 = $signed(r_V_54_reg_14777);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39531:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39531 | assign sext_ln1494_55_fu_7490_p1 = $signed(r_V_55_reg_14782_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39533:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39533 | assign sext_ln1494_56_fu_5499_p1 = $signed(r_V_56_fu_5486_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39535:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39535 | assign sext_ln1494_57_fu_7506_p1 = $signed(r_V_57_reg_14798_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39537:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39537 | assign sext_ln1494_58_fu_5526_p1 = $signed(r_V_58_fu_5513_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39539:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39539 | assign sext_ln1494_59_fu_7522_p1 = $signed(r_V_59_reg_14814_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39541:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39541 | assign sext_ln1494_5_fu_7138_p1 = $signed(r_V_5_reg_14412_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                 ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39543:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39543 | assign sext_ln1494_60_fu_5553_p1 = $signed(r_V_60_fu_5540_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39545:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39545 | assign sext_ln1494_61_fu_5570_p1 = $signed(r_V_61_fu_5557_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39547:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39547 | assign sext_ln1494_62_fu_7538_p1 = $signed(r_V_62_reg_14841_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39549:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39549 | assign sext_ln1494_63_fu_6956_p1 = $signed(r_V_63_reg_14846);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39551:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39551 | assign sext_ln1494_64_fu_7554_p1 = $signed(r_V_64_reg_14851_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39553:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39553 | assign sext_ln1494_65_fu_5617_p1 = $signed(r_V_65_fu_5604_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39555:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39555 | assign sext_ln1494_66_fu_5634_p1 = $signed(r_V_66_fu_5621_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39557:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39557 | assign sext_ln1494_67_fu_7570_p1 = $signed(r_V_67_reg_14878_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39559:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39559 | assign sext_ln1494_68_fu_6962_p1 = $signed(r_V_68_reg_14883);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39561:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39561 | assign sext_ln1494_69_fu_7586_p1 = $signed(r_V_69_reg_14888_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39563:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39563 | assign sext_ln1494_6_fu_6908_p1 = $signed(r_V_6_reg_14417);
[2025-06-28 15:36:41,106]       |                                 ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39565:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39565 | assign sext_ln1494_70_fu_5681_p1 = $signed(r_V_70_fu_5668_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39567:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39567 | assign sext_ln1494_71_fu_5698_p1 = $signed(r_V_71_fu_5685_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39569:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39569 | assign sext_ln1494_72_fu_7602_p1 = $signed(r_V_72_reg_14915_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39571:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39571 | assign sext_ln1494_73_fu_6968_p1 = $signed(r_V_73_reg_14920);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39573:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39573 | assign sext_ln1494_74_fu_7618_p1 = $signed(r_V_74_reg_14925_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39575:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39575 | assign sext_ln1494_75_fu_5745_p1 = $signed(r_V_75_fu_5732_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39577:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39577 | assign sext_ln1494_76_fu_7634_p1 = $signed(r_V_76_reg_14941_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39579:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39579 | assign sext_ln1494_77_fu_5772_p1 = $signed(r_V_77_fu_5759_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39581:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39581 | assign sext_ln1494_78_fu_6974_p1 = $signed(r_V_78_reg_14957);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39583:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39583 | assign sext_ln1494_79_fu_5799_p1 = $signed(r_V_79_fu_5786_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39585:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39585 | assign sext_ln1494_7_fu_4869_p1 = $signed(r_V_7_fu_4856_p4);
[2025-06-28 15:36:41,106]       |                                 ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39587:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39587 | assign sext_ln1494_80_fu_7650_p1 = $signed(r_V_80_reg_14973_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39589:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39589 | assign sext_ln1494_81_fu_7666_p1 = $signed(r_V_81_reg_14978_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39591:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39591 | assign sext_ln1494_82_fu_5836_p1 = $signed(r_V_82_fu_5823_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39593:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39593 | assign sext_ln1494_83_fu_6980_p1 = $signed(r_V_83_reg_14994);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39595:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39595 | assign sext_ln1494_84_fu_5863_p1 = $signed(r_V_84_fu_5850_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39597:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39597 | assign sext_ln1494_85_fu_5880_p1 = $signed(r_V_85_fu_5867_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39599:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39599 | assign sext_ln1494_86_fu_7682_p1 = $signed(r_V_86_reg_15021_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39601:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39601 | assign sext_ln1494_87_fu_5907_p1 = $signed(r_V_87_fu_5894_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39603:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39603 | assign sext_ln1494_88_fu_7698_p1 = $signed(r_V_88_reg_15037_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39605:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39605 | assign sext_ln1494_89_fu_6986_p1 = $signed(r_V_89_reg_15042);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39607:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39607 | assign sext_ln1494_8_fu_7154_p1 = $signed(r_V_8_reg_14433_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                 ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39609:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39609 | assign sext_ln1494_90_fu_5944_p1 = $signed(r_V_90_fu_5931_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39611:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39611 | assign sext_ln1494_91_fu_7714_p1 = $signed(r_V_91_reg_15058_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39613:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39613 | assign sext_ln1494_92_fu_5971_p1 = $signed(r_V_92_fu_5958_p4);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39615:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39615 | assign sext_ln1494_93_fu_7730_p1 = $signed(r_V_93_reg_15074_pp0_iter2_reg);
[2025-06-28 15:36:41,106]       |                                  ^
[2025-06-28 15:36:41,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39617:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,106] 39617 | assign sext_ln1494_94_fu_5998_p1 = $signed(r_V_94_fu_5985_p4);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39619:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39619 | assign sext_ln1494_95_fu_7746_p1 = $signed(r_V_95_reg_15090_pp0_iter2_reg);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39621:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39621 | assign sext_ln1494_96_fu_6025_p1 = $signed(r_V_96_fu_6012_p4);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39623:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39623 | assign sext_ln1494_97_fu_7762_p1 = $signed(r_V_97_reg_15106_pp0_iter2_reg);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39625:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39625 | assign sext_ln1494_98_fu_6992_p1 = $signed(r_V_98_reg_15111);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39627:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39627 | assign sext_ln1494_99_fu_6062_p1 = $signed(r_V_99_fu_6049_p4);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39629:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39629 | assign sext_ln1494_9_fu_4896_p1 = $signed(r_V_9_fu_4883_p4);
[2025-06-28 15:36:41,107]       |                                 ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39631:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39631 | assign sext_ln1494_fu_7106_p1 = $signed(r_V_reg_14369_pp0_iter2_reg);
[2025-06-28 15:36:41,107]       |                               ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39633:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39633 | assign sext_ln840_100_fu_9751_p1 = $signed(add_ln840_117_fu_9745_p2);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39635:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_118_reg_17030' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39635 | assign sext_ln840_101_fu_9755_p1 = add_ln840_118_reg_17030;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39637:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12495_p3' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39637 | assign sext_ln840_102_fu_9758_p1 = grp_fu_12495_p3;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39639:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39639 | assign sext_ln840_103_fu_9767_p1 = $signed(add_ln840_121_fu_9761_p2);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39641:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_122_reg_17040' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39641 | assign sext_ln840_104_fu_9771_p1 = add_ln840_122_reg_17040;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39643:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12504_p3' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39643 | assign sext_ln840_105_fu_9774_p1 = grp_fu_12504_p3;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39645:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39645 | assign sext_ln840_106_fu_9783_p1 = $signed(add_ln840_125_fu_9777_p2);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39647:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39647 | assign sext_ln840_107_fu_9793_p1 = $signed(add_ln840_126_fu_9787_p2);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39649:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39649 | assign sext_ln840_108_fu_9803_p1 = $signed(add_ln840_127_fu_9797_p2);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39651:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11577_p3' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39651 | assign sext_ln840_109_fu_9067_p1 = grp_fu_11577_p3;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39653:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39653 | assign sext_ln840_10_fu_9259_p1 = $signed(add_ln840_10_reg_16830);
[2025-06-28 15:36:41,107]       |                                 ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39655:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11586_p3' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39655 | assign sext_ln840_110_fu_9070_p1 = grp_fu_11586_p3;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39657:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39657 | assign sext_ln840_111_fu_9807_p1 = $signed(add_ln840_130_reg_17050);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39659:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_131_reg_17055' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39659 | assign sext_ln840_112_fu_9810_p1 = add_ln840_131_reg_17055;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39661:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12513_p3' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39661 | assign sext_ln840_113_fu_9813_p1 = grp_fu_12513_p3;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39663:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39663 | assign sext_ln840_114_fu_9822_p1 = $signed(add_ln840_134_fu_9816_p2);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39665:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39665 | assign sext_ln840_115_fu_9832_p1 = $signed(add_ln840_135_fu_9826_p2);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39667:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_136_reg_17065' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39667 | assign sext_ln840_116_fu_9836_p1 = add_ln840_136_reg_17065;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39669:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12522_p3' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39669 | assign sext_ln840_117_fu_9839_p1 = grp_fu_12522_p3;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39671:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39671 | assign sext_ln840_118_fu_9848_p1 = $signed(add_ln840_139_fu_9842_p2);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39673:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_140_reg_17075' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39673 | assign sext_ln840_119_fu_9852_p1 = add_ln840_140_reg_17075;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39675:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_reg_16835' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39675 | assign sext_ln840_11_fu_9262_p1 = add_ln840_11_reg_16835;
[2025-06-28 15:36:41,107]       |                                 ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39677:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12531_p3' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39677 | assign sext_ln840_120_fu_9855_p1 = grp_fu_12531_p3;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39679:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39679 | assign sext_ln840_121_fu_9864_p1 = $signed(add_ln840_143_fu_9858_p2);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39681:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39681 | assign sext_ln840_122_fu_9874_p1 = $signed(add_ln840_144_fu_9868_p2);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39683:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39683 | assign sext_ln840_123_fu_9884_p1 = $signed(add_ln840_145_fu_9878_p2);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39685:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39685 | assign sext_ln840_124_fu_9894_p1 = $signed(add_ln840_146_fu_9888_p2);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39687:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12424_p3' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39687 | assign sext_ln840_126_fu_9079_p1 = grp_fu_12424_p3;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39689:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12415_p3' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39689 | assign sext_ln840_127_fu_9082_p1 = grp_fu_12415_p3;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39691:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39691 | assign sext_ln840_128_fu_9910_p1 = $signed(add_ln840_151_reg_17085);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39693:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_152_reg_17090' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39693 | assign sext_ln840_129_fu_9913_p1 = add_ln840_152_reg_17090;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39695:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12621_p3' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39695 | assign sext_ln840_12_fu_9265_p1 = grp_fu_12621_p3;
[2025-06-28 15:36:41,107]       |                                 ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39697:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12828_p3' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39697 | assign sext_ln840_130_fu_9916_p1 = grp_fu_12828_p3;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39699:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39699 | assign sext_ln840_131_fu_9925_p1 = $signed(add_ln840_155_fu_9919_p2);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39701:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39701 | assign sext_ln840_132_fu_9935_p1 = $signed(add_ln840_156_fu_9929_p2);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39703:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12365_p3' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39703 | assign sext_ln840_133_fu_9091_p1 = grp_fu_12365_p3;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39705:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12374_p3' generates 9 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39705 | assign sext_ln840_134_fu_9094_p1 = grp_fu_12374_p3;
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39707:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,107] 39707 | assign sext_ln840_135_fu_9939_p1 = $signed(add_ln840_159_reg_17100);
[2025-06-28 15:36:41,107]       |                                  ^
[2025-06-28 15:36:41,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39709:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_160_reg_17105' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39709 | assign sext_ln840_136_fu_9942_p1 = add_ln840_160_reg_17105;
[2025-06-28 15:36:41,108]       |                                  ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39711:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12819_p3' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39711 | assign sext_ln840_137_fu_9945_p1 = grp_fu_12819_p3;
[2025-06-28 15:36:41,108]       |                                  ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39713:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39713 | assign sext_ln840_138_fu_9954_p1 = $signed(add_ln840_163_fu_9948_p2);
[2025-06-28 15:36:41,108]       |                                  ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39715:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39715 | assign sext_ln840_139_fu_9964_p1 = $signed(add_ln840_164_fu_9958_p2);
[2025-06-28 15:36:41,108]       |                                  ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39717:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39717 | assign sext_ln840_13_fu_9274_p1 = $signed(add_ln840_14_fu_9268_p2);
[2025-06-28 15:36:41,108]       |                                 ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39719:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39719 | assign sext_ln840_140_fu_9974_p1 = $signed(add_ln840_165_fu_9968_p2);
[2025-06-28 15:36:41,108]       |                                  ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39721:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12299_p3' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39721 | assign sext_ln840_141_fu_9103_p1 = grp_fu_12299_p3;
[2025-06-28 15:36:41,108]       |                                  ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39723:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12308_p3' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39723 | assign sext_ln840_142_fu_9106_p1 = grp_fu_12308_p3;
[2025-06-28 15:36:41,108]       |                                  ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39725:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39725 | assign sext_ln840_143_fu_9978_p1 = $signed(add_ln840_168_reg_17115);
[2025-06-28 15:36:41,108]       |                                  ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39727:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_169_reg_17120' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39727 | assign sext_ln840_144_fu_9981_p1 = add_ln840_169_reg_17120;
[2025-06-28 15:36:41,108]       |                                  ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39729:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12792_p3' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39729 | assign sext_ln840_145_fu_9984_p1 = grp_fu_12792_p3;
[2025-06-28 15:36:41,108]       |                                  ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39731:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39731 | assign sext_ln840_146_fu_9993_p1 = $signed(add_ln840_172_fu_9987_p2);
[2025-06-28 15:36:41,108]       |                                  ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39733:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39733 | assign sext_ln840_147_fu_10003_p1 = $signed(add_ln840_173_fu_9997_p2);
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39735:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_174_reg_17130' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39735 | assign sext_ln840_148_fu_10007_p1 = add_ln840_174_reg_17130;
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39737:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12801_p3' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39737 | assign sext_ln840_149_fu_10010_p1 = grp_fu_12801_p3;
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39739:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39739 | assign sext_ln840_14_fu_9284_p1 = $signed(add_ln840_15_fu_9278_p2);
[2025-06-28 15:36:41,108]       |                                 ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39741:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39741 | assign sext_ln840_150_fu_10019_p1 = $signed(add_ln840_177_fu_10013_p2);
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39743:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_178_reg_17140' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39743 | assign sext_ln840_151_fu_10023_p1 = add_ln840_178_reg_17140;
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39745:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12810_p3' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39745 | assign sext_ln840_152_fu_10026_p1 = grp_fu_12810_p3;
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39747:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39747 | assign sext_ln840_153_fu_10035_p1 = $signed(add_ln840_181_fu_10029_p2);
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39749:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39749 | assign sext_ln840_154_fu_10045_p1 = $signed(add_ln840_182_fu_10039_p2);
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39751:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39751 | assign sext_ln840_155_fu_10055_p1 = $signed(add_ln840_183_fu_10049_p2);
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39753:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39753 | assign sext_ln840_156_fu_10065_p1 = $signed(add_ln840_184_fu_10059_p2);
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39755:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12167_p3' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39755 | assign sext_ln840_157_fu_9115_p1 = grp_fu_12167_p3;
[2025-06-28 15:36:41,108]       |                                  ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39757:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12176_p3' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39757 | assign sext_ln840_158_fu_9118_p1 = grp_fu_12176_p3;
[2025-06-28 15:36:41,108]       |                                  ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39759:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39759 | assign sext_ln840_159_fu_10069_p1 = $signed(add_ln840_187_reg_17150);
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39761:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39761 | assign sext_ln840_15_fu_9294_p1 = $signed(add_ln840_16_fu_9288_p2);
[2025-06-28 15:36:41,108]       |                                 ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39763:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_188_reg_17155' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39763 | assign sext_ln840_160_fu_10072_p1 = add_ln840_188_reg_17155;
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39765:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12738_p3' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39765 | assign sext_ln840_161_fu_10075_p1 = grp_fu_12738_p3;
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39767:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39767 | assign sext_ln840_162_fu_10084_p1 = $signed(add_ln840_191_fu_10078_p2);
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39769:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39769 | assign sext_ln840_163_fu_10094_p1 = $signed(add_ln840_192_fu_10088_p2);
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39771:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_193_reg_17165' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39771 | assign sext_ln840_164_fu_10098_p1 = add_ln840_193_reg_17165;
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39773:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12747_p3' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39773 | assign sext_ln840_165_fu_10101_p1 = grp_fu_12747_p3;
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39775:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39775 | assign sext_ln840_166_fu_10110_p1 = $signed(add_ln840_196_fu_10104_p2);
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39777:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_197_reg_17175' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39777 | assign sext_ln840_167_fu_10114_p1 = add_ln840_197_reg_17175;
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39779:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12756_p3' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39779 | assign sext_ln840_168_fu_10117_p1 = grp_fu_12756_p3;
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39781:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39781 | assign sext_ln840_169_fu_10126_p1 = $signed(add_ln840_200_fu_10120_p2);
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39783:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11767_p3' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39783 | assign sext_ln840_16_fu_8983_p1 = grp_fu_11767_p3;
[2025-06-28 15:36:41,108]       |                                 ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39785:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39785 | assign sext_ln840_170_fu_10136_p1 = $signed(add_ln840_201_fu_10130_p2);
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39787:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39787 | assign sext_ln840_171_fu_10146_p1 = $signed(add_ln840_202_fu_10140_p2);
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39789:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12233_p3' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39789 | assign sext_ln840_172_fu_9127_p1 = grp_fu_12233_p3;
[2025-06-28 15:36:41,108]       |                                  ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39791:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12242_p3' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39791 | assign sext_ln840_173_fu_9130_p1 = grp_fu_12242_p3;
[2025-06-28 15:36:41,108]       |                                  ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39793:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39793 | assign sext_ln840_174_fu_10150_p1 = $signed(add_ln840_205_reg_17185);
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39795:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_206_reg_17190' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39795 | assign sext_ln840_175_fu_10153_p1 = add_ln840_206_reg_17190;
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39797:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12765_p3' generates 9 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,108] 39797 | assign sext_ln840_176_fu_10156_p1 = grp_fu_12765_p3;
[2025-06-28 15:36:41,108]       |                                   ^
[2025-06-28 15:36:41,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39799:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39799 | assign sext_ln840_177_fu_10165_p1 = $signed(add_ln840_209_fu_10159_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39801:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39801 | assign sext_ln840_178_fu_10175_p1 = $signed(add_ln840_210_fu_10169_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39803:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_211_reg_17200' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39803 | assign sext_ln840_179_fu_10179_p1 = add_ln840_211_reg_17200;
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39805:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11776_p3' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39805 | assign sext_ln840_17_fu_8986_p1 = grp_fu_11776_p3;
[2025-06-28 15:36:41,109]       |                                 ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39807:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12774_p3' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39807 | assign sext_ln840_180_fu_10182_p1 = grp_fu_12774_p3;
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39809:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39809 | assign sext_ln840_181_fu_10191_p1 = $signed(add_ln840_214_fu_10185_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39811:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_215_reg_17210' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39811 | assign sext_ln840_182_fu_10195_p1 = add_ln840_215_reg_17210;
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39813:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12783_p3' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39813 | assign sext_ln840_183_fu_10198_p1 = grp_fu_12783_p3;
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39815:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39815 | assign sext_ln840_184_fu_10207_p1 = $signed(add_ln840_218_fu_10201_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39817:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39817 | assign sext_ln840_185_fu_10217_p1 = $signed(add_ln840_219_fu_10211_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39819:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39819 | assign sext_ln840_186_fu_10227_p1 = $signed(add_ln840_220_fu_10221_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39821:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39821 | assign sext_ln840_187_fu_10237_p1 = $signed(add_ln840_221_fu_10231_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39823:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11909_p3' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39823 | assign sext_ln840_188_fu_9139_p1 = grp_fu_11909_p3;
[2025-06-28 15:36:41,109]       |                                  ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39825:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11918_p3' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39825 | assign sext_ln840_189_fu_9142_p1 = grp_fu_11918_p3;
[2025-06-28 15:36:41,109]       |                                  ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39827:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39827 | assign sext_ln840_18_fu_9298_p1 = $signed(add_ln840_19_reg_16845);
[2025-06-28 15:36:41,109]       |                                 ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39829:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39829 | assign sext_ln840_190_fu_10247_p1 = $signed(add_ln840_225_reg_17220);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39831:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_226_reg_17225' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39831 | assign sext_ln840_191_fu_10250_p1 = add_ln840_226_reg_17225;
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39833:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12639_p3' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39833 | assign sext_ln840_192_fu_10253_p1 = grp_fu_12639_p3;
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39835:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39835 | assign sext_ln840_193_fu_10262_p1 = $signed(add_ln840_229_fu_10256_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39837:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39837 | assign sext_ln840_194_fu_10272_p1 = $signed(add_ln840_230_fu_10266_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39839:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11943_p3' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39839 | assign sext_ln840_195_fu_9151_p1 = grp_fu_11943_p3;
[2025-06-28 15:36:41,109]       |                                  ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39841:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11952_p3' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39841 | assign sext_ln840_196_fu_9154_p1 = grp_fu_11952_p3;
[2025-06-28 15:36:41,109]       |                                  ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39843:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39843 | assign sext_ln840_197_fu_10276_p1 = $signed(add_ln840_233_reg_17235);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39845:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_234_reg_17240' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39845 | assign sext_ln840_198_fu_10279_p1 = add_ln840_234_reg_17240;
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39847:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12648_p3' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39847 | assign sext_ln840_199_fu_10282_p1 = grp_fu_12648_p3;
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39849:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_20_reg_16850' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39849 | assign sext_ln840_19_fu_9301_p1 = add_ln840_20_reg_16850;
[2025-06-28 15:36:41,109]       |                                 ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39851:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11892_p3' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39851 | assign sext_ln840_1_fu_8959_p1 = grp_fu_11892_p3;
[2025-06-28 15:36:41,109]       |                                ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39853:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39853 | assign sext_ln840_200_fu_10291_p1 = $signed(add_ln840_237_fu_10285_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39855:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39855 | assign sext_ln840_201_fu_10301_p1 = $signed(add_ln840_238_fu_10295_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39857:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39857 | assign sext_ln840_202_fu_10311_p1 = $signed(add_ln840_239_fu_10305_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39859:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11977_p3' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39859 | assign sext_ln840_203_fu_9163_p1 = grp_fu_11977_p3;
[2025-06-28 15:36:41,109]       |                                  ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39861:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11986_p3' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39861 | assign sext_ln840_204_fu_9166_p1 = grp_fu_11986_p3;
[2025-06-28 15:36:41,109]       |                                  ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39863:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39863 | assign sext_ln840_205_fu_10315_p1 = $signed(add_ln840_242_reg_17250);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39865:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_243_reg_17255' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39865 | assign sext_ln840_206_fu_10318_p1 = add_ln840_243_reg_17255;
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39867:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12657_p3' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39867 | assign sext_ln840_207_fu_10321_p1 = grp_fu_12657_p3;
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39869:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39869 | assign sext_ln840_208_fu_10330_p1 = $signed(add_ln840_246_fu_10324_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39871:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39871 | assign sext_ln840_209_fu_10340_p1 = $signed(add_ln840_247_fu_10334_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39873:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12594_p3' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39873 | assign sext_ln840_20_fu_9304_p1 = grp_fu_12594_p3;
[2025-06-28 15:36:41,109]       |                                 ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39875:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_248_reg_17265' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39875 | assign sext_ln840_210_fu_10344_p1 = add_ln840_248_reg_17265;
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39877:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12666_p3' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39877 | assign sext_ln840_211_fu_10347_p1 = grp_fu_12666_p3;
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39879:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39879 | assign sext_ln840_212_fu_10356_p1 = $signed(add_ln840_251_fu_10350_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39881:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_252_reg_17275' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39881 | assign sext_ln840_213_fu_10360_p1 = add_ln840_252_reg_17275;
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39883:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12675_p3' generates 9 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39883 | assign sext_ln840_214_fu_10363_p1 = grp_fu_12675_p3;
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39885:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39885 | assign sext_ln840_215_fu_10372_p1 = $signed(add_ln840_255_fu_10366_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39887:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39887 | assign sext_ln840_216_fu_10382_p1 = $signed(add_ln840_256_fu_10376_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39889:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,109] 39889 | assign sext_ln840_217_fu_10392_p1 = $signed(add_ln840_257_fu_10386_p2);
[2025-06-28 15:36:41,109]       |                                   ^
[2025-06-28 15:36:41,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39891:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39891 | assign sext_ln840_218_fu_10402_p1 = $signed(add_ln840_258_fu_10396_p2);
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39893:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12043_p3' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39893 | assign sext_ln840_219_fu_9175_p1 = grp_fu_12043_p3;
[2025-06-28 15:36:41,110]       |                                  ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39895:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39895 | assign sext_ln840_21_fu_9313_p1 = $signed(add_ln840_23_fu_9307_p2);
[2025-06-28 15:36:41,110]       |                                 ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39897:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12052_p3' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39897 | assign sext_ln840_220_fu_9178_p1 = grp_fu_12052_p3;
[2025-06-28 15:36:41,110]       |                                  ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39899:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39899 | assign sext_ln840_221_fu_10406_p1 = $signed(add_ln840_261_reg_17285);
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39901:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_262_reg_17290' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39901 | assign sext_ln840_222_fu_10409_p1 = add_ln840_262_reg_17290;
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39903:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12684_p3' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39903 | assign sext_ln840_223_fu_10412_p1 = grp_fu_12684_p3;
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39905:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39905 | assign sext_ln840_224_fu_10421_p1 = $signed(add_ln840_265_fu_10415_p2);
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39907:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39907 | assign sext_ln840_225_fu_10431_p1 = $signed(add_ln840_266_fu_10425_p2);
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39909:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_267_reg_17300' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39909 | assign sext_ln840_226_fu_10435_p1 = add_ln840_267_reg_17300;
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39911:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12693_p3' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39911 | assign sext_ln840_227_fu_10438_p1 = grp_fu_12693_p3;
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39913:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39913 | assign sext_ln840_228_fu_10447_p1 = $signed(add_ln840_270_fu_10441_p2);
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39915:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_271_reg_17310' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39915 | assign sext_ln840_229_fu_10451_p1 = add_ln840_271_reg_17310;
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39917:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39917 | assign sext_ln840_22_fu_9323_p1 = $signed(add_ln840_24_fu_9317_p2);
[2025-06-28 15:36:41,110]       |                                 ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39919:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12702_p3' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39919 | assign sext_ln840_230_fu_10454_p1 = grp_fu_12702_p3;
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39921:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39921 | assign sext_ln840_231_fu_10463_p1 = $signed(add_ln840_274_fu_10457_p2);
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39923:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39923 | assign sext_ln840_232_fu_10473_p1 = $signed(add_ln840_275_fu_10467_p2);
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39925:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39925 | assign sext_ln840_233_fu_10483_p1 = $signed(add_ln840_276_fu_10477_p2);
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39927:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12109_p3' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39927 | assign sext_ln840_234_fu_9187_p1 = grp_fu_12109_p3;
[2025-06-28 15:36:41,110]       |                                  ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39929:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12118_p3' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39929 | assign sext_ln840_235_fu_9190_p1 = grp_fu_12118_p3;
[2025-06-28 15:36:41,110]       |                                  ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39931:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39931 | assign sext_ln840_236_fu_10487_p1 = $signed(add_ln840_279_reg_17320);
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39933:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_280_reg_17325' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39933 | assign sext_ln840_237_fu_10490_p1 = add_ln840_280_reg_17325;
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39935:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12711_p3' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39935 | assign sext_ln840_238_fu_10493_p1 = grp_fu_12711_p3;
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39937:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39937 | assign sext_ln840_239_fu_10502_p1 = $signed(add_ln840_283_fu_10496_p2);
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39939:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_reg_16860' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39939 | assign sext_ln840_23_fu_9327_p1 = add_ln840_25_reg_16860;
[2025-06-28 15:36:41,110]       |                                 ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39941:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39941 | assign sext_ln840_240_fu_10512_p1 = $signed(add_ln840_284_fu_10506_p2);
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39943:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_285_reg_17335' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39943 | assign sext_ln840_241_fu_10516_p1 = add_ln840_285_reg_17335;
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39945:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12720_p3' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39945 | assign sext_ln840_242_fu_10519_p1 = grp_fu_12720_p3;
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39947:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39947 | assign sext_ln840_243_fu_10528_p1 = $signed(add_ln840_288_fu_10522_p2);
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39949:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_289_reg_17345' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39949 | assign sext_ln840_244_fu_10532_p1 = add_ln840_289_reg_17345;
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39951:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12729_p3' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39951 | assign sext_ln840_245_fu_10535_p1 = grp_fu_12729_p3;
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39953:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39953 | assign sext_ln840_246_fu_10544_p1 = $signed(add_ln840_292_fu_10538_p2);
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39955:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39955 | assign sext_ln840_247_fu_10554_p1 = $signed(add_ln840_293_fu_10548_p2);
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39957:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39957 | assign sext_ln840_248_fu_10564_p1 = $signed(add_ln840_294_fu_10558_p2);
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39959:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39959 | assign sext_ln840_249_fu_10574_p1 = $signed(add_ln840_295_fu_10568_p2);
[2025-06-28 15:36:41,110]       |                                   ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39961:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12603_p3' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39961 | assign sext_ln840_24_fu_9330_p1 = grp_fu_12603_p3;
[2025-06-28 15:36:41,110]       |                                 ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39963:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39963 | assign sext_ln840_25_fu_9339_p1 = $signed(add_ln840_28_fu_9333_p2);
[2025-06-28 15:36:41,110]       |                                 ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39965:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_29_reg_16870' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39965 | assign sext_ln840_26_fu_9343_p1 = add_ln840_29_reg_16870;
[2025-06-28 15:36:41,110]       |                                 ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39967:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12612_p3' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39967 | assign sext_ln840_27_fu_9346_p1 = grp_fu_12612_p3;
[2025-06-28 15:36:41,110]       |                                 ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39969:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39969 | assign sext_ln840_28_fu_9355_p1 = $signed(add_ln840_32_fu_9349_p2);
[2025-06-28 15:36:41,110]       |                                 ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39971:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39971 | assign sext_ln840_29_fu_9365_p1 = $signed(add_ln840_33_fu_9359_p2);
[2025-06-28 15:36:41,110]       |                                 ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39973:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11883_p3' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39973 | assign sext_ln840_2_fu_8962_p1 = grp_fu_11883_p3;
[2025-06-28 15:36:41,110]       |                                ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39975:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39975 | assign sext_ln840_30_fu_9375_p1 = $signed(add_ln840_34_fu_9369_p2);
[2025-06-28 15:36:41,110]       |                                 ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39977:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39977 | assign sext_ln840_31_fu_9385_p1 = $signed(add_ln840_35_fu_9379_p2);
[2025-06-28 15:36:41,110]       |                                 ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39979:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11635_p3' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39979 | assign sext_ln840_32_fu_8995_p1 = grp_fu_11635_p3;
[2025-06-28 15:36:41,110]       |                                 ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39981:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11644_p3' generates 9 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,110] 39981 | assign sext_ln840_33_fu_8998_p1 = grp_fu_11644_p3;
[2025-06-28 15:36:41,110]       |                                 ^
[2025-06-28 15:36:41,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39983:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 39983 | assign sext_ln840_34_fu_9389_p1 = $signed(add_ln840_38_reg_16880);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39985:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_39_reg_16885' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 39985 | assign sext_ln840_35_fu_9392_p1 = add_ln840_39_reg_16885;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39987:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12540_p3' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 39987 | assign sext_ln840_36_fu_9395_p1 = grp_fu_12540_p3;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39989:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 39989 | assign sext_ln840_37_fu_9404_p1 = $signed(add_ln840_42_fu_9398_p2);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39991:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 39991 | assign sext_ln840_38_fu_9414_p1 = $signed(add_ln840_43_fu_9408_p2);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39993:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_44_reg_16895' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 39993 | assign sext_ln840_39_fu_9418_p1 = add_ln840_44_reg_16895;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39995:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 39995 | assign sext_ln840_3_fu_9230_p1 = $signed(add_ln840_2_reg_16815);
[2025-06-28 15:36:41,111]       |                                ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39997:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12549_p3' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 39997 | assign sext_ln840_40_fu_9421_p1 = grp_fu_12549_p3;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:39999:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 39999 | assign sext_ln840_41_fu_9430_p1 = $signed(add_ln840_47_fu_9424_p2);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40001:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_48_reg_16905' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40001 | assign sext_ln840_42_fu_9434_p1 = add_ln840_48_reg_16905;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40003:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12558_p3' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40003 | assign sext_ln840_43_fu_9437_p1 = grp_fu_12558_p3;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40005:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40005 | assign sext_ln840_44_fu_9446_p1 = $signed(add_ln840_51_fu_9440_p2);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40007:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40007 | assign sext_ln840_45_fu_9456_p1 = $signed(add_ln840_52_fu_9450_p2);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40009:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40009 | assign sext_ln840_46_fu_9466_p1 = $signed(add_ln840_53_fu_9460_p2);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40011:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11701_p3' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40011 | assign sext_ln840_47_fu_9007_p1 = grp_fu_11701_p3;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40013:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11710_p3' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40013 | assign sext_ln840_48_fu_9010_p1 = grp_fu_11710_p3;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40015:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40015 | assign sext_ln840_49_fu_9470_p1 = $signed(add_ln840_56_reg_16915);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40017:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_reg_16820' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40017 | assign sext_ln840_4_fu_9233_p1 = add_ln840_3_reg_16820;
[2025-06-28 15:36:41,111]       |                                ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40019:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_reg_16920' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40019 | assign sext_ln840_50_fu_9473_p1 = add_ln840_57_reg_16920;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40021:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12567_p3' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40021 | assign sext_ln840_51_fu_9476_p1 = grp_fu_12567_p3;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40023:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40023 | assign sext_ln840_52_fu_9485_p1 = $signed(add_ln840_60_fu_9479_p2);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40025:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40025 | assign sext_ln840_53_fu_9495_p1 = $signed(add_ln840_61_fu_9489_p2);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40027:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_62_reg_16930' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40027 | assign sext_ln840_54_fu_9499_p1 = add_ln840_62_reg_16930;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40029:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12576_p3' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40029 | assign sext_ln840_55_fu_9502_p1 = grp_fu_12576_p3;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40031:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40031 | assign sext_ln840_56_fu_9511_p1 = $signed(add_ln840_65_fu_9505_p2);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40033:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_66_reg_16940' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40033 | assign sext_ln840_57_fu_9515_p1 = add_ln840_66_reg_16940;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40035:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12585_p3' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40035 | assign sext_ln840_58_fu_9518_p1 = grp_fu_12585_p3;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40037:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40037 | assign sext_ln840_59_fu_9527_p1 = $signed(add_ln840_69_fu_9521_p2);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40039:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12630_p3' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40039 | assign sext_ln840_5_fu_9236_p1 = grp_fu_12630_p3;
[2025-06-28 15:36:41,111]       |                                ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40041:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40041 | assign sext_ln840_60_fu_9537_p1 = $signed(add_ln840_70_fu_9531_p2);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40043:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40043 | assign sext_ln840_61_fu_9547_p1 = $signed(add_ln840_71_fu_9541_p2);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40045:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40045 | assign sext_ln840_62_fu_9557_p1 = $signed(add_ln840_72_fu_9551_p2);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40047:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11377_p3' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40047 | assign sext_ln840_63_fu_9019_p1 = grp_fu_11377_p3;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40049:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11386_p3' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40049 | assign sext_ln840_64_fu_9022_p1 = grp_fu_11386_p3;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40051:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40051 | assign sext_ln840_65_fu_9567_p1 = $signed(add_ln840_76_reg_16950);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40053:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_reg_16955' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40053 | assign sext_ln840_66_fu_9570_p1 = add_ln840_77_reg_16955;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40055:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12441_p3' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40055 | assign sext_ln840_67_fu_9573_p1 = grp_fu_12441_p3;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40057:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40057 | assign sext_ln840_68_fu_9582_p1 = $signed(add_ln840_80_fu_9576_p2);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40059:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40059 | assign sext_ln840_69_fu_9592_p1 = $signed(add_ln840_81_fu_9586_p2);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40061:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40061 | assign sext_ln840_6_fu_9245_p1 = $signed(add_ln840_6_fu_9239_p2);
[2025-06-28 15:36:41,111]       |                                ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40063:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11411_p3' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40063 | assign sext_ln840_70_fu_9031_p1 = grp_fu_11411_p3;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40065:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11420_p3' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40065 | assign sext_ln840_71_fu_9034_p1 = grp_fu_11420_p3;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40067:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40067 | assign sext_ln840_72_fu_9596_p1 = $signed(add_ln840_84_reg_16965);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40069:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_85_reg_16970' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40069 | assign sext_ln840_73_fu_9599_p1 = add_ln840_85_reg_16970;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40071:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12450_p3' generates 9 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40071 | assign sext_ln840_74_fu_9602_p1 = grp_fu_12450_p3;
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40073:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,111] 40073 | assign sext_ln840_75_fu_9611_p1 = $signed(add_ln840_88_fu_9605_p2);
[2025-06-28 15:36:41,111]       |                                 ^
[2025-06-28 15:36:41,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40075:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40075 | assign sext_ln840_76_fu_9621_p1 = $signed(add_ln840_89_fu_9615_p2);
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40077:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40077 | assign sext_ln840_77_fu_9631_p1 = $signed(add_ln840_90_fu_9625_p2);
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40079:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11445_p3' generates 9 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40079 | assign sext_ln840_78_fu_9043_p1 = grp_fu_11445_p3;
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40081:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11454_p3' generates 9 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40081 | assign sext_ln840_79_fu_9046_p1 = grp_fu_11454_p3;
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40083:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40083 | assign sext_ln840_7_fu_9255_p1 = $signed(add_ln840_7_fu_9249_p2);
[2025-06-28 15:36:41,112]       |                                ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40085:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40085 | assign sext_ln840_80_fu_9635_p1 = $signed(add_ln840_93_reg_16980);
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40087:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_94_reg_16985' generates 9 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40087 | assign sext_ln840_81_fu_9638_p1 = add_ln840_94_reg_16985;
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40089:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12459_p3' generates 9 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40089 | assign sext_ln840_82_fu_9641_p1 = grp_fu_12459_p3;
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40091:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40091 | assign sext_ln840_83_fu_9650_p1 = $signed(add_ln840_97_fu_9644_p2);
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40093:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40093 | assign sext_ln840_84_fu_9660_p1 = $signed(add_ln840_98_fu_9654_p2);
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40095:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_99_reg_16995' generates 9 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40095 | assign sext_ln840_85_fu_9664_p1 = add_ln840_99_reg_16995;
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40097:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12468_p3' generates 9 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40097 | assign sext_ln840_86_fu_9667_p1 = grp_fu_12468_p3;
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40099:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40099 | assign sext_ln840_87_fu_9676_p1 = $signed(add_ln840_102_fu_9670_p2);
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40101:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_103_reg_17005' generates 9 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40101 | assign sext_ln840_88_fu_9680_p1 = add_ln840_103_reg_17005;
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40103:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12477_p3' generates 9 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40103 | assign sext_ln840_89_fu_9683_p1 = grp_fu_12477_p3;
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40105:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11833_p3' generates 9 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40105 | assign sext_ln840_8_fu_8971_p1 = grp_fu_11833_p3;
[2025-06-28 15:36:41,112]       |                                ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40107:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40107 | assign sext_ln840_90_fu_9692_p1 = $signed(add_ln840_106_fu_9686_p2);
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40109:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40109 | assign sext_ln840_91_fu_9702_p1 = $signed(add_ln840_107_fu_9696_p2);
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40111:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40111 | assign sext_ln840_92_fu_9712_p1 = $signed(add_ln840_108_fu_9706_p2);
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40113:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40113 | assign sext_ln840_93_fu_9722_p1 = $signed(add_ln840_109_fu_9716_p2);
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40115:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11511_p3' generates 9 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40115 | assign sext_ln840_94_fu_9055_p1 = grp_fu_11511_p3;
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40117:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11520_p3' generates 9 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40117 | assign sext_ln840_95_fu_9058_p1 = grp_fu_11520_p3;
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40119:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40119 | assign sext_ln840_96_fu_9726_p1 = $signed(add_ln840_112_reg_17015);
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40121:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_113_reg_17020' generates 9 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40121 | assign sext_ln840_97_fu_9729_p1 = add_ln840_113_reg_17020;
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40123:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12486_p3' generates 9 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40123 | assign sext_ln840_98_fu_9732_p1 = grp_fu_12486_p3;
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40125:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40125 | assign sext_ln840_99_fu_9741_p1 = $signed(add_ln840_116_fu_9735_p2);
[2025-06-28 15:36:41,112]       |                                 ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40127:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11842_p3' generates 9 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40127 | assign sext_ln840_9_fu_8974_p1 = grp_fu_11842_p3;
[2025-06-28 15:36:41,112]       |                                ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40185:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_6_q0' generates 10 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40185 | assign zext_ln1039_1_fu_11004_p1 = p_ZL7threshs_1_6_q0;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40187:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_7_q0' generates 10 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40187 | assign zext_ln1039_2_fu_11024_p1 = p_ZL7threshs_1_7_q0;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40189:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_8_q0' generates 10 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40189 | assign zext_ln1039_3_fu_11044_p1 = p_ZL7threshs_1_8_q0;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40191:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_9_q0' generates 10 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40191 | assign zext_ln1039_4_fu_11064_p1 = p_ZL7threshs_1_9_q0;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40193:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_10_q0' generates 10 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40193 | assign zext_ln1039_5_fu_11084_p1 = p_ZL7threshs_1_10_q0;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40195:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_11_q0' generates 11 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40195 | assign zext_ln1039_6_fu_11104_p1 = p_ZL7threshs_1_11_q0;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40197:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_12_q0' generates 11 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40197 | assign zext_ln1039_7_fu_11124_p1 = p_ZL7threshs_1_12_q0;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40199:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_13_q0' generates 11 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40199 | assign zext_ln1039_8_fu_11144_p1 = p_ZL7threshs_1_13_q0;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40201:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_5_q0' generates 10 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40201 | assign zext_ln1039_fu_10984_p1 = p_ZL7threshs_1_5_q0;
[2025-06-28 15:36:41,112]       |                                ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40203:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_10790_p2' generates 1 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40203 | assign zext_ln218_10_fu_10796_p1 = xor_ln1039_11_fu_10790_p2;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40205:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_10810_p2' generates 1 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40205 | assign zext_ln218_11_fu_10816_p1 = xor_ln1039_12_fu_10810_p2;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40207:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_11316_p2' generates 1 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40207 | assign zext_ln218_12_fu_11321_p1 = xor_ln1039_15_fu_11316_p2;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40209:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_11325_p2' generates 1 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40209 | assign zext_ln218_13_fu_11330_p1 = xor_ln1039_16_fu_11325_p2;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40211:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_17_fu_10954_p2' generates 1 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40211 | assign zext_ln218_14_fu_10960_p1 = xor_ln1039_17_fu_10954_p2;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40213:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_10974_p2' generates 1 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40213 | assign zext_ln218_15_fu_10980_p1 = xor_ln1039_18_fu_10974_p2;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40215:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_10994_p2' generates 1 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40215 | assign zext_ln218_16_fu_11000_p1 = xor_ln1039_19_fu_10994_p2;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40217:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_20_fu_11014_p2' generates 1 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40217 | assign zext_ln218_17_fu_11020_p1 = xor_ln1039_20_fu_11014_p2;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40219:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_11034_p2' generates 1 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,112] 40219 | assign zext_ln218_18_fu_11040_p1 = xor_ln1039_21_fu_11034_p2;
[2025-06-28 15:36:41,112]       |                                  ^
[2025-06-28 15:36:41,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40221:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_11054_p2' generates 1 bits.
[2025-06-28 15:36:41,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40221 | assign zext_ln218_19_fu_11060_p1 = xor_ln1039_22_fu_11054_p2;
[2025-06-28 15:36:41,113]       |                                  ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40223:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_11260_p2' generates 1 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40223 | assign zext_ln218_1_fu_11265_p1 = xor_ln1039_2_fu_11260_p2;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40225:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_23_fu_11074_p2' generates 1 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40225 | assign zext_ln218_20_fu_11080_p1 = xor_ln1039_23_fu_11074_p2;
[2025-06-28 15:36:41,113]       |                                  ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40227:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_11094_p2' generates 1 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40227 | assign zext_ln218_21_fu_11100_p1 = xor_ln1039_24_fu_11094_p2;
[2025-06-28 15:36:41,113]       |                                  ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40229:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_11114_p2' generates 1 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40229 | assign zext_ln218_22_fu_11120_p1 = xor_ln1039_25_fu_11114_p2;
[2025-06-28 15:36:41,113]       |                                  ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40231:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_26_fu_11134_p2' generates 1 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40231 | assign zext_ln218_23_fu_11140_p1 = xor_ln1039_26_fu_11134_p2;
[2025-06-28 15:36:41,113]       |                                  ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40233:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_10630_p2' generates 1 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40233 | assign zext_ln218_2_fu_10636_p1 = xor_ln1039_3_fu_10630_p2;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40235:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_10650_p2' generates 1 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40235 | assign zext_ln218_3_fu_10656_p1 = xor_ln1039_4_fu_10650_p2;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40237:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_10670_p2' generates 1 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40237 | assign zext_ln218_4_fu_10676_p1 = xor_ln1039_5_fu_10670_p2;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40239:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_10690_p2' generates 1 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40239 | assign zext_ln218_5_fu_10696_p1 = xor_ln1039_6_fu_10690_p2;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40241:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_10710_p2' generates 1 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40241 | assign zext_ln218_6_fu_10716_p1 = xor_ln1039_7_fu_10710_p2;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40243:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_10730_p2' generates 1 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40243 | assign zext_ln218_7_fu_10736_p1 = xor_ln1039_8_fu_10730_p2;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40245:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_10750_p2' generates 1 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40245 | assign zext_ln218_8_fu_10756_p1 = xor_ln1039_9_fu_10750_p2;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40247:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_10770_p2' generates 1 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40247 | assign zext_ln218_9_fu_10776_p1 = xor_ln1039_10_fu_10770_p2;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40249:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_11251_p2' generates 1 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40249 | assign zext_ln218_fu_11256_p1 = xor_ln1039_1_fu_11251_p2;
[2025-06-28 15:36:41,113]       |                               ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40251:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_311_fu_11334_p2' generates 2 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40251 | assign zext_ln840_10_fu_11340_p1 = add_ln840_311_fu_11334_p2;
[2025-06-28 15:36:41,113]       |                                  ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40253:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_313_fu_11164_p2' generates 2 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40253 | assign zext_ln840_11_fu_11170_p1 = add_ln840_313_fu_11164_p2;
[2025-06-28 15:36:41,113]       |                                  ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40255:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_314_fu_11174_p2' generates 2 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40255 | assign zext_ln840_12_fu_11180_p1 = add_ln840_314_fu_11174_p2;
[2025-06-28 15:36:41,113]       |                                  ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40257:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_315_reg_17535' generates 3 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40257 | assign zext_ln840_13_fu_11350_p1 = add_ln840_315_reg_17535;
[2025-06-28 15:36:41,113]       |                                  ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40259:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_318_fu_11196_p2' generates 2 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40259 | assign zext_ln840_14_fu_11202_p1 = add_ln840_318_fu_11196_p2;
[2025-06-28 15:36:41,113]       |                                  ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40261:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_319_fu_11206_p2' generates 2 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40261 | assign zext_ln840_15_fu_11212_p1 = add_ln840_319_fu_11206_p2;
[2025-06-28 15:36:41,113]       |                                  ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40263:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_320_fu_11216_p2' generates 2 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40263 | assign zext_ln840_16_fu_11222_p1 = add_ln840_320_fu_11216_p2;
[2025-06-28 15:36:41,113]       |                                  ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40265:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_322_reg_17540' generates 3 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40265 | assign zext_ln840_17_fu_11359_p1 = add_ln840_322_reg_17540;
[2025-06-28 15:36:41,113]       |                                  ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40267:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_298_fu_11269_p2' generates 2 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40267 | assign zext_ln840_1_fu_11275_p1 = add_ln840_298_fu_11269_p2;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40269:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_300_fu_10840_p2' generates 2 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40269 | assign zext_ln840_2_fu_10846_p1 = add_ln840_300_fu_10840_p2;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40271:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_301_fu_10850_p2' generates 2 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40271 | assign zext_ln840_3_fu_10856_p1 = add_ln840_301_fu_10850_p2;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40273:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_302_reg_17510' generates 3 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40273 | assign zext_ln840_4_fu_11285_p1 = add_ln840_302_reg_17510;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40275:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_305_fu_10872_p2' generates 2 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40275 | assign zext_ln840_5_fu_10878_p1 = add_ln840_305_fu_10872_p2;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40277:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_306_fu_10882_p2' generates 2 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40277 | assign zext_ln840_6_fu_10888_p1 = add_ln840_306_fu_10882_p2;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40279:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_307_fu_10892_p2' generates 2 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40279 | assign zext_ln840_7_fu_10898_p1 = add_ln840_307_fu_10892_p2;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40281:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_309_reg_17515' generates 3 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40281 | assign zext_ln840_8_fu_11294_p1 = add_ln840_309_reg_17515;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40283:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_11154_p2' generates 1 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40283 | assign zext_ln840_9_fu_11160_p1 = xor_ln1039_27_fu_11154_p2;
[2025-06-28 15:36:41,113]       |                                 ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40285:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_10830_p2' generates 1 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:36:41,113] 40285 | assign zext_ln840_fu_10836_p1 = xor_ln1039_13_fu_10830_p2;
[2025-06-28 15:36:41,113]       |                               ^
[2025-06-28 15:36:41,113] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25222:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,113]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,113] 25222 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-28 15:36:41,113]       |  ^
[2025-06-28 15:36:41,113] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25223:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,113]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,113] 25223 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-28 15:36:41,113]       |  ^
[2025-06-28 15:36:41,113] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25224:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,113]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,113] 25224 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:36:41,113]       |  ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25628:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,113] 25628 |             ap_NS_iter0_fsm = 'bx;
[2025-06-28 15:36:41,113]       |                             ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25652:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,113] 25652 |             ap_NS_iter1_fsm = 'bx;
[2025-06-28 15:36:41,113]       |                             ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25683:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,113] 25683 | assign buf_V_10_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:36:41,113]       |                          ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25687:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,113] 25687 | assign buf_V_11_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:36:41,113]       |                          ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25691:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,113] 25691 | assign buf_V_12_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:36:41,113]       |                          ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25695:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,113] 25695 | assign buf_V_13_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:36:41,113]       |                          ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25699:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,113] 25699 | assign buf_V_14_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:36:41,113]       |                          ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25703:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,113] 25703 | assign buf_V_15_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:36:41,113]       |                          ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25707:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,113] 25707 | assign buf_V_1_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:36:41,113]       |                         ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25711:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:36:41,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,113] 25711 | assign buf_V_2_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:36:41,113]       |                         ^
[2025-06-28 15:36:41,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25715:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,114] 25715 | assign buf_V_3_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:36:41,114]       |                         ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25719:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,114] 25719 | assign buf_V_4_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:36:41,114]       |                         ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25723:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,114] 25723 | assign buf_V_5_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:36:41,114]       |                         ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25727:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,114] 25727 | assign buf_V_6_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:36:41,114]       |                         ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25731:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,114] 25731 | assign buf_V_7_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:36:41,114]       |                         ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25735:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,114] 25735 | assign buf_V_8_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:36:41,114]       |                         ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25739:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,114] 25739 | assign buf_V_9_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:36:41,114]       |                         ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25743:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,114] 25743 | assign buf_V_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25753:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 3 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:36:41,114] 25753 | assign outpix_cast_fu_329_p1 = ap_sig_allocacmp_outpix_1;
[2025-06-28 15:36:41,114]       |                              ^
[2025-06-28 15:36:41,114] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:19469:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,114]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 19469 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-28 15:36:41,114]       |  ^
[2025-06-28 15:36:41,114] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:19470:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,114]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 19470 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-28 15:36:41,114]       |  ^
[2025-06-28 15:36:41,114] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:19471:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,114]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 19471 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-06-28 15:36:41,114]       |  ^
[2025-06-28 15:36:41,114] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:19472:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,114]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 19472 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-06-28 15:36:41,114]       |  ^
[2025-06-28 15:36:41,114] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:19473:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,114]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 19473 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-06-28 15:36:41,114]       |  ^
[2025-06-28 15:36:41,114] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:19474:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,114]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 19474 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-06-28 15:36:41,114]       |  ^
[2025-06-28 15:36:41,114] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:19475:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,114]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 19475 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:36:41,114]       |  ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23172:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23172 |             ap_NS_iter0_fsm = 'bx;
[2025-06-28 15:36:41,114]       |                             ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23196:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23196 |             ap_NS_iter1_fsm = 'bx;
[2025-06-28 15:36:41,114]       |                             ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23220:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23220 |             ap_NS_iter2_fsm = 'bx;
[2025-06-28 15:36:41,114]       |                             ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23244:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23244 |             ap_NS_iter3_fsm = 'bx;
[2025-06-28 15:36:41,114]       |                             ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23268:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23268 |             ap_NS_iter4_fsm = 'bx;
[2025-06-28 15:36:41,114]       |                             ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23292:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23292 |             ap_NS_iter5_fsm = 'bx;
[2025-06-28 15:36:41,114]       |                             ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23591:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2611_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23591 | assign grp_fu_5770_p0 = sext_ln1494_fu_2611_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23593:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2617_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23593 | assign grp_fu_5778_p0 = sext_ln1494_4_fu_2617_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23595:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2623_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23595 | assign grp_fu_5786_p0 = sext_ln1494_7_fu_2623_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23597:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2629_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23597 | assign grp_fu_5794_p0 = sext_ln1494_13_fu_2629_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23599:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2635_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23599 | assign grp_fu_5802_p0 = sext_ln1494_16_fu_2635_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23601:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2641_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23601 | assign grp_fu_5810_p0 = sext_ln1494_19_fu_2641_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23603:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2647_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23603 | assign grp_fu_5818_p0 = sext_ln1494_21_fu_2647_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23605:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2611_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23605 | assign grp_fu_5826_p0 = sext_ln1494_fu_2611_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23607:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2617_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23607 | assign grp_fu_5834_p0 = sext_ln1494_4_fu_2617_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23609:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2623_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23609 | assign grp_fu_5842_p0 = sext_ln1494_7_fu_2623_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23611:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2629_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23611 | assign grp_fu_5850_p0 = sext_ln1494_13_fu_2629_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23613:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2635_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23613 | assign grp_fu_5858_p0 = sext_ln1494_16_fu_2635_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23615:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2641_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23615 | assign grp_fu_5866_p0 = sext_ln1494_19_fu_2641_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23617:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2647_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23617 | assign grp_fu_5874_p0 = sext_ln1494_21_fu_2647_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23619:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2611_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23619 | assign grp_fu_5882_p0 = sext_ln1494_fu_2611_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23621:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2617_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23621 | assign grp_fu_5890_p0 = sext_ln1494_4_fu_2617_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23623:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2623_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23623 | assign grp_fu_5898_p0 = sext_ln1494_7_fu_2623_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23625:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2629_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23625 | assign grp_fu_5906_p0 = sext_ln1494_13_fu_2629_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23627:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2635_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23627 | assign grp_fu_5914_p0 = sext_ln1494_16_fu_2635_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23629:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2641_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23629 | assign grp_fu_5922_p0 = sext_ln1494_19_fu_2641_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23631:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2647_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23631 | assign grp_fu_5930_p0 = sext_ln1494_21_fu_2647_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23633:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2611_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23633 | assign grp_fu_5938_p0 = sext_ln1494_fu_2611_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23635:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2617_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,114] 23635 | assign grp_fu_5946_p0 = sext_ln1494_4_fu_2617_p1;
[2025-06-28 15:36:41,114]       |                       ^
[2025-06-28 15:36:41,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23637:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2623_p1' generates 12 bits.
[2025-06-28 15:36:41,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23637 | assign grp_fu_5954_p0 = sext_ln1494_7_fu_2623_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23639:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2629_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23639 | assign grp_fu_5962_p0 = sext_ln1494_13_fu_2629_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23641:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2635_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23641 | assign grp_fu_5970_p0 = sext_ln1494_16_fu_2635_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23643:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2641_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23643 | assign grp_fu_5978_p0 = sext_ln1494_19_fu_2641_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23645:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2647_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23645 | assign grp_fu_5986_p0 = sext_ln1494_21_fu_2647_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23647:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2611_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23647 | assign grp_fu_5994_p0 = sext_ln1494_fu_2611_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23649:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2617_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23649 | assign grp_fu_6002_p0 = sext_ln1494_4_fu_2617_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23651:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2623_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23651 | assign grp_fu_6010_p0 = sext_ln1494_7_fu_2623_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23653:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2629_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23653 | assign grp_fu_6018_p0 = sext_ln1494_13_fu_2629_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23655:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2635_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23655 | assign grp_fu_6026_p0 = sext_ln1494_16_fu_2635_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23657:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2641_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23657 | assign grp_fu_6034_p0 = sext_ln1494_19_fu_2641_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23659:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2647_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23659 | assign grp_fu_6042_p0 = sext_ln1494_21_fu_2647_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23661:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2611_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23661 | assign grp_fu_6050_p0 = sext_ln1494_fu_2611_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23663:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2617_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23663 | assign grp_fu_6058_p0 = sext_ln1494_4_fu_2617_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23665:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2623_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23665 | assign grp_fu_6066_p0 = sext_ln1494_7_fu_2623_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23667:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2629_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23667 | assign grp_fu_6074_p0 = sext_ln1494_13_fu_2629_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23669:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2635_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23669 | assign grp_fu_6082_p0 = sext_ln1494_16_fu_2635_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23671:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2641_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23671 | assign grp_fu_6090_p0 = sext_ln1494_19_fu_2641_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23673:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2647_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23673 | assign grp_fu_6098_p0 = sext_ln1494_21_fu_2647_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23675:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2758_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23675 | assign grp_fu_6106_p0 = sext_ln1494_1_fu_2758_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23677:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2764_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23677 | assign grp_fu_6115_p0 = sext_ln1494_3_fu_2764_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23679:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2770_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23679 | assign grp_fu_6124_p0 = sext_ln1494_6_fu_2770_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23681:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2776_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23681 | assign grp_fu_6133_p0 = sext_ln1494_11_fu_2776_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23683:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2782_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23683 | assign grp_fu_6142_p0 = sext_ln1494_12_fu_2782_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23685:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2788_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23685 | assign grp_fu_6151_p0 = sext_ln1494_15_fu_2788_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23687:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2794_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23687 | assign grp_fu_6160_p0 = sext_ln1494_18_fu_2794_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23689:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2800_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23689 | assign grp_fu_6169_p0 = sext_ln1494_22_fu_2800_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23691:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2806_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23691 | assign grp_fu_6178_p0 = sext_ln1494_24_fu_2806_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23693:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2758_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23693 | assign grp_fu_6187_p0 = sext_ln1494_1_fu_2758_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23695:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2764_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23695 | assign grp_fu_6196_p0 = sext_ln1494_3_fu_2764_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23697:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2770_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23697 | assign grp_fu_6205_p0 = sext_ln1494_6_fu_2770_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23699:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2776_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23699 | assign grp_fu_6214_p0 = sext_ln1494_11_fu_2776_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23701:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2782_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23701 | assign grp_fu_6223_p0 = sext_ln1494_12_fu_2782_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23703:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2788_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23703 | assign grp_fu_6232_p0 = sext_ln1494_15_fu_2788_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23705:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2794_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23705 | assign grp_fu_6241_p0 = sext_ln1494_18_fu_2794_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23707:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2800_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23707 | assign grp_fu_6250_p0 = sext_ln1494_22_fu_2800_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23709:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2806_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23709 | assign grp_fu_6259_p0 = sext_ln1494_24_fu_2806_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23711:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2758_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23711 | assign grp_fu_6268_p0 = sext_ln1494_1_fu_2758_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23713:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2764_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23713 | assign grp_fu_6277_p0 = sext_ln1494_3_fu_2764_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23715:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2770_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23715 | assign grp_fu_6286_p0 = sext_ln1494_6_fu_2770_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23717:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2776_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23717 | assign grp_fu_6295_p0 = sext_ln1494_11_fu_2776_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23719:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2782_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23719 | assign grp_fu_6304_p0 = sext_ln1494_12_fu_2782_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23721:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2788_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23721 | assign grp_fu_6313_p0 = sext_ln1494_15_fu_2788_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23723:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2794_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23723 | assign grp_fu_6322_p0 = sext_ln1494_18_fu_2794_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23725:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2800_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23725 | assign grp_fu_6331_p0 = sext_ln1494_22_fu_2800_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23727:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2806_p1' generates 12 bits.
[2025-06-28 15:36:41,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,115] 23727 | assign grp_fu_6340_p0 = sext_ln1494_24_fu_2806_p1;
[2025-06-28 15:36:41,115]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23729:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2758_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23729 | assign grp_fu_6349_p0 = sext_ln1494_1_fu_2758_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23731:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2764_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23731 | assign grp_fu_6358_p0 = sext_ln1494_3_fu_2764_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23733:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2770_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23733 | assign grp_fu_6367_p0 = sext_ln1494_6_fu_2770_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23735:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2776_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23735 | assign grp_fu_6376_p0 = sext_ln1494_11_fu_2776_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23737:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2782_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23737 | assign grp_fu_6385_p0 = sext_ln1494_12_fu_2782_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23739:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2788_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23739 | assign grp_fu_6394_p0 = sext_ln1494_15_fu_2788_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23741:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2794_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23741 | assign grp_fu_6403_p0 = sext_ln1494_18_fu_2794_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23743:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2800_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23743 | assign grp_fu_6412_p0 = sext_ln1494_22_fu_2800_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23745:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2806_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23745 | assign grp_fu_6421_p0 = sext_ln1494_24_fu_2806_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23747:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2758_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23747 | assign grp_fu_6430_p0 = sext_ln1494_1_fu_2758_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23749:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2764_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23749 | assign grp_fu_6439_p0 = sext_ln1494_3_fu_2764_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23751:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2770_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23751 | assign grp_fu_6448_p0 = sext_ln1494_6_fu_2770_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23753:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2776_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23753 | assign grp_fu_6457_p0 = sext_ln1494_11_fu_2776_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23755:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2782_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23755 | assign grp_fu_6466_p0 = sext_ln1494_12_fu_2782_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23757:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2788_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23757 | assign grp_fu_6475_p0 = sext_ln1494_15_fu_2788_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23759:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2794_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23759 | assign grp_fu_6484_p0 = sext_ln1494_18_fu_2794_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23761:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2800_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23761 | assign grp_fu_6493_p0 = sext_ln1494_22_fu_2800_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23763:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2806_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23763 | assign grp_fu_6502_p0 = sext_ln1494_24_fu_2806_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23765:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2758_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23765 | assign grp_fu_6511_p0 = sext_ln1494_1_fu_2758_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23767:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2764_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23767 | assign grp_fu_6520_p0 = sext_ln1494_3_fu_2764_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23769:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2770_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23769 | assign grp_fu_6529_p0 = sext_ln1494_6_fu_2770_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23771:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2776_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23771 | assign grp_fu_6538_p0 = sext_ln1494_11_fu_2776_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23773:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2782_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23773 | assign grp_fu_6547_p0 = sext_ln1494_12_fu_2782_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23775:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2788_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23775 | assign grp_fu_6556_p0 = sext_ln1494_15_fu_2788_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23777:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2794_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23777 | assign grp_fu_6565_p0 = sext_ln1494_18_fu_2794_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23779:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2800_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23779 | assign grp_fu_6574_p0 = sext_ln1494_22_fu_2800_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23781:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2806_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23781 | assign grp_fu_6583_p0 = sext_ln1494_24_fu_2806_p1;
[2025-06-28 15:36:41,116]       |                       ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23985:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2947_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23985 | assign ret_V_102_fu_3332_p0 = sext_ln1494_2_fu_2947_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23987:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2963_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23987 | assign ret_V_105_fu_3345_p0 = sext_ln1494_5_fu_2963_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23989:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2979_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23989 | assign ret_V_108_fu_3358_p0 = sext_ln1494_8_fu_2979_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23991:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3514_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23991 | assign ret_V_109_fu_3624_p0 = sext_ln1494_9_fu_3514_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23993:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3530_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23993 | assign ret_V_10_fu_3533_p0 = sext_ln1494_10_fu_3530_p1;
[2025-06-28 15:36:41,116]       |                            ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23995:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3530_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23995 | assign ret_V_110_fu_3637_p0 = sext_ln1494_10_fu_3530_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23997:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2995_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23997 | assign ret_V_114_fu_3371_p0 = sext_ln1494_14_fu_2995_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:23999:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3011_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 23999 | assign ret_V_117_fu_3384_p0 = sext_ln1494_17_fu_3011_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24001:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3027_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 24001 | assign ret_V_120_fu_3397_p0 = sext_ln1494_20_fu_3027_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24003:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3043_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 24003 | assign ret_V_123_fu_3410_p0 = sext_ln1494_23_fu_3043_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24005:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2947_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 24005 | assign ret_V_127_fu_3423_p0 = sext_ln1494_2_fu_2947_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24007:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2963_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 24007 | assign ret_V_130_fu_3436_p0 = sext_ln1494_5_fu_2963_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24009:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2979_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 24009 | assign ret_V_133_fu_3449_p0 = sext_ln1494_8_fu_2979_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24011:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3514_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 24011 | assign ret_V_134_fu_3650_p0 = sext_ln1494_9_fu_3514_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24013:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3530_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 24013 | assign ret_V_135_fu_3663_p0 = sext_ln1494_10_fu_3530_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24015:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2995_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 24015 | assign ret_V_139_fu_3462_p0 = sext_ln1494_14_fu_2995_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24017:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3011_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 24017 | assign ret_V_142_fu_3475_p0 = sext_ln1494_17_fu_3011_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24019:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3027_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 24019 | assign ret_V_145_fu_3488_p0 = sext_ln1494_20_fu_3027_p1;
[2025-06-28 15:36:41,116]       |                             ^
[2025-06-28 15:36:41,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24021:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3043_p1' generates 12 bits.
[2025-06-28 15:36:41,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,116] 24021 | assign ret_V_148_fu_3501_p0 = sext_ln1494_23_fu_3043_p1;
[2025-06-28 15:36:41,117]       |                             ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24023:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2995_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24023 | assign ret_V_14_fu_2998_p0 = sext_ln1494_14_fu_2995_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24025:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3011_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24025 | assign ret_V_17_fu_3014_p0 = sext_ln1494_17_fu_3011_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24027:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3027_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24027 | assign ret_V_20_fu_3030_p0 = sext_ln1494_20_fu_3027_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24029:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3043_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24029 | assign ret_V_23_fu_3046_p0 = sext_ln1494_23_fu_3043_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24031:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2947_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24031 | assign ret_V_27_fu_3059_p0 = sext_ln1494_2_fu_2947_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24033:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2947_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24033 | assign ret_V_2_fu_2950_p0 = sext_ln1494_2_fu_2947_p1;
[2025-06-28 15:36:41,117]       |                           ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24035:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2963_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24035 | assign ret_V_30_fu_3072_p0 = sext_ln1494_5_fu_2963_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24037:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2979_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24037 | assign ret_V_33_fu_3085_p0 = sext_ln1494_8_fu_2979_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24039:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3514_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24039 | assign ret_V_34_fu_3546_p0 = sext_ln1494_9_fu_3514_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24041:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3530_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24041 | assign ret_V_35_fu_3559_p0 = sext_ln1494_10_fu_3530_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24043:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2995_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24043 | assign ret_V_39_fu_3098_p0 = sext_ln1494_14_fu_2995_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24045:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3011_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24045 | assign ret_V_42_fu_3111_p0 = sext_ln1494_17_fu_3011_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24047:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3027_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24047 | assign ret_V_45_fu_3124_p0 = sext_ln1494_20_fu_3027_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24049:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3043_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24049 | assign ret_V_48_fu_3137_p0 = sext_ln1494_23_fu_3043_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24051:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2947_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24051 | assign ret_V_52_fu_3150_p0 = sext_ln1494_2_fu_2947_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24053:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2963_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24053 | assign ret_V_55_fu_3163_p0 = sext_ln1494_5_fu_2963_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24055:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2979_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24055 | assign ret_V_58_fu_3176_p0 = sext_ln1494_8_fu_2979_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24057:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3514_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24057 | assign ret_V_59_fu_3572_p0 = sext_ln1494_9_fu_3514_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24059:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2963_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24059 | assign ret_V_5_fu_2966_p0 = sext_ln1494_5_fu_2963_p1;
[2025-06-28 15:36:41,117]       |                           ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24061:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3530_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24061 | assign ret_V_60_fu_3585_p0 = sext_ln1494_10_fu_3530_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24063:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2995_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24063 | assign ret_V_64_fu_3189_p0 = sext_ln1494_14_fu_2995_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24065:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3011_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24065 | assign ret_V_67_fu_3202_p0 = sext_ln1494_17_fu_3011_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24067:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3027_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24067 | assign ret_V_70_fu_3215_p0 = sext_ln1494_20_fu_3027_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24069:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3043_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24069 | assign ret_V_73_fu_3228_p0 = sext_ln1494_23_fu_3043_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24071:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2947_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24071 | assign ret_V_77_fu_3241_p0 = sext_ln1494_2_fu_2947_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24073:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2963_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24073 | assign ret_V_80_fu_3254_p0 = sext_ln1494_5_fu_2963_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24075:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2979_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24075 | assign ret_V_83_fu_3267_p0 = sext_ln1494_8_fu_2979_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24077:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3514_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24077 | assign ret_V_84_fu_3598_p0 = sext_ln1494_9_fu_3514_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24079:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3530_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24079 | assign ret_V_85_fu_3611_p0 = sext_ln1494_10_fu_3530_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24081:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2995_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24081 | assign ret_V_89_fu_3280_p0 = sext_ln1494_14_fu_2995_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24083:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2979_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24083 | assign ret_V_8_fu_2982_p0 = sext_ln1494_8_fu_2979_p1;
[2025-06-28 15:36:41,117]       |                           ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24085:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3011_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24085 | assign ret_V_92_fu_3293_p0 = sext_ln1494_17_fu_3011_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24087:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3027_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24087 | assign ret_V_95_fu_3306_p0 = sext_ln1494_20_fu_3027_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24089:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3043_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24089 | assign ret_V_98_fu_3319_p0 = sext_ln1494_23_fu_3043_p1;
[2025-06-28 15:36:41,117]       |                            ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24091:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3514_p1' generates 12 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24091 | assign ret_V_9_fu_3517_p0 = sext_ln1494_9_fu_3514_p1;
[2025-06-28 15:36:41,117]       |                           ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24093:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24093 | assign sext_ln1494_10_fu_3530_p1 = $signed(r_V_10_reg_6778_pp0_iter3_reg);
[2025-06-28 15:36:41,117]       |                                  ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24095:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24095 | assign sext_ln1494_11_fu_2776_p1 = $signed(r_V_11_reg_6783_pp0_iter1_reg);
[2025-06-28 15:36:41,117]       |                                  ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24097:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24097 | assign sext_ln1494_12_fu_2782_p1 = $signed(r_V_12_reg_6788_pp0_iter1_reg);
[2025-06-28 15:36:41,117]       |                                  ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24099:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24099 | assign sext_ln1494_13_fu_2629_p1 = $signed(r_V_13_reg_6793);
[2025-06-28 15:36:41,117]       |                                  ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24101:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24101 | assign sext_ln1494_14_fu_2995_p1 = $signed(r_V_14_reg_6798_pp0_iter2_reg);
[2025-06-28 15:36:41,117]       |                                  ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24103:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24103 | assign sext_ln1494_15_fu_2788_p1 = $signed(r_V_15_reg_6803_pp0_iter1_reg);
[2025-06-28 15:36:41,117]       |                                  ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24105:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24105 | assign sext_ln1494_16_fu_2635_p1 = $signed(r_V_16_reg_6808);
[2025-06-28 15:36:41,117]       |                                  ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24107:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24107 | assign sext_ln1494_17_fu_3011_p1 = $signed(r_V_17_reg_6813_pp0_iter2_reg);
[2025-06-28 15:36:41,117]       |                                  ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24109:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24109 | assign sext_ln1494_18_fu_2794_p1 = $signed(r_V_18_reg_6818_pp0_iter1_reg);
[2025-06-28 15:36:41,117]       |                                  ^
[2025-06-28 15:36:41,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24111:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,117] 24111 | assign sext_ln1494_19_fu_2641_p1 = $signed(r_V_19_reg_6823);
[2025-06-28 15:36:41,117]       |                                  ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24113:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24113 | assign sext_ln1494_1_fu_2758_p1 = $signed(r_V_1_reg_6733_pp0_iter1_reg);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24115:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24115 | assign sext_ln1494_20_fu_3027_p1 = $signed(r_V_20_reg_6828_pp0_iter2_reg);
[2025-06-28 15:36:41,118]       |                                  ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24117:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24117 | assign sext_ln1494_21_fu_2647_p1 = $signed(r_V_21_reg_6833);
[2025-06-28 15:36:41,118]       |                                  ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24119:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24119 | assign sext_ln1494_22_fu_2800_p1 = $signed(r_V_22_reg_6838_pp0_iter1_reg);
[2025-06-28 15:36:41,118]       |                                  ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24121:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24121 | assign sext_ln1494_23_fu_3043_p1 = $signed(r_V_23_reg_6843_pp0_iter2_reg);
[2025-06-28 15:36:41,118]       |                                  ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24123:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24123 | assign sext_ln1494_24_fu_2806_p1 = $signed(r_V_24_reg_6848_pp0_iter1_reg);
[2025-06-28 15:36:41,118]       |                                  ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24125:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24125 | assign sext_ln1494_2_fu_2947_p1 = $signed(r_V_2_reg_6738_pp0_iter2_reg);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24127:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24127 | assign sext_ln1494_3_fu_2764_p1 = $signed(r_V_3_reg_6743_pp0_iter1_reg);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24129:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24129 | assign sext_ln1494_4_fu_2617_p1 = $signed(r_V_4_reg_6748);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24131:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24131 | assign sext_ln1494_5_fu_2963_p1 = $signed(r_V_5_reg_6753_pp0_iter2_reg);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24133:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24133 | assign sext_ln1494_6_fu_2770_p1 = $signed(r_V_6_reg_6758_pp0_iter1_reg);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24135:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24135 | assign sext_ln1494_7_fu_2623_p1 = $signed(r_V_7_reg_6763);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24137:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24137 | assign sext_ln1494_8_fu_2979_p1 = $signed(r_V_8_reg_6768_pp0_iter2_reg);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24139:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24139 | assign sext_ln1494_9_fu_3514_p1 = $signed(r_V_9_reg_6773_pp0_iter3_reg);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24141:31: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24141 | assign sext_ln1494_fu_2611_p1 = $signed(r_V_reg_6728);
[2025-06-28 15:36:41,118]       |                               ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24143:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6124_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24143 | assign sext_ln840_10_fu_3727_p1 = grp_fu_6124_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24145:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6133_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24145 | assign sext_ln840_11_fu_3730_p1 = grp_fu_6133_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24147:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6178_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24147 | assign sext_ln840_12_fu_3733_p1 = grp_fu_6178_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24149:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24149 | assign sext_ln840_13_fu_3748_p1 = $signed(add_ln840_21_fu_3742_p2);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24151:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6250_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24151 | assign sext_ln840_15_fu_3764_p1 = grp_fu_6250_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24153:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6241_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24153 | assign sext_ln840_16_fu_3767_p1 = grp_fu_6241_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24155:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24155 | assign sext_ln840_17_fu_3776_p1 = $signed(add_ln840_28_fu_3770_p2);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24157:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6223_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24157 | assign sext_ln840_18_fu_3780_p1 = grp_fu_6223_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24159:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6232_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24159 | assign sext_ln840_19_fu_3783_p1 = grp_fu_6232_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24161:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6169_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24161 | assign sext_ln840_1_fu_3673_p1 = grp_fu_6169_p3;
[2025-06-28 15:36:41,118]       |                                ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24163:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24163 | assign sext_ln840_20_fu_3792_p1 = $signed(add_ln840_33_fu_3786_p2);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24165:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6187_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24165 | assign sext_ln840_21_fu_3802_p1 = grp_fu_6187_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24167:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6196_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24167 | assign sext_ln840_22_fu_3805_p1 = grp_fu_6196_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24169:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24169 | assign sext_ln840_23_fu_3814_p1 = $signed(add_ln840_39_fu_3808_p2);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24171:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6205_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24171 | assign sext_ln840_24_fu_3818_p1 = grp_fu_6205_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24173:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6214_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24173 | assign sext_ln840_25_fu_3821_p1 = grp_fu_6214_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24175:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6259_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24175 | assign sext_ln840_26_fu_3824_p1 = grp_fu_6259_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24177:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24177 | assign sext_ln840_27_fu_3839_p1 = $signed(add_ln840_45_fu_3833_p2);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24179:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6331_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24179 | assign sext_ln840_29_fu_3855_p1 = grp_fu_6331_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24181:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6160_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24181 | assign sext_ln840_2_fu_3676_p1 = grp_fu_6160_p3;
[2025-06-28 15:36:41,118]       |                                ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24183:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6322_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24183 | assign sext_ln840_30_fu_3858_p1 = grp_fu_6322_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24185:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24185 | assign sext_ln840_31_fu_3867_p1 = $signed(add_ln840_52_fu_3861_p2);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24187:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6304_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24187 | assign sext_ln840_32_fu_3871_p1 = grp_fu_6304_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24189:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6313_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24189 | assign sext_ln840_33_fu_3874_p1 = grp_fu_6313_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24191:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24191 | assign sext_ln840_34_fu_3883_p1 = $signed(add_ln840_57_fu_3877_p2);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24193:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6268_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24193 | assign sext_ln840_35_fu_3893_p1 = grp_fu_6268_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24195:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6277_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24195 | assign sext_ln840_36_fu_3896_p1 = grp_fu_6277_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24197:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24197 | assign sext_ln840_37_fu_3905_p1 = $signed(add_ln840_63_fu_3899_p2);
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24199:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6286_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24199 | assign sext_ln840_38_fu_3909_p1 = grp_fu_6286_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24201:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6295_p3' generates 13 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24201 | assign sext_ln840_39_fu_3912_p1 = grp_fu_6295_p3;
[2025-06-28 15:36:41,118]       |                                 ^
[2025-06-28 15:36:41,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24203:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,118] 24203 | assign sext_ln840_3_fu_3685_p1 = $signed(add_ln840_4_fu_3679_p2);
[2025-06-28 15:36:41,119]       |                                ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24205:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6340_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24205 | assign sext_ln840_40_fu_3915_p1 = grp_fu_6340_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24207:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24207 | assign sext_ln840_41_fu_3930_p1 = $signed(add_ln840_69_fu_3924_p2);
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24209:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6412_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24209 | assign sext_ln840_43_fu_3946_p1 = grp_fu_6412_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24211:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6403_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24211 | assign sext_ln840_44_fu_3949_p1 = grp_fu_6403_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24213:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24213 | assign sext_ln840_45_fu_3958_p1 = $signed(add_ln840_76_fu_3952_p2);
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24215:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6385_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24215 | assign sext_ln840_46_fu_3962_p1 = grp_fu_6385_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24217:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6394_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24217 | assign sext_ln840_47_fu_3965_p1 = grp_fu_6394_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24219:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24219 | assign sext_ln840_48_fu_3974_p1 = $signed(add_ln840_81_fu_3968_p2);
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24221:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6349_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24221 | assign sext_ln840_49_fu_3984_p1 = grp_fu_6349_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24223:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6142_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24223 | assign sext_ln840_4_fu_3689_p1 = grp_fu_6142_p3;
[2025-06-28 15:36:41,119]       |                                ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24225:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6358_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24225 | assign sext_ln840_50_fu_3987_p1 = grp_fu_6358_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24227:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24227 | assign sext_ln840_51_fu_3996_p1 = $signed(add_ln840_87_fu_3990_p2);
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24229:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6367_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24229 | assign sext_ln840_52_fu_4000_p1 = grp_fu_6367_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24231:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6376_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24231 | assign sext_ln840_53_fu_4003_p1 = grp_fu_6376_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24233:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6421_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24233 | assign sext_ln840_54_fu_4006_p1 = grp_fu_6421_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24235:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24235 | assign sext_ln840_55_fu_4021_p1 = $signed(add_ln840_93_fu_4015_p2);
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24237:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6493_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24237 | assign sext_ln840_57_fu_4037_p1 = grp_fu_6493_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24239:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6484_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24239 | assign sext_ln840_58_fu_4040_p1 = grp_fu_6484_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24241:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24241 | assign sext_ln840_59_fu_4049_p1 = $signed(add_ln840_100_fu_4043_p2);
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24243:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6151_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24243 | assign sext_ln840_5_fu_3692_p1 = grp_fu_6151_p3;
[2025-06-28 15:36:41,119]       |                                ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24245:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6466_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24245 | assign sext_ln840_60_fu_4053_p1 = grp_fu_6466_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24247:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6475_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24247 | assign sext_ln840_61_fu_4056_p1 = grp_fu_6475_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24249:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24249 | assign sext_ln840_62_fu_4065_p1 = $signed(add_ln840_105_fu_4059_p2);
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24251:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6430_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24251 | assign sext_ln840_63_fu_4075_p1 = grp_fu_6430_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24253:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6439_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24253 | assign sext_ln840_64_fu_4078_p1 = grp_fu_6439_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24255:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24255 | assign sext_ln840_65_fu_4087_p1 = $signed(add_ln840_111_fu_4081_p2);
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24257:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6448_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24257 | assign sext_ln840_66_fu_4091_p1 = grp_fu_6448_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24259:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6457_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24259 | assign sext_ln840_67_fu_4094_p1 = grp_fu_6457_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24261:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6502_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24261 | assign sext_ln840_68_fu_4097_p1 = grp_fu_6502_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24263:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24263 | assign sext_ln840_69_fu_4112_p1 = $signed(add_ln840_117_fu_4106_p2);
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24265:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24265 | assign sext_ln840_6_fu_3701_p1 = $signed(add_ln840_9_fu_3695_p2);
[2025-06-28 15:36:41,119]       |                                ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24267:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6574_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24267 | assign sext_ln840_71_fu_4128_p1 = grp_fu_6574_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24269:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6565_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24269 | assign sext_ln840_72_fu_4131_p1 = grp_fu_6565_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24271:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24271 | assign sext_ln840_73_fu_4140_p1 = $signed(add_ln840_124_fu_4134_p2);
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24273:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6547_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24273 | assign sext_ln840_74_fu_4144_p1 = grp_fu_6547_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24275:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6556_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24275 | assign sext_ln840_75_fu_4147_p1 = grp_fu_6556_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24277:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24277 | assign sext_ln840_76_fu_4156_p1 = $signed(add_ln840_129_fu_4150_p2);
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24279:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6511_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24279 | assign sext_ln840_77_fu_4166_p1 = grp_fu_6511_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24281:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6520_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24281 | assign sext_ln840_78_fu_4169_p1 = grp_fu_6520_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24283:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24283 | assign sext_ln840_79_fu_4178_p1 = $signed(add_ln840_135_fu_4172_p2);
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24285:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6106_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24285 | assign sext_ln840_7_fu_3711_p1 = grp_fu_6106_p3;
[2025-06-28 15:36:41,119]       |                                ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24287:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6529_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24287 | assign sext_ln840_80_fu_4182_p1 = grp_fu_6529_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24289:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6538_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24289 | assign sext_ln840_81_fu_4185_p1 = grp_fu_6538_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24291:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6583_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24291 | assign sext_ln840_82_fu_4188_p1 = grp_fu_6583_p3;
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24293:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,119] 24293 | assign sext_ln840_83_fu_4203_p1 = $signed(add_ln840_141_fu_4197_p2);
[2025-06-28 15:36:41,119]       |                                 ^
[2025-06-28 15:36:41,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24295:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6115_p3' generates 13 bits.
[2025-06-28 15:36:41,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24295 | assign sext_ln840_8_fu_3714_p1 = grp_fu_6115_p3;
[2025-06-28 15:36:41,120]       |                                ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24297:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24297 | assign sext_ln840_9_fu_3723_p1 = $signed(add_ln840_15_fu_3717_p2);
[2025-06-28 15:36:41,120]       |                                ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24301:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_11_fu_4333_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24301 | assign zext_ln1039_10_fu_4339_p1 = icmp_ln1039_11_fu_4333_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24303:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_12_fu_4343_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24303 | assign zext_ln1039_11_fu_4349_p1 = icmp_ln1039_12_fu_4343_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24305:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_15_fu_4487_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24305 | assign zext_ln1039_12_fu_4493_p1 = icmp_ln1039_15_fu_4487_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24307:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_16_fu_4497_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24307 | assign zext_ln1039_13_fu_4503_p1 = icmp_ln1039_16_fu_4497_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24309:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_17_fu_4507_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24309 | assign zext_ln1039_14_fu_4513_p1 = icmp_ln1039_17_fu_4507_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24311:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_18_fu_4517_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24311 | assign zext_ln1039_15_fu_4523_p1 = icmp_ln1039_18_fu_4517_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24313:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_19_fu_4527_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24313 | assign zext_ln1039_16_fu_4533_p1 = icmp_ln1039_19_fu_4527_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24315:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_20_fu_4537_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24315 | assign zext_ln1039_17_fu_4543_p1 = icmp_ln1039_20_fu_4537_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24317:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_21_fu_4557_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24317 | assign zext_ln1039_18_fu_4563_p1 = icmp_ln1039_21_fu_4557_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24319:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_22_fu_4567_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24319 | assign zext_ln1039_19_fu_4573_p1 = icmp_ln1039_22_fu_4567_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24321:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_2_fu_4243_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24321 | assign zext_ln1039_1_fu_4249_p1 = icmp_ln1039_2_fu_4243_p2;
[2025-06-28 15:36:41,120]       |                                 ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24323:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_23_fu_4577_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24323 | assign zext_ln1039_20_fu_4583_p1 = icmp_ln1039_23_fu_4577_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24325:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_24_fu_4587_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24325 | assign zext_ln1039_21_fu_4593_p1 = icmp_ln1039_24_fu_4587_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24327:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_25_fu_4597_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24327 | assign zext_ln1039_22_fu_4603_p1 = icmp_ln1039_25_fu_4597_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24329:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_26_fu_4607_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24329 | assign zext_ln1039_23_fu_4613_p1 = icmp_ln1039_26_fu_4607_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24331:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_29_fu_4751_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24331 | assign zext_ln1039_24_fu_4757_p1 = icmp_ln1039_29_fu_4751_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24333:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_30_fu_4761_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24333 | assign zext_ln1039_25_fu_4767_p1 = icmp_ln1039_30_fu_4761_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24335:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_31_fu_4771_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24335 | assign zext_ln1039_26_fu_4777_p1 = icmp_ln1039_31_fu_4771_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24337:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_32_fu_4781_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24337 | assign zext_ln1039_27_fu_4787_p1 = icmp_ln1039_32_fu_4781_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24339:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_33_fu_4791_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24339 | assign zext_ln1039_28_fu_4797_p1 = icmp_ln1039_33_fu_4791_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24341:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_34_fu_4801_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24341 | assign zext_ln1039_29_fu_4807_p1 = icmp_ln1039_34_fu_4801_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24343:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_3_fu_4253_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24343 | assign zext_ln1039_2_fu_4259_p1 = icmp_ln1039_3_fu_4253_p2;
[2025-06-28 15:36:41,120]       |                                 ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24345:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_35_fu_4811_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24345 | assign zext_ln1039_30_fu_4817_p1 = icmp_ln1039_35_fu_4811_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24347:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_36_fu_4821_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24347 | assign zext_ln1039_31_fu_4827_p1 = icmp_ln1039_36_fu_4821_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24349:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_37_fu_4831_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24349 | assign zext_ln1039_32_fu_4837_p1 = icmp_ln1039_37_fu_4831_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24351:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_38_fu_4841_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24351 | assign zext_ln1039_33_fu_4847_p1 = icmp_ln1039_38_fu_4841_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24353:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_39_fu_4851_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24353 | assign zext_ln1039_34_fu_4857_p1 = icmp_ln1039_39_fu_4851_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24355:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_40_fu_4861_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24355 | assign zext_ln1039_35_fu_4867_p1 = icmp_ln1039_40_fu_4861_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24357:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_43_fu_5005_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24357 | assign zext_ln1039_36_fu_5011_p1 = icmp_ln1039_43_fu_5005_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24359:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_44_fu_5015_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24359 | assign zext_ln1039_37_fu_5021_p1 = icmp_ln1039_44_fu_5015_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24361:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_45_fu_5025_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24361 | assign zext_ln1039_38_fu_5031_p1 = icmp_ln1039_45_fu_5025_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24363:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_46_fu_5035_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24363 | assign zext_ln1039_39_fu_5041_p1 = icmp_ln1039_46_fu_5035_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24365:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_4_fu_4263_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24365 | assign zext_ln1039_3_fu_4269_p1 = icmp_ln1039_4_fu_4263_p2;
[2025-06-28 15:36:41,120]       |                                 ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24367:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_47_fu_5045_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24367 | assign zext_ln1039_40_fu_5051_p1 = icmp_ln1039_47_fu_5045_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24369:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_48_fu_5055_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24369 | assign zext_ln1039_41_fu_5061_p1 = icmp_ln1039_48_fu_5055_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24371:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_49_fu_5065_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24371 | assign zext_ln1039_42_fu_5071_p1 = icmp_ln1039_49_fu_5065_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24373:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_50_fu_5075_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24373 | assign zext_ln1039_43_fu_5081_p1 = icmp_ln1039_50_fu_5075_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24375:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_51_fu_5085_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24375 | assign zext_ln1039_44_fu_5091_p1 = icmp_ln1039_51_fu_5085_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24377:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_52_fu_5095_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24377 | assign zext_ln1039_45_fu_5101_p1 = icmp_ln1039_52_fu_5095_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24379:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_53_fu_5105_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24379 | assign zext_ln1039_46_fu_5111_p1 = icmp_ln1039_53_fu_5105_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24381:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_54_fu_5115_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24381 | assign zext_ln1039_47_fu_5121_p1 = icmp_ln1039_54_fu_5115_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24383:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_57_fu_5259_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24383 | assign zext_ln1039_48_fu_5265_p1 = icmp_ln1039_57_fu_5259_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24385:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_58_fu_5269_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24385 | assign zext_ln1039_49_fu_5275_p1 = icmp_ln1039_58_fu_5269_p2;
[2025-06-28 15:36:41,120]       |                                  ^
[2025-06-28 15:36:41,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24387:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_5_fu_4273_p2' generates 1 bits.
[2025-06-28 15:36:41,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,120] 24387 | assign zext_ln1039_4_fu_4279_p1 = icmp_ln1039_5_fu_4273_p2;
[2025-06-28 15:36:41,120]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24389:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_59_fu_5279_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24389 | assign zext_ln1039_50_fu_5285_p1 = icmp_ln1039_59_fu_5279_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24391:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_60_fu_5289_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24391 | assign zext_ln1039_51_fu_5295_p1 = icmp_ln1039_60_fu_5289_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24393:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_61_fu_5299_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24393 | assign zext_ln1039_52_fu_5305_p1 = icmp_ln1039_61_fu_5299_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24395:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_62_fu_5309_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24395 | assign zext_ln1039_53_fu_5315_p1 = icmp_ln1039_62_fu_5309_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24397:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_63_fu_5319_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24397 | assign zext_ln1039_54_fu_5325_p1 = icmp_ln1039_63_fu_5319_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24399:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_64_fu_5329_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24399 | assign zext_ln1039_55_fu_5335_p1 = icmp_ln1039_64_fu_5329_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24401:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_65_fu_5339_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24401 | assign zext_ln1039_56_fu_5345_p1 = icmp_ln1039_65_fu_5339_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24403:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_66_fu_5349_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24403 | assign zext_ln1039_57_fu_5355_p1 = icmp_ln1039_66_fu_5349_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24405:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_67_fu_5359_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24405 | assign zext_ln1039_58_fu_5365_p1 = icmp_ln1039_67_fu_5359_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24407:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_68_fu_5369_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24407 | assign zext_ln1039_59_fu_5375_p1 = icmp_ln1039_68_fu_5369_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24409:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_6_fu_4283_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24409 | assign zext_ln1039_5_fu_4289_p1 = icmp_ln1039_6_fu_4283_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24411:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_71_fu_5513_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24411 | assign zext_ln1039_60_fu_5519_p1 = icmp_ln1039_71_fu_5513_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24413:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_72_fu_5523_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24413 | assign zext_ln1039_61_fu_5529_p1 = icmp_ln1039_72_fu_5523_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24415:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_73_fu_5533_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24415 | assign zext_ln1039_62_fu_5539_p1 = icmp_ln1039_73_fu_5533_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24417:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_74_fu_5543_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24417 | assign zext_ln1039_63_fu_5549_p1 = icmp_ln1039_74_fu_5543_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24419:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_75_fu_5553_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24419 | assign zext_ln1039_64_fu_5559_p1 = icmp_ln1039_75_fu_5553_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24421:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_76_fu_5563_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24421 | assign zext_ln1039_65_fu_5569_p1 = icmp_ln1039_76_fu_5563_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24423:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_77_fu_5573_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24423 | assign zext_ln1039_66_fu_5579_p1 = icmp_ln1039_77_fu_5573_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24425:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_78_fu_5583_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24425 | assign zext_ln1039_67_fu_5589_p1 = icmp_ln1039_78_fu_5583_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24427:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_79_fu_5593_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24427 | assign zext_ln1039_68_fu_5599_p1 = icmp_ln1039_79_fu_5593_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24429:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_80_fu_5603_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24429 | assign zext_ln1039_69_fu_5609_p1 = icmp_ln1039_80_fu_5603_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24431:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_7_fu_4293_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24431 | assign zext_ln1039_6_fu_4299_p1 = icmp_ln1039_7_fu_4293_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24433:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_81_fu_5613_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24433 | assign zext_ln1039_70_fu_5619_p1 = icmp_ln1039_81_fu_5613_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24435:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_82_fu_5623_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24435 | assign zext_ln1039_71_fu_5629_p1 = icmp_ln1039_82_fu_5623_p2;
[2025-06-28 15:36:41,121]       |                                  ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24437:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_8_fu_4303_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24437 | assign zext_ln1039_7_fu_4309_p1 = icmp_ln1039_8_fu_4303_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24439:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_9_fu_4313_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24439 | assign zext_ln1039_8_fu_4319_p1 = icmp_ln1039_9_fu_4313_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24441:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_10_fu_4323_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24441 | assign zext_ln1039_9_fu_4329_p1 = icmp_ln1039_10_fu_4323_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24443:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_1_fu_4233_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24443 | assign zext_ln1039_fu_4239_p1 = icmp_ln1039_1_fu_4233_p2;
[2025-06-28 15:36:41,121]       |                               ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24445:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_157_fu_4627_p2' generates 2 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24445 | assign zext_ln840_10_fu_4633_p1 = add_ln840_157_fu_4627_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24447:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_159_fu_4643_p2' generates 2 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24447 | assign zext_ln840_11_fu_4649_p1 = add_ln840_159_fu_4643_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24449:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_160_fu_4653_p2' generates 2 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24449 | assign zext_ln840_12_fu_4659_p1 = add_ln840_160_fu_4653_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24451:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_161_fu_4663_p2' generates 3 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24451 | assign zext_ln840_13_fu_4669_p1 = add_ln840_161_fu_4663_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24453:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_164_fu_4685_p2' generates 2 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24453 | assign zext_ln840_14_fu_4691_p1 = add_ln840_164_fu_4685_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24455:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_165_fu_4695_p2' generates 2 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24455 | assign zext_ln840_15_fu_4701_p1 = add_ln840_165_fu_4695_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24457:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_166_fu_4705_p2' generates 2 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24457 | assign zext_ln840_16_fu_4711_p1 = add_ln840_166_fu_4705_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24459:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_168_fu_4721_p2' generates 3 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24459 | assign zext_ln840_17_fu_4727_p1 = add_ln840_168_fu_4721_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24461:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_41_fu_4871_p2' generates 1 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24461 | assign zext_ln840_18_fu_4877_p1 = icmp_ln1039_41_fu_4871_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24463:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_170_fu_4881_p2' generates 2 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24463 | assign zext_ln840_19_fu_4887_p1 = add_ln840_170_fu_4881_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24465:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_144_fu_4363_p2' generates 2 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24465 | assign zext_ln840_1_fu_4369_p1 = add_ln840_144_fu_4363_p2;
[2025-06-28 15:36:41,121]       |                                ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24467:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_172_fu_4897_p2' generates 2 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24467 | assign zext_ln840_20_fu_4903_p1 = add_ln840_172_fu_4897_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24469:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_173_fu_4907_p2' generates 2 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24469 | assign zext_ln840_21_fu_4913_p1 = add_ln840_173_fu_4907_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24471:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_174_fu_4917_p2' generates 3 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24471 | assign zext_ln840_22_fu_4923_p1 = add_ln840_174_fu_4917_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24473:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_177_fu_4939_p2' generates 2 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24473 | assign zext_ln840_23_fu_4945_p1 = add_ln840_177_fu_4939_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24475:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_178_fu_4949_p2' generates 2 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24475 | assign zext_ln840_24_fu_4955_p1 = add_ln840_178_fu_4949_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24477:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_179_fu_4959_p2' generates 2 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,121] 24477 | assign zext_ln840_25_fu_4965_p1 = add_ln840_179_fu_4959_p2;
[2025-06-28 15:36:41,121]       |                                 ^
[2025-06-28 15:36:41,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24479:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_181_fu_4975_p2' generates 3 bits.
[2025-06-28 15:36:41,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24479 | assign zext_ln840_26_fu_4981_p1 = add_ln840_181_fu_4975_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24481:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_55_fu_5125_p2' generates 1 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24481 | assign zext_ln840_27_fu_5131_p1 = icmp_ln1039_55_fu_5125_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24483:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_183_fu_5135_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24483 | assign zext_ln840_28_fu_5141_p1 = add_ln840_183_fu_5135_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24485:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_185_fu_5151_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24485 | assign zext_ln840_29_fu_5157_p1 = add_ln840_185_fu_5151_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24487:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_146_fu_4379_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24487 | assign zext_ln840_2_fu_4385_p1 = add_ln840_146_fu_4379_p2;
[2025-06-28 15:36:41,122]       |                                ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24489:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_186_fu_5161_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24489 | assign zext_ln840_30_fu_5167_p1 = add_ln840_186_fu_5161_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24491:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_187_fu_5171_p2' generates 3 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24491 | assign zext_ln840_31_fu_5177_p1 = add_ln840_187_fu_5171_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24493:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_190_fu_5193_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24493 | assign zext_ln840_32_fu_5199_p1 = add_ln840_190_fu_5193_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24495:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_191_fu_5203_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24495 | assign zext_ln840_33_fu_5209_p1 = add_ln840_191_fu_5203_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24497:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_192_fu_5213_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24497 | assign zext_ln840_34_fu_5219_p1 = add_ln840_192_fu_5213_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24499:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_194_fu_5229_p2' generates 3 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24499 | assign zext_ln840_35_fu_5235_p1 = add_ln840_194_fu_5229_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24501:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_69_fu_5379_p2' generates 1 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24501 | assign zext_ln840_36_fu_5385_p1 = icmp_ln1039_69_fu_5379_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24503:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_196_fu_5389_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24503 | assign zext_ln840_37_fu_5395_p1 = add_ln840_196_fu_5389_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24505:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_198_fu_5405_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24505 | assign zext_ln840_38_fu_5411_p1 = add_ln840_198_fu_5405_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24507:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_199_fu_5415_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24507 | assign zext_ln840_39_fu_5421_p1 = add_ln840_199_fu_5415_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24509:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_147_fu_4389_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24509 | assign zext_ln840_3_fu_4395_p1 = add_ln840_147_fu_4389_p2;
[2025-06-28 15:36:41,122]       |                                ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24511:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_200_fu_5425_p2' generates 3 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24511 | assign zext_ln840_40_fu_5431_p1 = add_ln840_200_fu_5425_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24513:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_203_fu_5447_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24513 | assign zext_ln840_41_fu_5453_p1 = add_ln840_203_fu_5447_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24515:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_204_fu_5457_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24515 | assign zext_ln840_42_fu_5463_p1 = add_ln840_204_fu_5457_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24517:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_205_fu_5467_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24517 | assign zext_ln840_43_fu_5473_p1 = add_ln840_205_fu_5467_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24519:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_207_fu_5483_p2' generates 3 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24519 | assign zext_ln840_44_fu_5489_p1 = add_ln840_207_fu_5483_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24521:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_83_fu_5633_p2' generates 1 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24521 | assign zext_ln840_45_fu_5639_p1 = icmp_ln1039_83_fu_5633_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24523:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_209_fu_5643_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24523 | assign zext_ln840_46_fu_5649_p1 = add_ln840_209_fu_5643_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24525:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_211_fu_5659_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24525 | assign zext_ln840_47_fu_5665_p1 = add_ln840_211_fu_5659_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24527:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_212_fu_5669_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24527 | assign zext_ln840_48_fu_5675_p1 = add_ln840_212_fu_5669_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24529:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_213_fu_5679_p2' generates 3 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24529 | assign zext_ln840_49_fu_5685_p1 = add_ln840_213_fu_5679_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24531:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_148_fu_4399_p2' generates 3 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24531 | assign zext_ln840_4_fu_4405_p1 = add_ln840_148_fu_4399_p2;
[2025-06-28 15:36:41,122]       |                                ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24533:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_216_fu_5701_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24533 | assign zext_ln840_50_fu_5707_p1 = add_ln840_216_fu_5701_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24535:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_217_fu_5711_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24535 | assign zext_ln840_51_fu_5717_p1 = add_ln840_217_fu_5711_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24537:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_218_fu_5721_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24537 | assign zext_ln840_52_fu_5727_p1 = add_ln840_218_fu_5721_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24539:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_220_fu_5737_p2' generates 3 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24539 | assign zext_ln840_53_fu_5743_p1 = add_ln840_220_fu_5737_p2;
[2025-06-28 15:36:41,122]       |                                 ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24541:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_151_fu_4421_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24541 | assign zext_ln840_5_fu_4427_p1 = add_ln840_151_fu_4421_p2;
[2025-06-28 15:36:41,122]       |                                ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24543:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_152_fu_4431_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24543 | assign zext_ln840_6_fu_4437_p1 = add_ln840_152_fu_4431_p2;
[2025-06-28 15:36:41,122]       |                                ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24545:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_153_fu_4441_p2' generates 2 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24545 | assign zext_ln840_7_fu_4447_p1 = add_ln840_153_fu_4441_p2;
[2025-06-28 15:36:41,122]       |                                ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24547:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_155_fu_4457_p2' generates 3 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24547 | assign zext_ln840_8_fu_4463_p1 = add_ln840_155_fu_4457_p2;
[2025-06-28 15:36:41,122]       |                                ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24549:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_27_fu_4617_p2' generates 1 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24549 | assign zext_ln840_9_fu_4623_p1 = icmp_ln1039_27_fu_4617_p2;
[2025-06-28 15:36:41,122]       |                                ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:24551:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_13_fu_4353_p2' generates 1 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:36:41,122] 24551 | assign zext_ln840_fu_4359_p1 = icmp_ln1039_13_fu_4353_p2;
[2025-06-28 15:36:41,122]       |                              ^
[2025-06-28 15:36:41,122] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:16645:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,122]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:36:41,122] 16645 | #0 ap_CS_fsm = 1'd1;
[2025-06-28 15:36:41,122]       |  ^
[2025-06-28 15:36:41,122] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:16646:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,122]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:36:41,122] 16646 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:36:41,122]       |  ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:16968:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:36:41,122] 16968 |             ap_NS_fsm = 'bx;
[2025-06-28 15:36:41,122]       |                       ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:16985:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:36:41,122] 16985 | assign buf_V_1_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-28 15:36:41,122]       |                         ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:16989:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:36:41,122] 16989 | assign buf_V_2_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-28 15:36:41,122]       |                         ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:16993:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:36:41,122] 16993 | assign buf_V_3_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-28 15:36:41,122]       |                         ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:16997:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:36:41,122] 16997 | assign buf_V_4_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-28 15:36:41,122]       |                         ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:17001:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:36:41,122] 17001 | assign buf_V_5_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-28 15:36:41,122]       |                         ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:17005:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-28 15:36:41,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:36:41,122] 17005 | assign buf_V_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-28 15:36:41,122]       |                       ^
[2025-06-28 15:36:41,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:17051:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156' generates 4 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:36:41,123] 17051 | assign zext_ln156_cast_fu_242_p1 = zext_ln156;
[2025-06-28 15:36:41,123]       |                                  ^
[2025-06-28 15:36:41,123] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:9163:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123]  9163 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-28 15:36:41,123]       |  ^
[2025-06-28 15:36:41,123] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:9164:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123]  9164 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-28 15:36:41,123]       |  ^
[2025-06-28 15:36:41,123] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:9165:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123]  9165 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-06-28 15:36:41,123]       |  ^
[2025-06-28 15:36:41,123] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:9166:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123]  9166 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-06-28 15:36:41,123]       |  ^
[2025-06-28 15:36:41,123] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:9167:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123]  9167 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-06-28 15:36:41,123]       |  ^
[2025-06-28 15:36:41,123] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:9168:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123]  9168 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-06-28 15:36:41,123]       |  ^
[2025-06-28 15:36:41,123] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:9169:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123]  9169 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:36:41,123]       |  ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10147:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10147 |             ap_NS_iter0_fsm = 'bx;
[2025-06-28 15:36:41,123]       |                             ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10171:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10171 |             ap_NS_iter1_fsm = 'bx;
[2025-06-28 15:36:41,123]       |                             ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10195:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10195 |             ap_NS_iter2_fsm = 'bx;
[2025-06-28 15:36:41,123]       |                             ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10219:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10219 |             ap_NS_iter3_fsm = 'bx;
[2025-06-28 15:36:41,123]       |                             ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10243:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10243 |             ap_NS_iter4_fsm = 'bx;
[2025-06-28 15:36:41,123]       |                             ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10267:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10267 |             ap_NS_iter5_fsm = 'bx;
[2025-06-28 15:36:41,123]       |                             ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10356:48: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10356 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_405 = 'bx;
[2025-06-28 15:36:41,123]       |                                                ^~~
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10410:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_1548_pp0_iter3_reg' generates 32 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10410 | assign idxprom2_i_fu_961_p1 = nf_2_reg_1548_pp0_iter3_reg;
[2025-06-28 15:36:41,123]       |                             ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10418:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_1372_p2' generates 4 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10418 | assign out_V_TDATA = result_V_2_fu_1372_p2;
[2025-06-28 15:36:41,123]       |                    ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10420:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10420 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:36:41,123]       |                                ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10422:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10422 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:36:41,123]       |                                 ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10424:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10424 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:36:41,123]       |                                 ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10426:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10426 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:36:41,123]       |                                 ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10428:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10428 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:36:41,123]       |                                 ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10430:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10430 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:36:41,123]       |                                ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10432:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10432 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:36:41,123]       |                                ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10434:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10434 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:36:41,123]       |                                ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10436:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10436 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:36:41,123]       |                                ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10438:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10438 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:36:41,123]       |                                ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10440:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10440 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:36:41,123]       |                                ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10442:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10442 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:36:41,123]       |                                ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10444:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10444 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:36:41,123]       |                                ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10446:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10446 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:36:41,123]       |                                ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10460:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10460 | assign sext_ln1039_1_fu_1080_p1 = $signed(p_ZL7threshs_4_q0);
[2025-06-28 15:36:41,123]       |                                 ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10462:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10462 | assign sext_ln1039_2_fu_1100_p1 = $signed(p_ZL7threshs_5_q0);
[2025-06-28 15:36:41,123]       |                                 ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10464:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10464 | assign sext_ln1039_3_fu_1120_p1 = $signed(p_ZL7threshs_6_q0);
[2025-06-28 15:36:41,123]       |                                 ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10466:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10466 | assign sext_ln1039_4_fu_1140_p1 = $signed(p_ZL7threshs_7_q0);
[2025-06-28 15:36:41,123]       |                                 ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10468:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10468 | assign sext_ln1039_5_fu_1160_p1 = $signed(p_ZL7threshs_8_q0);
[2025-06-28 15:36:41,123]       |                                 ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10470:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10470 | assign sext_ln1039_6_fu_1180_p1 = $signed(p_ZL7threshs_9_q0);
[2025-06-28 15:36:41,123]       |                                 ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10472:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10472 | assign sext_ln1039_7_fu_1200_p1 = $signed(p_ZL7threshs_10_q0);
[2025-06-28 15:36:41,123]       |                                 ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10474:31: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10474 | assign sext_ln1039_fu_1060_p1 = $signed(p_ZL7threshs_3_q0);
[2025-06-28 15:36:41,123]       |                               ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10476:31: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1430_p3' generates 9 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10476 | assign sext_ln840_2_fu_978_p1 = grp_fu_1430_p3;
[2025-06-28 15:36:41,123]       |                               ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10478:31: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1412_p3' generates 9 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10478 | assign sext_ln840_3_fu_986_p1 = grp_fu_1412_p3;
[2025-06-28 15:36:41,123]       |                               ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10480:31: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1439_p3' generates 9 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10480 | assign sext_ln840_4_fu_989_p1 = grp_fu_1439_p3;
[2025-06-28 15:36:41,123]       |                               ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10482:31: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10482 | assign sext_ln840_5_fu_998_p1 = $signed(add_ln840_8_fu_992_p2);
[2025-06-28 15:36:41,123]       |                               ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10518:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_1226_p2' generates 1 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10518 | assign zext_ln218_10_fu_1232_p1 = xor_ln1039_11_fu_1226_p2;
[2025-06-28 15:36:41,123]       |                                 ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10520:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_1242_p2' generates 1 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10520 | assign zext_ln218_11_fu_1248_p1 = xor_ln1039_12_fu_1242_p2;
[2025-06-28 15:36:41,123]       |                                 ^
[2025-06-28 15:36:41,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10522:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_1050_p2' generates 1 bits.
[2025-06-28 15:36:41,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,123] 10522 | assign zext_ln218_1_fu_1056_p1 = xor_ln1039_2_fu_1050_p2;
[2025-06-28 15:36:41,123]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10524:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_1070_p2' generates 1 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10524 | assign zext_ln218_2_fu_1076_p1 = xor_ln1039_3_fu_1070_p2;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10526:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_1090_p2' generates 1 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10526 | assign zext_ln218_3_fu_1096_p1 = xor_ln1039_4_fu_1090_p2;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10528:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_1110_p2' generates 1 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10528 | assign zext_ln218_4_fu_1116_p1 = xor_ln1039_5_fu_1110_p2;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10530:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_1130_p2' generates 1 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10530 | assign zext_ln218_5_fu_1136_p1 = xor_ln1039_6_fu_1130_p2;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10532:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_1150_p2' generates 1 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10532 | assign zext_ln218_6_fu_1156_p1 = xor_ln1039_7_fu_1150_p2;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10534:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_1170_p2' generates 1 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10534 | assign zext_ln218_7_fu_1176_p1 = xor_ln1039_8_fu_1170_p2;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10536:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_1190_p2' generates 1 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10536 | assign zext_ln218_8_fu_1196_p1 = xor_ln1039_9_fu_1190_p2;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10538:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_1210_p2' generates 1 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10538 | assign zext_ln218_9_fu_1216_p1 = xor_ln1039_10_fu_1210_p2;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10540:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_1034_p2' generates 1 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10540 | assign zext_ln218_fu_1040_p1 = xor_ln1039_1_fu_1034_p2;
[2025-06-28 15:36:41,124]       |                              ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10542:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_10_fu_1268_p2' generates 2 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10542 | assign zext_ln840_1_fu_1274_p1 = add_ln840_10_fu_1268_p2;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10544:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_12_fu_1284_p2' generates 2 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10544 | assign zext_ln840_2_fu_1290_p1 = add_ln840_12_fu_1284_p2;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10546:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_13_fu_1294_p2' generates 2 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10546 | assign zext_ln840_3_fu_1300_p1 = add_ln840_13_fu_1294_p2;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10548:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_14_fu_1304_p2' generates 3 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10548 | assign zext_ln840_4_fu_1310_p1 = add_ln840_14_fu_1304_p2;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10550:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_fu_1326_p2' generates 2 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10550 | assign zext_ln840_5_fu_1332_p1 = add_ln840_17_fu_1326_p2;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10552:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_fu_1336_p2' generates 2 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10552 | assign zext_ln840_6_fu_1342_p1 = add_ln840_18_fu_1336_p2;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10554:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_fu_1346_p2' generates 2 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10554 | assign zext_ln840_7_fu_1352_p1 = add_ln840_19_fu_1346_p2;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10556:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_1362_p2' generates 3 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10556 | assign zext_ln840_8_fu_1368_p1 = add_ln840_21_fu_1362_p2;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:10558:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_1258_p2' generates 1 bits.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124] 10558 | assign zext_ln840_fu_1264_p1 = xor_ln1039_13_fu_1258_p2;
[2025-06-28 15:36:41,124]       |                              ^
[2025-06-28 15:36:41,124] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:4876:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  4876 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-28 15:36:41,124]       |  ^
[2025-06-28 15:36:41,124] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:4877:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  4877 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-28 15:36:41,124]       |  ^
[2025-06-28 15:36:41,124] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:4878:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  4878 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-06-28 15:36:41,124]       |  ^
[2025-06-28 15:36:41,124] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:4879:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  4879 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-06-28 15:36:41,124]       |  ^
[2025-06-28 15:36:41,124] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:4880:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  4880 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-06-28 15:36:41,124]       |  ^
[2025-06-28 15:36:41,124] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:4881:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  4881 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-06-28 15:36:41,124]       |  ^
[2025-06-28 15:36:41,124] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:4882:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  4882 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:36:41,124]       |  ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:6745:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  6745 |             ap_NS_iter0_fsm = 'bx;
[2025-06-28 15:36:41,124]       |                             ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:6769:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  6769 |             ap_NS_iter1_fsm = 'bx;
[2025-06-28 15:36:41,124]       |                             ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:6793:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  6793 |             ap_NS_iter2_fsm = 'bx;
[2025-06-28 15:36:41,124]       |                             ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:6817:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  6817 |             ap_NS_iter3_fsm = 'bx;
[2025-06-28 15:36:41,124]       |                             ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:6841:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  6841 |             ap_NS_iter4_fsm = 'bx;
[2025-06-28 15:36:41,124]       |                             ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:6865:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  6865 |             ap_NS_iter5_fsm = 'bx;
[2025-06-28 15:36:41,124]       |                             ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:6986:48: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  6986 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_543 = 'bx;
[2025-06-28 15:36:41,124]       |                                                ^~~
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7038:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_3239_pp0_iter3_reg' generates 32 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  7038 | assign idxprom2_i_fu_2257_p1 = nf_2_reg_3239_pp0_iter3_reg;
[2025-06-28 15:36:41,124]       |                              ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7046:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2887_p2' generates 4 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  7046 | assign out_V_TDATA = result_V_2_fu_2887_p2;
[2025-06-28 15:36:41,124]       |                    ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7048:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  7048 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7050:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  7050 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:36:41,124]       |                                 ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7052:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  7052 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:36:41,124]       |                                 ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7054:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  7054 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:36:41,124]       |                                 ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7056:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  7056 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:36:41,124]       |                                 ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7058:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  7058 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7060:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  7060 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7062:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  7062 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7064:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  7064 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7066:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  7066 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7068:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  7068 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:36:41,124]       |                                ^
[2025-06-28 15:36:41,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7070:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:36:41,124]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,124]  7070 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:36:41,125]       |                                ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7072:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7072 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:36:41,125]       |                                ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7074:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7074 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:36:41,125]       |                                ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7122:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7122 | assign sext_ln1039_10_fu_2703_p1 = $signed(p_ZL7threshs_10_q0);
[2025-06-28 15:36:41,125]       |                                  ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7124:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7124 | assign sext_ln1039_11_fu_2723_p1 = $signed(p_ZL7threshs_11_q0);
[2025-06-28 15:36:41,125]       |                                  ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7126:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7126 | assign sext_ln1039_12_fu_2743_p1 = $signed(p_ZL7threshs_12_q0);
[2025-06-28 15:36:41,125]       |                                  ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7128:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7128 | assign sext_ln1039_13_fu_2763_p1 = $signed(p_ZL7threshs_13_q0);
[2025-06-28 15:36:41,125]       |                                  ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7130:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7130 | assign sext_ln1039_1_fu_2523_p1 = $signed(p_ZL7threshs_1_q0);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7132:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7132 | assign sext_ln1039_2_fu_2543_p1 = $signed(p_ZL7threshs_2_q0);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7134:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7134 | assign sext_ln1039_3_fu_2563_p1 = $signed(p_ZL7threshs_3_q0);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7136:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7136 | assign sext_ln1039_4_fu_2583_p1 = $signed(p_ZL7threshs_4_q0);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7138:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7138 | assign sext_ln1039_5_fu_2603_p1 = $signed(p_ZL7threshs_5_q0);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7140:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7140 | assign sext_ln1039_6_fu_2623_p1 = $signed(p_ZL7threshs_6_q0);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7142:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7142 | assign sext_ln1039_7_fu_2643_p1 = $signed(p_ZL7threshs_7_q0);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7144:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7144 | assign sext_ln1039_8_fu_2663_p1 = $signed(p_ZL7threshs_8_q0);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7146:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7146 | assign sext_ln1039_9_fu_2683_p1 = $signed(p_ZL7threshs_9_q0);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7148:31: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7148 | assign sext_ln1039_fu_2499_p1 = $signed(p_ZL7threshs_0_q0);
[2025-06-28 15:36:41,125]       |                               ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7150:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_reg_4127' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7150 | assign sext_ln840_10_fu_2343_p1 = add_ln840_18_reg_4127;
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7152:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_reg_4132' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7152 | assign sext_ln840_11_fu_2346_p1 = add_ln840_19_reg_4132;
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7154:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7154 | assign sext_ln840_12_fu_2361_p1 = $signed(add_ln840_21_fu_2355_p2);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7156:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7156 | assign sext_ln840_13_fu_2371_p1 = $signed(add_ln840_22_fu_2365_p2);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7158:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3055_p3' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7158 | assign sext_ln840_14_fu_2381_p1 = grp_fu_3055_p3;
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7160:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3064_p3' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7160 | assign sext_ln840_15_fu_2384_p1 = grp_fu_3064_p3;
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7162:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7162 | assign sext_ln840_16_fu_2393_p1 = $signed(add_ln840_28_fu_2387_p2);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7164:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3073_p3' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7164 | assign sext_ln840_17_fu_2397_p1 = grp_fu_3073_p3;
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7166:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_31_reg_4152' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7166 | assign sext_ln840_18_fu_2400_p1 = add_ln840_31_reg_4152;
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7168:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_32_reg_4157' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7168 | assign sext_ln840_19_fu_2403_p1 = add_ln840_32_reg_4157;
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7170:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_reg_4092' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7170 | assign sext_ln840_1_fu_2284_p1 = add_ln840_reg_4092;
[2025-06-28 15:36:41,125]       |                                ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7172:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7172 | assign sext_ln840_20_fu_2418_p1 = $signed(add_ln840_34_fu_2412_p2);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7174:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7174 | assign sext_ln840_21_fu_2428_p1 = $signed(add_ln840_35_fu_2422_p2);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7176:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3082_p3' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7176 | assign sext_ln840_22_fu_2432_p1 = grp_fu_3082_p3;
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7178:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3091_p3' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7178 | assign sext_ln840_23_fu_2435_p1 = grp_fu_3091_p3;
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7180:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7180 | assign sext_ln840_24_fu_2444_p1 = $signed(add_ln840_40_fu_2438_p2);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7182:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3100_p3' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7182 | assign sext_ln840_25_fu_2448_p1 = grp_fu_3100_p3;
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7184:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_43_reg_4177' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7184 | assign sext_ln840_26_fu_2451_p1 = add_ln840_43_reg_4177;
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7186:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_44_reg_4182' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7186 | assign sext_ln840_27_fu_2454_p1 = add_ln840_44_reg_4182;
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7188:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7188 | assign sext_ln840_28_fu_2469_p1 = $signed(add_ln840_46_fu_2463_p2);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7190:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7190 | assign sext_ln840_29_fu_2479_p1 = $signed(add_ln840_47_fu_2473_p2);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7192:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3154_p3' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7192 | assign sext_ln840_2_fu_2293_p1 = grp_fu_3154_p3;
[2025-06-28 15:36:41,125]       |                                ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7194:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7194 | assign sext_ln840_30_fu_2489_p1 = $signed(add_ln840_48_fu_2483_p2);
[2025-06-28 15:36:41,125]       |                                 ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7196:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3145_p3' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7196 | assign sext_ln840_3_fu_2302_p1 = grp_fu_3145_p3;
[2025-06-28 15:36:41,125]       |                                ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7198:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3127_p3' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7198 | assign sext_ln840_4_fu_2305_p1 = grp_fu_3127_p3;
[2025-06-28 15:36:41,125]       |                                ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7200:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7200 | assign sext_ln840_5_fu_2314_p1 = $signed(add_ln840_9_fu_2308_p2);
[2025-06-28 15:36:41,125]       |                                ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7202:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3136_p3' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7202 | assign sext_ln840_6_fu_2324_p1 = grp_fu_3136_p3;
[2025-06-28 15:36:41,125]       |                                ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7204:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3109_p3' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7204 | assign sext_ln840_7_fu_2327_p1 = grp_fu_3109_p3;
[2025-06-28 15:36:41,125]       |                                ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7206:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7206 | assign sext_ln840_8_fu_2336_p1 = $signed(add_ln840_15_fu_2330_p2);
[2025-06-28 15:36:41,125]       |                                ^
[2025-06-28 15:36:41,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7208:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3118_p3' generates 9 bits.
[2025-06-28 15:36:41,125]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,125]  7208 | assign sext_ln840_9_fu_2340_p1 = grp_fu_3118_p3;
[2025-06-28 15:36:41,125]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7244:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_2733_p2' generates 1 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7244 | assign zext_ln218_10_fu_2739_p1 = xor_ln1039_11_fu_2733_p2;
[2025-06-28 15:36:41,126]       |                                 ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7246:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_2753_p2' generates 1 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7246 | assign zext_ln218_11_fu_2759_p1 = xor_ln1039_12_fu_2753_p2;
[2025-06-28 15:36:41,126]       |                                 ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7248:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_2553_p2' generates 1 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7248 | assign zext_ln218_1_fu_2559_p1 = xor_ln1039_2_fu_2553_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7250:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_2573_p2' generates 1 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7250 | assign zext_ln218_2_fu_2579_p1 = xor_ln1039_3_fu_2573_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7252:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_2593_p2' generates 1 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7252 | assign zext_ln218_3_fu_2599_p1 = xor_ln1039_4_fu_2593_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7254:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_2613_p2' generates 1 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7254 | assign zext_ln218_4_fu_2619_p1 = xor_ln1039_5_fu_2613_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7256:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_2633_p2' generates 1 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7256 | assign zext_ln218_5_fu_2639_p1 = xor_ln1039_6_fu_2633_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7258:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_2653_p2' generates 1 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7258 | assign zext_ln218_6_fu_2659_p1 = xor_ln1039_7_fu_2653_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7260:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_2673_p2' generates 1 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7260 | assign zext_ln218_7_fu_2679_p1 = xor_ln1039_8_fu_2673_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7262:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_2693_p2' generates 1 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7262 | assign zext_ln218_8_fu_2699_p1 = xor_ln1039_9_fu_2693_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7264:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_2713_p2' generates 1 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7264 | assign zext_ln218_9_fu_2719_p1 = xor_ln1039_10_fu_2713_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7266:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_2533_p2' generates 1 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7266 | assign zext_ln218_fu_2539_p1 = xor_ln1039_1_fu_2533_p2;
[2025-06-28 15:36:41,126]       |                              ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7268:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_50_fu_2783_p2' generates 2 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7268 | assign zext_ln840_1_fu_2789_p1 = add_ln840_50_fu_2783_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7270:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_52_fu_2799_p2' generates 2 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7270 | assign zext_ln840_2_fu_2805_p1 = add_ln840_52_fu_2799_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7272:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_fu_2809_p2' generates 2 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7272 | assign zext_ln840_3_fu_2815_p1 = add_ln840_53_fu_2809_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7274:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_fu_2819_p2' generates 3 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7274 | assign zext_ln840_4_fu_2825_p1 = add_ln840_54_fu_2819_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7276:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_fu_2841_p2' generates 2 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7276 | assign zext_ln840_5_fu_2847_p1 = add_ln840_57_fu_2841_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7278:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_58_fu_2851_p2' generates 2 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7278 | assign zext_ln840_6_fu_2857_p1 = add_ln840_58_fu_2851_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7280:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_fu_2861_p2' generates 2 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7280 | assign zext_ln840_7_fu_2867_p1 = add_ln840_59_fu_2861_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7282:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_61_fu_2877_p2' generates 3 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7282 | assign zext_ln840_8_fu_2883_p1 = add_ln840_61_fu_2877_p2;
[2025-06-28 15:36:41,126]       |                                ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:7284:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_2773_p2' generates 1 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:36:41,126]  7284 | assign zext_ln840_fu_2779_p1 = xor_ln1039_13_fu_2773_p2;
[2025-06-28 15:36:41,126]       |                              ^
[2025-06-28 15:36:41,126] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2073:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2073 | #0 ap_CS_fsm = 1'd1;
[2025-06-28 15:36:41,126]       |  ^
[2025-06-28 15:36:41,126] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2074:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2074 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:36:41,126]       |  ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2736:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2736 |             ap_NS_fsm = 'bx;
[2025-06-28 15:36:41,126]       |                       ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2753:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2753 | assign buf_V_10_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:36:41,126]       |                          ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2757:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2757 | assign buf_V_11_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:36:41,126]       |                          ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2761:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2761 | assign buf_V_12_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:36:41,126]       |                          ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2765:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2765 | assign buf_V_13_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:36:41,126]       |                          ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2769:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2769 | assign buf_V_14_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:36:41,126]       |                          ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2773:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2773 | assign buf_V_15_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:36:41,126]       |                          ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2777:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2777 | assign buf_V_1_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:36:41,126]       |                         ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2781:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2781 | assign buf_V_2_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:36:41,126]       |                         ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2785:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2785 | assign buf_V_3_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:36:41,126]       |                         ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2789:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2789 | assign buf_V_4_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:36:41,126]       |                         ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2793:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2793 | assign buf_V_5_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:36:41,126]       |                         ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2797:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2797 | assign buf_V_6_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:36:41,126]       |                         ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2801:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2801 | assign buf_V_7_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:36:41,126]       |                         ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2805:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2805 | assign buf_V_8_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:36:41,126]       |                         ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2809:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2809 | assign buf_V_9_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:36:41,126]       |                         ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2813:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2813 | assign buf_V_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:36:41,126]       |                       ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:2919:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156' generates 3 bits.
[2025-06-28 15:36:41,126]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:36:41,126]  2919 | assign zext_ln156_cast_fu_554_p1 = zext_ln156;
[2025-06-28 15:36:41,126]       |                                  ^
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:788:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,126]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-28 15:36:41,126]   788 |         srlo_       <=  'bx;
[2025-06-28 15:36:41,126]       |                     ^~
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:791:21: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,126]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-28 15:36:41,126]   791 |         addr_       <=  'bx;
[2025-06-28 15:36:41,126]       |                     ^~
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:804:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,126]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-28 15:36:41,126]   804 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,126]       |                ^~
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:814:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,126]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-28 15:36:41,126]   814 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,126]       |                ^~
[2025-06-28 15:36:41,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:828:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,126]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-28 15:36:41,126]   828 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:835:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-28 15:36:41,127]   835 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:848:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-28 15:36:41,127]   848 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:866:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-28 15:36:41,127]   866 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:880:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-28 15:36:41,127]   880 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:897:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-28 15:36:41,127]   897 |    srlo_       <=  'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:900:16: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-06-28 15:36:41,127]   900 |    addr_       <=  'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:788:25: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:36:41,127]   788 |         srlo_       <=  'bx;
[2025-06-28 15:36:41,127]       |                         ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:791:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:36:41,127]   791 |         addr_       <=  'bx;
[2025-06-28 15:36:41,127]       |                     ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:804:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:36:41,127]   804 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                   ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:814:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:36:41,127]   814 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                   ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:828:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:36:41,127]   828 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                   ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:835:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:36:41,127]   835 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                   ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:848:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:36:41,127]   848 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                   ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:866:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:36:41,127]   866 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                   ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:880:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:36:41,127]   880 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                   ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:897:20: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:36:41,127]   897 |    srlo_       <=  'bx;
[2025-06-28 15:36:41,127]       |                    ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:900:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:36:41,127]   900 |    addr_       <=  'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:791:21: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-06-28 15:36:41,127]   791 |         addr_       <=  'bx;
[2025-06-28 15:36:41,127]       |                     ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:900:16: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-06-28 15:36:41,127]   900 |    addr_       <=  'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:791:21: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-06-28 15:36:41,127]   791 |         addr_       <=  'bx;
[2025-06-28 15:36:41,127]       |                     ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:900:16: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst.impl
[2025-06-28 15:36:41,127]   900 |    addr_       <=  'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:788:25: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:36:41,127]   788 |         srlo_       <=  'bx;
[2025-06-28 15:36:41,127]       |                         ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:804:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:36:41,127]   804 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                   ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:814:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:36:41,127]   814 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                   ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:828:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:36:41,127]   828 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                   ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:835:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:36:41,127]   835 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                   ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:848:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:36:41,127]   848 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                   ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:866:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:36:41,127]   866 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                   ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:880:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:36:41,127]   880 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                   ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:897:20: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:36:41,127]   897 |    srlo_       <=  'bx;
[2025-06-28 15:36:41,127]       |                    ^~~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:788:21: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:36:41,127]   788 |         srlo_       <=  'bx;
[2025-06-28 15:36:41,127]       |                     ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:791:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:36:41,127]   791 |         addr_       <=  'bx;
[2025-06-28 15:36:41,127]       |                     ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:804:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:36:41,127]   804 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:814:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:36:41,127]   814 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:828:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:36:41,127]   828 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:835:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:36:41,127]   835 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:848:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:36:41,127]   848 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:866:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:36:41,127]   866 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:880:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:36:41,127]   880 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:897:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:36:41,127]   897 |    srlo_       <=  'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:900:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:36:41,127]   900 |    addr_       <=  'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:788:21: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:36:41,127]   788 |         srlo_       <=  'bx;
[2025-06-28 15:36:41,127]       |                     ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:791:21: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:36:41,127]   791 |         addr_       <=  'bx;
[2025-06-28 15:36:41,127]       |                     ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:804:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:36:41,127]   804 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:814:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:36:41,127]   814 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:828:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,127]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:36:41,127]   828 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,127]       |                ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:835:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:36:41,128]   835 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:848:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:36:41,128]   848 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:866:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:36:41,128]   866 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:880:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:36:41,128]   880 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:897:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:36:41,128]   897 |    srlo_       <=  'bx;
[2025-06-28 15:36:41,128]       |                ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:900:16: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:36:41,128]   900 |    addr_       <=  'bx;
[2025-06-28 15:36:41,128]       |                ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:788:25: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:36:41,128]   788 |         srlo_       <=  'bx;
[2025-06-28 15:36:41,128]       |                         ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:804:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:36:41,128]   804 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                   ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:814:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:36:41,128]   814 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                   ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:828:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:36:41,128]   828 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                   ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:835:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:36:41,128]   835 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                   ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:848:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:36:41,128]   848 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                   ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:866:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:36:41,128]   866 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                   ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:880:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:36:41,128]   880 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                   ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:897:20: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:36:41,128]   897 |    srlo_       <=  'bx;
[2025-06-28 15:36:41,128]       |                    ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:723:54: Operator EQ expects 32 or 4 bits on the LHS, but LHS's VARREF 'addr_' generates 3 bits.
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:36:41,128]   723 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-06-28 15:36:41,128]       |                                                      ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:780:10: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 4 bits.
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:36:41,128]   780 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-06-28 15:36:41,128]       |          ^
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:788:25: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:36:41,128]   788 |         srlo_       <=  'bx;
[2025-06-28 15:36:41,128]       |                         ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:791:21: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:36:41,128]   791 |         addr_       <=  'bx;
[2025-06-28 15:36:41,128]       |                     ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:804:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:36:41,128]   804 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                   ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:814:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:36:41,128]   814 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                   ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:828:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:36:41,128]   828 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                   ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:835:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:36:41,128]   835 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                   ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:848:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:36:41,128]   848 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                   ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:866:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:36:41,128]   866 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                   ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:880:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:36:41,128]   880 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,128]       |                   ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:897:20: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:36:41,128]   897 |    srlo_       <=  'bx;
[2025-06-28 15:36:41,128]       |                    ^~~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:900:16: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:36:41,128]   900 |    addr_       <=  'bx;
[2025-06-28 15:36:41,128]       |                ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:723:54: Operator EQ expects 32 or 11 bits on the LHS, but LHS's VARREF 'addr_' generates 10 bits.
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-28 15:36:41,128]   723 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-06-28 15:36:41,128]       |                                                      ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:780:10: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 11 bits.
[2025-06-28 15:36:41,128]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-28 15:36:41,128]   780 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-06-28 15:36:41,128]       |          ^
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1426:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-28 15:36:41,128]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:36:41,128]  1426 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-06-28 15:36:41,128]       |                                                ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1430:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-28 15:36:41,128]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:36:41,128]  1430 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-06-28 15:36:41,128]       |                                                ^
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1430:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,128]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:36:41,128]  1430 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-06-28 15:36:41,128]       |                                                                          ^
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1431:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-28 15:36:41,128]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:36:41,128]  1431 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-06-28 15:36:41,128]       |                                                ^
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1431:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 10 bits.
[2025-06-28 15:36:41,128]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:36:41,128]  1431 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-06-28 15:36:41,128]       |                                                                          ^
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1438:37: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 10 bits.
[2025-06-28 15:36:41,128]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:36:41,128]  1438 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-06-28 15:36:41,128]       |                                     ^
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1464:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 9 bits.
[2025-06-28 15:36:41,128]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:36:41,128]  1464 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-06-28 15:36:41,128]       |                                                                               ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1467:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-28 15:36:41,128]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:36:41,128]  1467 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-06-28 15:36:41,128]       |                                          ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1471:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-28 15:36:41,128]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:36:41,128]  1471 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-06-28 15:36:41,128]       |                                           ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1490:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 11 bits.
[2025-06-28 15:36:41,128]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:36:41,128]  1490 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-06-28 15:36:41,128]       |                         ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1490:43: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-28 15:36:41,128]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:36:41,128]  1490 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-06-28 15:36:41,128]       |                                           ^
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1492:45: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 11 bits.
[2025-06-28 15:36:41,128]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:36:41,128]  1492 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-06-28 15:36:41,128]       |                                             ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1495:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 9 bits.
[2025-06-28 15:36:41,128]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:36:41,128]  1495 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-06-28 15:36:41,128]       |                                                           ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1502:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 10 bits.
[2025-06-28 15:36:41,128]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:36:41,128]  1502 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-06-28 15:36:41,128]       |                                  ^~
[2025-06-28 15:36:41,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:1519:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-28 15:36:41,128]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:36:41,128]  1519 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-06-28 15:36:41,129]       |                                                                       ^~
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40777:67: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:36:41,129] 40777 |     logic        [$clog2(LAST_READ_ELEM+1)+1-1:0]  Current_elem = FIRST_WRITE_ELEM;
[2025-06-28 15:36:41,129]       |                                                                   ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40786:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 9 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:36:41,129] 40786 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-06-28 15:36:41,129]       |                                                ^~
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40820:26: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:36:41,129] 40820 |             Current_elem <= FIRST_WRITE_ELEM;
[2025-06-28 15:36:41,129]       |                          ^~
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40832:34: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:36:41,129] 40832 |                     Current_elem <= FIRST_WRITE_ELEM;
[2025-06-28 15:36:41,129]       |                                  ^~
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40828:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 9 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:36:41,129] 40828 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-06-28 15:36:41,129]       |                                           ^~
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40845:38: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:36:41,129] 40845 |                         Current_elem <= FIRST_WRITE_ELEM;
[2025-06-28 15:36:41,129]       |                                      ^~
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40842:75: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 9 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:36:41,129] 40842 |                     if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-06-28 15:36:41,129]       |                                                                           ^~
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40850:59: Operator ADD expects 9 bits on the RHS, but RHS's VARREF 'addr_incr' generates 4 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:36:41,129] 40850 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-06-28 15:36:41,129]       |                                                           ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:40839:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 9 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:36:41,129] 40839 |                 if (Current_elem == LAST_WRITE_ELEM) begin
[2025-06-28 15:36:41,129]       |                                  ^~
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:41954:67: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:36:41,129] 41954 |     logic        [$clog2(LAST_READ_ELEM+1)+1-1:0]  Current_elem = FIRST_WRITE_ELEM;
[2025-06-28 15:36:41,129]       |                                                                   ^~~~~~~~~~~~~~~~
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:41963:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:36:41,129] 41963 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-06-28 15:36:41,129]       |                                                ^~
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:41997:26: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:36:41,129] 41997 |             Current_elem <= FIRST_WRITE_ELEM;
[2025-06-28 15:36:41,129]       |                          ^~
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:42009:34: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:36:41,129] 42009 |                     Current_elem <= FIRST_WRITE_ELEM;
[2025-06-28 15:36:41,129]       |                                  ^~
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:42005:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:36:41,129] 42005 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-06-28 15:36:41,129]       |                                           ^~
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:42022:38: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:36:41,129] 42022 |                         Current_elem <= FIRST_WRITE_ELEM;
[2025-06-28 15:36:41,129]       |                                      ^~
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:42019:75: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:36:41,129] 42019 |                     if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-06-28 15:36:41,129]       |                                                                           ^~
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:42027:59: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'addr_incr' generates 4 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:36:41,129] 42027 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-06-28 15:36:41,129]       |                                                           ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:42016:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 11 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:36:41,129] 42016 |                 if (Current_elem == LAST_WRITE_ELEM) begin
[2025-06-28 15:36:41,129]       |                                  ^~
[2025-06-28 15:36:41,129] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:50775:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,129]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 50775 | #0 ap_CS_fsm = 8'd1;
[2025-06-28 15:36:41,129]       |  ^
[2025-06-28 15:36:41,129] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:50776:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,129]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 50776 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg = 1'b0;
[2025-06-28 15:36:41,129]       |  ^
[2025-06-28 15:36:41,129] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:50777:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,129]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 50777 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg = 1'b0;
[2025-06-28 15:36:41,129]       |  ^
[2025-06-28 15:36:41,129] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:50778:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,129]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 50778 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg = 1'b0;
[2025-06-28 15:36:41,129]       |  ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51437:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51437 |         buf_V_10_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:36:41,129]       |                           ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51445:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51445 |         buf_V_10_address0 = 'bx;
[2025-06-28 15:36:41,129]       |                           ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51471:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51471 |         buf_V_10_d0 = 'bx;
[2025-06-28 15:36:41,129]       |                     ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51489:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51489 |         buf_V_11_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:36:41,129]       |                           ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51497:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51497 |         buf_V_11_address0 = 'bx;
[2025-06-28 15:36:41,129]       |                           ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51523:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51523 |         buf_V_11_d0 = 'bx;
[2025-06-28 15:36:41,129]       |                     ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51541:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51541 |         buf_V_12_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:36:41,129]       |                           ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51549:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51549 |         buf_V_12_address0 = 'bx;
[2025-06-28 15:36:41,129]       |                           ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51575:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51575 |         buf_V_12_d0 = 'bx;
[2025-06-28 15:36:41,129]       |                     ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51593:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51593 |         buf_V_13_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:36:41,129]       |                           ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51601:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51601 |         buf_V_13_address0 = 'bx;
[2025-06-28 15:36:41,129]       |                           ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51627:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51627 |         buf_V_13_d0 = 'bx;
[2025-06-28 15:36:41,129]       |                     ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51645:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51645 |         buf_V_14_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:36:41,129]       |                           ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51653:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51653 |         buf_V_14_address0 = 'bx;
[2025-06-28 15:36:41,129]       |                           ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51679:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51679 |         buf_V_14_d0 = 'bx;
[2025-06-28 15:36:41,129]       |                     ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51697:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51697 |         buf_V_15_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:36:41,129]       |                           ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51705:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51705 |         buf_V_15_address0 = 'bx;
[2025-06-28 15:36:41,129]       |                           ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51731:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51731 |         buf_V_15_d0 = 'bx;
[2025-06-28 15:36:41,129]       |                     ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51749:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51749 |         buf_V_1_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:36:41,129]       |                          ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51757:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51757 |         buf_V_1_address0 = 'bx;
[2025-06-28 15:36:41,129]       |                          ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51783:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51783 |         buf_V_1_d0 = 'bx;
[2025-06-28 15:36:41,129]       |                    ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51801:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51801 |         buf_V_2_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:36:41,129]       |                          ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51809:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,129] 51809 |         buf_V_2_address0 = 'bx;
[2025-06-28 15:36:41,129]       |                          ^
[2025-06-28 15:36:41,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51835:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 51835 |         buf_V_2_d0 = 'bx;
[2025-06-28 15:36:41,130]       |                    ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51853:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 51853 |         buf_V_3_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51861:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 51861 |         buf_V_3_address0 = 'bx;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51887:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 51887 |         buf_V_3_d0 = 'bx;
[2025-06-28 15:36:41,130]       |                    ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51905:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 51905 |         buf_V_4_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51913:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 51913 |         buf_V_4_address0 = 'bx;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51939:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 51939 |         buf_V_4_d0 = 'bx;
[2025-06-28 15:36:41,130]       |                    ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51957:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 51957 |         buf_V_5_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51965:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 51965 |         buf_V_5_address0 = 'bx;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:51991:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 51991 |         buf_V_5_d0 = 'bx;
[2025-06-28 15:36:41,130]       |                    ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52009:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52009 |         buf_V_6_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52017:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52017 |         buf_V_6_address0 = 'bx;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52043:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52043 |         buf_V_6_d0 = 'bx;
[2025-06-28 15:36:41,130]       |                    ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52061:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52061 |         buf_V_7_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52069:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52069 |         buf_V_7_address0 = 'bx;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52095:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52095 |         buf_V_7_d0 = 'bx;
[2025-06-28 15:36:41,130]       |                    ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52113:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52113 |         buf_V_8_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52121:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52121 |         buf_V_8_address0 = 'bx;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52147:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52147 |         buf_V_8_d0 = 'bx;
[2025-06-28 15:36:41,130]       |                    ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52165:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52165 |         buf_V_9_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52173:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52173 |         buf_V_9_address0 = 'bx;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52199:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52199 |         buf_V_9_d0 = 'bx;
[2025-06-28 15:36:41,130]       |                    ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52217:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52217 |         buf_V_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:36:41,130]       |                        ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52225:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52225 |         buf_V_address0 = 'bx;
[2025-06-28 15:36:41,130]       |                        ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52251:18: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52251 |         buf_V_d0 = 'bx;
[2025-06-28 15:36:41,130]       |                  ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52326:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52326 |             ap_NS_fsm = 'bx;
[2025-06-28 15:36:41,130]       |                       ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:52373:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln155_fu_473_p3' generates 3 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:36:41,130] 52373 | assign zext_ln156_fu_481_p1 = select_ln155_fu_473_p3;
[2025-06-28 15:36:41,130]       |                             ^
[2025-06-28 15:36:41,130] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:42735:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,130]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-06-28 15:36:41,130] 42735 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_58_ap_start_reg = 1'b0;
[2025-06-28 15:36:41,130]       |  ^
[2025-06-28 15:36:41,130] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:42736:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,130]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-06-28 15:36:41,130] 42736 | #0 ap_CS_fsm = 4'd1;
[2025-06-28 15:36:41,130]       |  ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:42878:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-06-28 15:36:41,130] 42878 |             ap_NS_fsm = 'bx;
[2025-06-28 15:36:41,130]       |                       ^
[2025-06-28 15:36:41,130] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25888:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,130]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-06-28 15:36:41,130] 25888 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg = 1'b0;
[2025-06-28 15:36:41,130]       |  ^
[2025-06-28 15:36:41,130] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:25889:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,130]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-06-28 15:36:41,130] 25889 | #0 ap_CS_fsm = 4'd1;
[2025-06-28 15:36:41,130]       |  ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:26031:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-06-28 15:36:41,130] 26031 |             ap_NS_fsm = 'bx;
[2025-06-28 15:36:41,130]       |                       ^
[2025-06-28 15:36:41,130] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13261:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,130]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,130] 13261 | #0 ap_CS_fsm = 8'd1;
[2025-06-28 15:36:41,130]       |  ^
[2025-06-28 15:36:41,130] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13262:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,130]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,130] 13262 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178_ap_start_reg = 1'b0;
[2025-06-28 15:36:41,130]       |  ^
[2025-06-28 15:36:41,130] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13263:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,130]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,130] 13263 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194_ap_start_reg = 1'b0;
[2025-06-28 15:36:41,130]       |  ^
[2025-06-28 15:36:41,130] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13264:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,130]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,130] 13264 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206_ap_start_reg = 1'b0;
[2025-06-28 15:36:41,130]       |  ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13633:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,130] 13633 |         buf_V_1_address0 = zext_ln156_fu_271_p1;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13641:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,130] 13641 |         buf_V_1_address0 = 'bx;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13667:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,130] 13667 |         buf_V_1_d0 = 'bx;
[2025-06-28 15:36:41,130]       |                    ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13685:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,130] 13685 |         buf_V_2_address0 = zext_ln156_fu_271_p1;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13693:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,130] 13693 |         buf_V_2_address0 = 'bx;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13719:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,130] 13719 |         buf_V_2_d0 = 'bx;
[2025-06-28 15:36:41,130]       |                    ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13737:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,130] 13737 |         buf_V_3_address0 = zext_ln156_fu_271_p1;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13745:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,130] 13745 |         buf_V_3_address0 = 'bx;
[2025-06-28 15:36:41,130]       |                          ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13771:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,130] 13771 |         buf_V_3_d0 = 'bx;
[2025-06-28 15:36:41,130]       |                    ^
[2025-06-28 15:36:41,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13789:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-28 15:36:41,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,130] 13789 |         buf_V_4_address0 = zext_ln156_fu_271_p1;
[2025-06-28 15:36:41,131]       |                          ^
[2025-06-28 15:36:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13797:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,131] 13797 |         buf_V_4_address0 = 'bx;
[2025-06-28 15:36:41,131]       |                          ^
[2025-06-28 15:36:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13823:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,131] 13823 |         buf_V_4_d0 = 'bx;
[2025-06-28 15:36:41,131]       |                    ^
[2025-06-28 15:36:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13841:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-28 15:36:41,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,131] 13841 |         buf_V_5_address0 = zext_ln156_fu_271_p1;
[2025-06-28 15:36:41,131]       |                          ^
[2025-06-28 15:36:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13849:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,131] 13849 |         buf_V_5_address0 = 'bx;
[2025-06-28 15:36:41,131]       |                          ^
[2025-06-28 15:36:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13875:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,131] 13875 |         buf_V_5_d0 = 'bx;
[2025-06-28 15:36:41,131]       |                    ^
[2025-06-28 15:36:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13893:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-28 15:36:41,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,131] 13893 |         buf_V_address0 = zext_ln156_fu_271_p1;
[2025-06-28 15:36:41,131]       |                        ^
[2025-06-28 15:36:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13901:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,131] 13901 |         buf_V_address0 = 'bx;
[2025-06-28 15:36:41,131]       |                        ^
[2025-06-28 15:36:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:13927:18: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,131] 13927 |         buf_V_d0 = 'bx;
[2025-06-28 15:36:41,131]       |                  ^
[2025-06-28 15:36:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:14002:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,131] 14002 |             ap_NS_fsm = 'bx;
[2025-06-28 15:36:41,131]       |                       ^
[2025-06-28 15:36:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:14049:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln155_fu_263_p3' generates 4 bits.
[2025-06-28 15:36:41,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:36:41,131] 14049 | assign zext_ln156_fu_271_p1 = select_ln155_fu_263_p3;
[2025-06-28 15:36:41,131]       |                             ^
[2025-06-28 15:36:41,131] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:11305:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,131]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-06-28 15:36:41,131] 11305 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;
[2025-06-28 15:36:41,131]       |  ^
[2025-06-28 15:36:41,131] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:11306:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,131]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-06-28 15:36:41,131] 11306 | #0 ap_CS_fsm = 4'd1;
[2025-06-28 15:36:41,131]       |  ^
[2025-06-28 15:36:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:11448:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-06-28 15:36:41,131] 11448 |             ap_NS_fsm = 'bx;
[2025-06-28 15:36:41,131]       |                       ^
[2025-06-28 15:36:41,131] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:8075:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-06-28 15:36:41,131]  8075 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_58_ap_start_reg = 1'b0;
[2025-06-28 15:36:41,131]       |  ^
[2025-06-28 15:36:41,131] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:8076:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-06-28 15:36:41,131]  8076 | #0 ap_CS_fsm = 4'd1;
[2025-06-28 15:36:41,131]       |  ^
[2025-06-28 15:36:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:8218:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,131]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-06-28 15:36:41,131]  8218 |             ap_NS_fsm = 'bx;
[2025-06-28 15:36:41,131]       |                       ^
[2025-06-28 15:36:41,131] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:46055:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,131]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-06-28 15:36:41,131] 46055 | #0 grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28_ap_start_reg = 1'b0;
[2025-06-28 15:36:41,131]       |  ^
[2025-06-28 15:36:41,131] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:46056:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,131]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-06-28 15:36:41,131] 46056 | #0 ap_CS_fsm = 4'd1;
[2025-06-28 15:36:41,131]       |  ^
[2025-06-28 15:36:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:46173:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-06-28 15:36:41,131] 46173 |             ap_NS_fsm = 'bx;
[2025-06-28 15:36:41,131]       |                       ^
[2025-06-28 15:36:41,131] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:12059:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,131]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-06-28 15:36:41,131] 12059 | #0 grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28_ap_start_reg = 1'b0;
[2025-06-28 15:36:41,131]       |  ^
[2025-06-28 15:36:41,131] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:12060:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:36:41,131]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-06-28 15:36:41,131] 12060 | #0 ap_CS_fsm = 4'd1;
[2025-06-28 15:36:41,131]       |  ^
[2025-06-28 15:36:41,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:12177:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:36:41,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-06-28 15:36:41,131] 12177 |             ap_NS_fsm = 'bx;
[2025-06-28 15:36:41,131]       |                       ^
[2025-06-28 15:36:41,131] %Warning-CASEINCOMPLETE: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:3504:16: Case values incompletely covered (example pattern 0x6)
[2025-06-28 15:36:41,131]  3504 |         unique case (State)
[2025-06-28 15:36:41,131]       |                ^~~~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:788:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   788 |         srlo_       <=  'bx;
[2025-06-28 15:36:41,131]       |                     ^~
[2025-06-28 15:36:41,131]                   *** See https://verilator.org/warn/COMBDLY before disabling this,
[2025-06-28 15:36:41,131]                   else you may end up with different sim results.
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:789:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   789 |         shift_en_o_ <= 1'bx;
[2025-06-28 15:36:41,131]       |                     ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:790:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   790 |         shift_en_   <= 1'bx;
[2025-06-28 15:36:41,131]       |                     ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:791:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   791 |         addr_       <=  'bx;
[2025-06-28 15:36:41,131]       |                     ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:792:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   792 |         state_      <= 2'bx;
[2025-06-28 15:36:41,131]       |                     ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:797:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   797 |    srlo_       <= i_d;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:798:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   798 |    shift_en_o_ <= 1;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:799:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   799 |    shift_en_   <= 1'bx;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:800:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   800 |    addr_       <= 0;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:801:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   801 |    state_      <= state_one;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:804:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   804 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:805:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   805 |    shift_en_o_ <= 0;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:806:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   806 |    shift_en_   <= 1'bx;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:807:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   807 |    addr_       <= 0;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:808:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   808 |    state_      <= state_empty;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:814:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   814 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:815:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   815 |    shift_en_o_ <= 0;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:816:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   816 |    shift_en_   <= 1;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:817:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   817 |    addr_       <= 0;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:818:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   818 |    state_      <= state_more;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:821:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   821 |    srlo_       <= i_d;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:822:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   822 |    shift_en_o_ <= 1;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:823:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,131]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,131]   823 |    shift_en_   <= 1;
[2025-06-28 15:36:41,131]       |                ^~
[2025-06-28 15:36:41,131] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:824:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   824 |    addr_       <= 0;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:825:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   825 |    state_      <= state_one;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:828:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   828 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:829:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   829 |    shift_en_o_ <= 0;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:830:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   830 |    shift_en_   <= 1'bx;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:831:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   831 |    addr_       <= 0;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:832:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   832 |    state_      <= state_one;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:835:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   835 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:836:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   836 |    shift_en_o_ <= 0;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:837:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   837 |    shift_en_   <= 1'bx;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:838:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   838 |    addr_       <= 0;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:839:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   839 |    state_      <= state_empty;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:848:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   848 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:849:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   849 |    shift_en_o_ <= 0;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:850:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   850 |    shift_en_   <= 0;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:851:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   851 |    addr_       <= addr;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:852:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   852 |    state_      <= state_more;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:855:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   855 |    srlo_       <= srl[addr];
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:856:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   856 |    shift_en_o_ <= 1;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:857:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   857 |    shift_en_   <= 0;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:860:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   860 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:861:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   861 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:866:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   866 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:867:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   867 |    shift_en_o_ <= 0;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:868:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   868 |    shift_en_   <= 1;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:869:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   869 |    addr_       <= addr+1;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:870:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   870 |    state_      <= state_more;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:873:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   873 |    srlo_       <= srl[addr];
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:874:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   874 |    shift_en_o_ <= 1;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:875:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   875 |    shift_en_   <= 1;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:876:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   876 |    addr_       <= addr;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:877:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   877 |    state_      <= state_more;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:880:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   880 |    srlo_       <= 'bx;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:881:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   881 |    shift_en_o_ <= 0;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:882:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   882 |    shift_en_   <= 0;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:883:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   883 |    addr_       <= addr;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:884:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   884 |    state_      <= state_more;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:887:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   887 |    srlo_       <= srl[addr];
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:888:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   888 |    shift_en_o_ <= 1;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:889:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   889 |    shift_en_   <= 0;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:890:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   890 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:891:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   891 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:897:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   897 |    srlo_       <=  'bx;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:898:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   898 |    shift_en_o_ <= 1'bx;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:899:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   899 |    shift_en_   <= 1'bx;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:900:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   900 |    addr_       <=  'bx;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:41,132] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_rl6kyak3/finn_design_wrapper.v:901:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:36:41,132]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:36:41,132]   901 |    state_      <= 2'bx;
[2025-06-28 15:36:41,132]       |                ^~
[2025-06-28 15:36:43,980] make: Entering directory '/tmp/finn_dev_root/verilator_fifosim_a8oqjiev'
[2025-06-28 15:36:43,980] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
[2025-06-28 15:36:43,980] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-06-28 15:36:43,980] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
[2025-06-28 15:36:43,980] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-06-28 15:36:43,980] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
[2025-06-28 15:36:43,980] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-06-28 15:36:43,980] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-06-28 15:36:43,980] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
[2025-06-28 15:36:43,980] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.cpp
[2025-06-28 15:36:43,980] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.cpp
[2025-06-28 15:36:43,980] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-06-28 15:36:43,980] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-06-28 15:36:43,980] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-06-28 15:36:43,980] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.cpp
[2025-06-28 15:36:43,980] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.cpp
[2025-06-28 15:36:43,980] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-06-28 15:36:43,980] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-06-28 15:36:43,980] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.o Vfinn_design_wrapper__Syms.o
[2025-06-28 15:36:43,980] g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
[2025-06-28 15:36:43,980] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-06-28 15:36:43,980] make: Leaving directory '/tmp/finn_dev_root/verilator_fifosim_a8oqjiev'
[2025-06-28 15:36:44,040] Simulation starting
[2025-06-28 15:36:44,040] Number of inputs to write 2048
[2025-06-28 15:36:44,040] Number of outputs to expect 20
[2025-06-28 15:36:44,040] No-output timeout clock cycles 100000000
[2025-06-28 15:36:44,040] Elapsed iters 1000 inps 999 outs 0
[2025-06-28 15:36:44,040] Elapsed since last report = 0[s]
[2025-06-28 15:36:44,040] Elapsed iters 2000 inps 1999 outs 0
[2025-06-28 15:36:44,040] Elapsed since last report = 0[s]
[2025-06-28 15:36:44,040] All inputs written at cycle 2048
[2025-06-28 15:36:44,040] Elapsed iters 3000 inps 2048 outs 0
[2025-06-28 15:36:44,040] Elapsed since last report = 0[s]
[2025-06-28 15:36:44,040] Elapsed iters 4000 inps 2048 outs 0
[2025-06-28 15:36:44,040] Elapsed since last report = 0[s]
[2025-06-28 15:36:44,040] Elapsed iters 5000 inps 2048 outs 2
[2025-06-28 15:36:44,040] Elapsed since last report = 0[s]
[2025-06-28 15:36:44,040] Elapsed iters 6000 inps 2048 outs 10
[2025-06-28 15:36:44,040] Elapsed since last report = 0[s]
[2025-06-28 15:36:44,040] Elapsed iters 7000 inps 2048 outs 10
[2025-06-28 15:36:44,040] Elapsed since last report = 0[s]
[2025-06-28 15:36:44,040] Elapsed iters 8000 inps 2048 outs 16
[2025-06-28 15:36:44,040] Elapsed since last report = 0[s]
[2025-06-28 15:36:44,040] Simulation finished
[2025-06-28 15:36:44,040] Number of inputs consumed 2048
[2025-06-28 15:36:44,040] Number of outputs produced 20
[2025-06-28 15:36:44,040] Number of clock cycles 8276
[2025-06-28 15:36:44,048] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_0
[2025-06-28 15:36:44,048]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:36:44,048] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-06-28 15:36:44,049]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:36:44,049] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_0
[2025-06-28 15:36:44,049]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:36:44,049] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_1
[2025-06-28 15:36:44,049]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:36:44,049] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-06-28 15:36:44,049]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:36:44,050] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_0
[2025-06-28 15:36:44,050]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:36:44,050] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_1
[2025-06-28 15:36:44,050]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:36:44,050] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_1
[2025-06-28 15:36:44,050]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:36:44,050] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_2
[2025-06-28 15:36:44,050]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:36:44,051] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_2
[2025-06-28 15:36:44,051]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:36:44,051] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-06-28 15:36:44,051]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:36:44,051] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_3
[2025-06-28 15:36:44,051]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:36:44,051] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-06-28 15:36:44,051]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:36:44,052] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_rtl_0
[2025-06-28 15:36:44,052]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-28 15:36:44,152] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-06-28 15:36:44,152]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-28 15:36:44,154] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-06-28 15:36:44,154]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-28 15:36:44,159] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_1
[2025-06-28 15:36:44,159]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-28 15:36:44,161] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-06-28 15:36:44,161]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-28 15:36:44,163] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_0
[2025-06-28 15:36:44,163]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-28 15:36:44,164] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-06-28 15:36:44,164]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-28 15:36:44,201] Running step: step_create_stitched_ip [14/19]
[2025-06-28 15:36:44,244] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_2: rounding-up FIFO depth from 784 to 1024 for impl_style=vivado
[2025-06-28 15:36:44,244]   warnings.warn(
[2025-06-28 15:37:32,578] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip
[2025-06-28 15:37:32,578] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/make_project.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip
[2025-06-28 15:37:32,578] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/make_project.sh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip
[2025-06-28 15:37:32,578] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/all_verilog_srcs.txt -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip
[2025-06-28 15:37:32,578] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.cache
[2025-06-28 15:37:32,578] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.cache/wt
[2025-06-28 15:37:32,578] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.cache/wt/project.wpc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.cache/wt
[2025-06-28 15:37:32,578] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/.Xil
[2025-06-28 15:37:32,578] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/vivado.jou -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip
[2025-06-28 15:37:32,578] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.ip_user_files
[2025-06-28 15:37:32,578] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.xpr -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip
[2025-06-28 15:37:32,578] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/vivado.log -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip
[2025-06-28 15:37:32,579] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip
[2025-06-28 15:37:32,579] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,579] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/mvu_vvu_axi.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,579] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingDataWidthConverter_rtl_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,579] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingFIFO_rtl_14.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,579] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_ConvolutionInputGenerator_rtl_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,579] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingDataWidthConverter_rtl_3.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,579] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingFIFO_rtl_5.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,579] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/ConvolutionInputGenerator_rtl_2_wrapper.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,579] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_fifo_0
[2025-06-28 15:37:32,579] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_fifo_0/finn_design_fifo_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_fifo_0
[2025-06-28 15:37:32,579] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingFIFO_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,579] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingFIFO_rtl_8.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,579] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/MVAU_rtl_0_wrapper.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,579] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_hls_3_0
[2025-06-28 15:37:32,579] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_hls_3_0
[2025-06-28 15:37:32,579] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/ConvolutionInputGenerator_rtl_0_impl.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,579] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingFIFO_rtl_11_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,579] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_hls_2_wstrm_0
[2025-06-28 15:37:32,579] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_hls_2_wstrm_0
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingFIFO_rtl_4_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/mvu_8sx8u_dsp48.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,580] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_hls_1_0
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_hls_1_0
[2025-06-28 15:37:32,580] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_hls_0_wstrm_0
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_hls_0_wstrm_0
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingFIFO_rtl_12_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_ConvolutionInputGenerator_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingFIFO_rtl_6.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/swg_pkg.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,580] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_hls_0_0
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_hls_0_0
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingDataWidthConverter_rtl_2.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/ConvolutionInputGenerator_rtl_2_impl.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingDataWidthConverter_rtl_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingDataWidthConverter_rtl_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_MVAU_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingFIFO_rtl_11.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingFIFO_rtl_10.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,580] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingFIFO_rtl_14_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingFIFO_rtl_9_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingFIFO_rtl_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_StreamingMaxPool_hls_0_0
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingMaxPool_hls_0_0/finn_design_StreamingMaxPool_hls_0_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_StreamingMaxPool_hls_0_0
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingFIFO_rtl_13_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingFIFO_rtl_3.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/dwc.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_hls_3_wstrm_0
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_hls_3_wstrm_0
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/ConvolutionInputGenerator_rtl_1_impl.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/mvu_4sx4u.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingFIFO_rtl_7_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_hls_1_wstrm_0
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_hls_1_wstrm_0
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingFIFO_rtl_13.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingFIFO_rtl_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/swg_common.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/mvu_vvu_8sx9_dsp58.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/replay_buffer.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/ConvolutionInputGenerator_rtl_1_wrapper.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,581] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_hls_2_0
[2025-06-28 15:37:32,581] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_hls_2_0
[2025-06-28 15:37:32,582] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_rtl_0_wstrm_0
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_MVAU_rtl_0_wstrm_0/finn_design_MVAU_rtl_0_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_MVAU_rtl_0_wstrm_0
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingFIFO_rtl_7.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_ConvolutionInputGenerator_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingFIFO_rtl_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingFIFO_rtl_4.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingFIFO_rtl_10_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingFIFO_rtl_8_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,582] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_StreamingMaxPool_hls_1_0
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingMaxPool_hls_1_0/finn_design_StreamingMaxPool_hls_1_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src/finn_design_StreamingMaxPool_hls_1_0
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingFIFO_rtl_12.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/StreamingFIFO_rtl_9.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/ConvolutionInputGenerator_rtl_0_wrapper.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/Q_srl.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingFIFO_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/dwc_axi.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingFIFO_rtl_5_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/src/finn_design_StreamingFIFO_rtl_6_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/src
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/component.bak -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip
[2025-06-28 15:37:32,582] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/xgui
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/xgui/finn_design_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/xgui
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip
[2025-06-28 15:37:32,582] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,582] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_ConvolutionInputGenerator_rtl_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingFIFO_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingFIFO_rtl_11_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingFIFO_rtl_4_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingFIFO_rtl_12_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_ConvolutionInputGenerator_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingDataWidthConverter_rtl_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_MVAU_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingFIFO_rtl_14_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingFIFO_rtl_9_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingFIFO_rtl_13_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingFIFO_rtl_7_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingFIFO_rtl_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_ConvolutionInputGenerator_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingFIFO_rtl_10_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingFIFO_rtl_8_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingFIFO_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingFIFO_rtl_5_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/sim/finn_design_StreamingFIFO_rtl_6_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/sim
[2025-06-28 15:37:32,583] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/data
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/data/finn_design.mdd -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/data
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/ip/data/finn_design.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/ip/data
[2025-06-28 15:37:32,583] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.hw
[2025-06-28 15:37:32,583] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.hw/finn_vivado_stitch_proj.lpr -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.hw
[2025-06-28 15:37:32,584] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs
[2025-06-28 15:37:32,584] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1
[2025-06-28 15:37:32,584] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd
[2025-06-28 15:37:32,584] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-06-28 15:37:32,584] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bda -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-06-28 15:37:32,584] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2025-06-28 15:37:32,584] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip
[2025-06-28 15:37:32,584] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0
[2025-06-28 15:37:32,584] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/finn_design_StreamingFIFO_rtl_12_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0
[2025-06-28 15:37:32,584] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-06-28 15:37:32,584] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-06-28 15:37:32,584] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0
[2025-06-28 15:37:32,584] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/finn_design_StreamingFIFO_rtl_13_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0
[2025-06-28 15:37:32,584] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-06-28 15:37:32,584] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-06-28 15:37:32,584] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0
[2025-06-28 15:37:32,584] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/finn_design_StreamingFIFO_rtl_9_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0
[2025-06-28 15:37:32,584] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_0
[2025-06-28 15:37:32,584] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_0/finn_design_fifo_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_0
[2025-06-28 15:37:32,584] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0
[2025-06-28 15:37:32,584] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/finn_design_StreamingFIFO_rtl_8_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0
[2025-06-28 15:37:32,584] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0
[2025-06-28 15:37:32,584] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/finn_design_MVAU_rtl_0_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0
[2025-06-28 15:37:32,585] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-06-28 15:37:32,585] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-06-28 15:37:32,585] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0
[2025-06-28 15:37:32,585] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/finn_design_StreamingFIFO_rtl_11_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0
[2025-06-28 15:37:32,585] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-06-28 15:37:32,585] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-06-28 15:37:32,585] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-06-28 15:37:32,585] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-06-28 15:37:32,585] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-06-28 15:37:32,585] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-06-28 15:37:32,585] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-06-28 15:37:32,585] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-06-28 15:37:32,585] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-06-28 15:37:32,585] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-06-28 15:37:32,585] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0
[2025-06-28 15:37:32,585] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/finn_design_ConvolutionInputGenerator_rtl_0_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0
[2025-06-28 15:37:32,585] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-06-28 15:37:32,585] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-06-28 15:37:32,585] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-06-28 15:37:32,585] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-06-28 15:37:32,585] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0
[2025-06-28 15:37:32,585] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/finn_design_StreamingDataWidthConverter_rtl_3_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0
[2025-06-28 15:37:32,586] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0
[2025-06-28 15:37:32,586] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/finn_design_ConvolutionInputGenerator_rtl_2_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0
[2025-06-28 15:37:32,586] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-06-28 15:37:32,586] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-06-28 15:37:32,586] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-06-28 15:37:32,586] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-06-28 15:37:32,586] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0
[2025-06-28 15:37:32,586] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/finn_design_StreamingMaxPool_hls_0_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0
[2025-06-28 15:37:32,586] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-06-28 15:37:32,586] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-06-28 15:37:32,586] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-06-28 15:37:32,586] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-06-28 15:37:32,586] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-06-28 15:37:32,586] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-06-28 15:37:32,586] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-06-28 15:37:32,586] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-06-28 15:37:32,586] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0
[2025-06-28 15:37:32,586] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/finn_design_StreamingFIFO_rtl_10_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0
[2025-06-28 15:37:32,586] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0
[2025-06-28 15:37:32,586] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/finn_design_ConvolutionInputGenerator_rtl_1_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0
[2025-06-28 15:37:32,586] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-06-28 15:37:32,587] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-06-28 15:37:32,587] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0
[2025-06-28 15:37:32,587] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/finn_design_MVAU_rtl_0_wstrm_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0
[2025-06-28 15:37:32,587] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0
[2025-06-28 15:37:32,587] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/finn_design_StreamingMaxPool_hls_1_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0
[2025-06-28 15:37:32,587] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-06-28 15:37:32,587] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-06-28 15:37:32,587] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0
[2025-06-28 15:37:32,587] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/finn_design_StreamingFIFO_rtl_14_0.xci -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0
[2025-06-28 15:37:32,587] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/data
[2025-06-28 15:37:32,587] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/data/finn_design.mdd -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/data
[2025-06-28 15:37:32,587] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/data/finn_design.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/data
[2025-06-28 15:37:32,587] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen
[2025-06-28 15:37:32,587] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1
[2025-06-28 15:37:32,587] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd
[2025-06-28 15:37:32,587] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref
[2025-06-28 15:37:32,587] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3
[2025-06-28 15:37:32,588] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3/xgui
[2025-06-28 15:37:32,588] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3/xgui/StreamingDataWidthConverter_rtl_3_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3/xgui
[2025-06-28 15:37:32,588] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3
[2025-06-28 15:37:32,588] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9
[2025-06-28 15:37:32,588] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9/xgui
[2025-06-28 15:37:32,588] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9/xgui/StreamingFIFO_rtl_9_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9/xgui
[2025-06-28 15:37:32,588] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9
[2025-06-28 15:37:32,588] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7
[2025-06-28 15:37:32,588] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui
[2025-06-28 15:37:32,588] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui/StreamingFIFO_rtl_7_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui
[2025-06-28 15:37:32,588] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7
[2025-06-28 15:37:32,588] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2
[2025-06-28 15:37:32,588] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2/xgui
[2025-06-28 15:37:32,588] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2/xgui/ConvolutionInputGenerator_rtl_2_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2/xgui
[2025-06-28 15:37:32,588] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2
[2025-06-28 15:37:32,588] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0
[2025-06-28 15:37:32,588] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui
[2025-06-28 15:37:32,588] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui/StreamingDataWidthConverter_rtl_0_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui
[2025-06-28 15:37:32,589] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0
[2025-06-28 15:37:32,589] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14
[2025-06-28 15:37:32,589] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14/xgui
[2025-06-28 15:37:32,589] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14/xgui/StreamingFIFO_rtl_14_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14/xgui
[2025-06-28 15:37:32,589] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14
[2025-06-28 15:37:32,589] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0
[2025-06-28 15:37:32,589] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui
[2025-06-28 15:37:32,589] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui/StreamingFIFO_rtl_0_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui
[2025-06-28 15:37:32,589] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0
[2025-06-28 15:37:32,589] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8
[2025-06-28 15:37:32,589] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8/xgui
[2025-06-28 15:37:32,589] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8/xgui/StreamingFIFO_rtl_8_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8/xgui
[2025-06-28 15:37:32,589] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8
[2025-06-28 15:37:32,590] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10
[2025-06-28 15:37:32,590] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10/xgui
[2025-06-28 15:37:32,590] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10/xgui/StreamingFIFO_rtl_10_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10/xgui
[2025-06-28 15:37:32,590] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10
[2025-06-28 15:37:32,590] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4
[2025-06-28 15:37:32,590] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui
[2025-06-28 15:37:32,590] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui/StreamingFIFO_rtl_4_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui
[2025-06-28 15:37:32,590] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4
[2025-06-28 15:37:32,590] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11
[2025-06-28 15:37:32,590] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11/xgui
[2025-06-28 15:37:32,590] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11/xgui/StreamingFIFO_rtl_11_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11/xgui
[2025-06-28 15:37:32,590] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11
[2025-06-28 15:37:32,590] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1
[2025-06-28 15:37:32,590] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui
[2025-06-28 15:37:32,590] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui/StreamingFIFO_rtl_1_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/xgui
[2025-06-28 15:37:32,590] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1
[2025-06-28 15:37:32,590] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6
[2025-06-28 15:37:32,590] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui
[2025-06-28 15:37:32,590] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui/StreamingFIFO_rtl_6_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/xgui
[2025-06-28 15:37:32,590] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6
[2025-06-28 15:37:32,591] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1
[2025-06-28 15:37:32,591] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1/xgui
[2025-06-28 15:37:32,591] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1/xgui/ConvolutionInputGenerator_rtl_1_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1/xgui
[2025-06-28 15:37:32,591] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1
[2025-06-28 15:37:32,591] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3
[2025-06-28 15:37:32,591] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui
[2025-06-28 15:37:32,591] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui/StreamingFIFO_rtl_3_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/xgui
[2025-06-28 15:37:32,591] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_3
[2025-06-28 15:37:32,591] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1
[2025-06-28 15:37:32,591] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui
[2025-06-28 15:37:32,591] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui/StreamingDataWidthConverter_rtl_1_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui
[2025-06-28 15:37:32,591] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1
[2025-06-28 15:37:32,591] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5
[2025-06-28 15:37:32,591] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui
[2025-06-28 15:37:32,591] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui/StreamingFIFO_rtl_5_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui
[2025-06-28 15:37:32,591] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5
[2025-06-28 15:37:32,591] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12
[2025-06-28 15:37:32,591] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12/xgui
[2025-06-28 15:37:32,591] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12/xgui/StreamingFIFO_rtl_12_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12/xgui
[2025-06-28 15:37:32,591] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12
[2025-06-28 15:37:32,592] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0
[2025-06-28 15:37:32,592] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0/xgui
[2025-06-28 15:37:32,592] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0/xgui/MVAU_rtl_0_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0/xgui
[2025-06-28 15:37:32,592] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0
[2025-06-28 15:37:32,592] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0
[2025-06-28 15:37:32,592] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0/xgui
[2025-06-28 15:37:32,592] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0/xgui/ConvolutionInputGenerator_rtl_0_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0/xgui
[2025-06-28 15:37:32,592] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0
[2025-06-28 15:37:32,592] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2
[2025-06-28 15:37:32,592] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/xgui
[2025-06-28 15:37:32,592] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/xgui/StreamingDataWidthConverter_rtl_2_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/xgui
[2025-06-28 15:37:32,592] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2
[2025-06-28 15:37:32,592] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13
[2025-06-28 15:37:32,592] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13/xgui
[2025-06-28 15:37:32,592] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13/xgui/StreamingFIFO_rtl_13_v1_0.tcl -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13/xgui
[2025-06-28 15:37:32,592] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13/component.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13
[2025-06-28 15:37:32,592] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-06-28 15:37:32,592] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design.bda -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-06-28 15:37:32,592] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared
[2025-06-28 15:37:32,592] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126
[2025-06-28 15:37:32,592] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl
[2025-06-28 15:37:32,592] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog
[2025-06-28 15:37:32,592] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog
[2025-06-28 15:37:32,592] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog/StreamingMaxPool_hls_0_hls_deadlock_kernel_monitor_top.vh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog/StreamingMaxPool_hls_0_hls_deadlock_idx0_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog/StreamingMaxPool_hls_0_hls_deadlock_idx1_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_buf_V_RAM_AUTO_1R1W.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog/StreamingMaxPool_hls_0_regslice_both.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog/StreamingMaxPool_hls_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6126/hdl/verilog
[2025-06-28 15:37:32,593] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f
[2025-06-28 15:37:32,593] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl
[2025-06-28 15:37:32,593] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_buf_V_RAM_AUTO_1R1W.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog/StreamingMaxPool_hls_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog/StreamingMaxPool_hls_1_hls_deadlock_idx0_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog/StreamingMaxPool_hls_1_hls_deadlock_kernel_monitor_top.vh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog/StreamingMaxPool_hls_1_hls_deadlock_idx1_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog
[2025-06-28 15:37:32,593] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog/StreamingMaxPool_hls_1_regslice_both.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/163f/hdl/verilog
[2025-06-28 15:37:32,594] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713
[2025-06-28 15:37:32,594] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl
[2025-06-28 15:37:32,594] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl
[2025-06-28 15:37:32,594] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl
[2025-06-28 15:37:32,594] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa
[2025-06-28 15:37:32,594] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl
[2025-06-28 15:37:32,594] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,594] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,594] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,594] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,594] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,594] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,594] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,594] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_hls_deadlock_idx0_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,594] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,594] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_mac_muladd_4s_4s_8s_9_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,595] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_hls_deadlock_idx1_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,595] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,595] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_regslice_both.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,595] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_mux_83_200_1_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,595] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,595] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,595] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,595] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,595] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,595] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,595] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_mul_4s_4s_8_1_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,596] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,596] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,596] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_hls_deadlock_kernel_monitor_top.vh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,596] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,596] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/cfaa/hdl/verilog
[2025-06-28 15:37:32,596] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374
[2025-06-28 15:37:32,596] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl
[2025-06-28 15:37:32,596] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,596] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,596] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,596] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,596] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,596] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,596] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_hls_deadlock_idx1_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,596] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_regslice_both.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4s_9s_9_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_hls_deadlock_idx0_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_hls_deadlock_kernel_monitor_top.vh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,597] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4s_8s_9_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_mul_4s_4s_8_1_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0374/hdl/verilog
[2025-06-28 15:37:32,598] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1
[2025-06-28 15:37:32,598] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2025-06-28 15:37:32,598] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd
[2025-06-28 15:37:32,598] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl
[2025-06-28 15:37:32,598] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_mac_muladd_4s_4s_8s_9_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_mac_muladd_4s_4s_9s_9_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,598] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,599] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,599] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_hls_deadlock_idx1_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,599] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_regslice_both.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_hls_deadlock_idx0_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_mac_muladd_4s_4s_14s_14_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_hls_deadlock_kernel_monitor_top.vh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_mux_124_40_1_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_mul_4s_4s_8_1_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/47bd/hdl/verilog
[2025-06-28 15:37:32,600] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/dbd8
[2025-06-28 15:37:32,600] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/dbd8/hdl
[2025-06-28 15:37:32,600] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/dbd8/hdl/axis_data_fifo_v2_0_vl_rfs.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/dbd8/hdl
[2025-06-28 15:37:32,600] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6
[2025-06-28 15:37:32,601] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl
[2025-06-28 15:37:32,601] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog
[2025-06-28 15:37:32,601] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog/MVAU_hls_0_hls_deadlock_idx1_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog
[2025-06-28 15:37:32,601] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog/MVAU_hls_0_hls_deadlock_kernel_monitor_top.vh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog
[2025-06-28 15:37:32,601] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog/MVAU_hls_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog
[2025-06-28 15:37:32,601] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog
[2025-06-28 15:37:32,601] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog
[2025-06-28 15:37:32,601] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog
[2025-06-28 15:37:32,601] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog/MVAU_hls_0_hls_deadlock_idx0_monitor.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog
[2025-06-28 15:37:32,602] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog
[2025-06-28 15:37:32,602] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog
[2025-06-28 15:37:32,602] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog/MVAU_hls_0_regslice_both.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/38f6/hdl/verilog
[2025-06-28 15:37:32,602] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design.bxml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-06-28 15:37:32,602] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip
[2025-06-28 15:37:32,602] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0
[2025-06-28 15:37:32,602] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/finn_design_StreamingFIFO_rtl_12_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0
[2025-06-28 15:37:32,602] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/synth
[2025-06-28 15:37:32,602] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/synth/finn_design_StreamingFIFO_rtl_12_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/synth
[2025-06-28 15:37:32,602] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/sim
[2025-06-28 15:37:32,602] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/sim/finn_design_StreamingFIFO_rtl_12_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/sim
[2025-06-28 15:37:32,602] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-06-28 15:37:32,602] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2025-06-28 15:37:32,602] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth
[2025-06-28 15:37:32,603] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth
[2025-06-28 15:37:32,603] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim
[2025-06-28 15:37:32,603] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim/finn_design_StreamingFIFO_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim
[2025-06-28 15:37:32,603] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0
[2025-06-28 15:37:32,603] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/finn_design_StreamingFIFO_rtl_13_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0
[2025-06-28 15:37:32,603] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/synth
[2025-06-28 15:37:32,603] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/synth/finn_design_StreamingFIFO_rtl_13_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/synth
[2025-06-28 15:37:32,603] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/sim
[2025-06-28 15:37:32,603] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/sim/finn_design_StreamingFIFO_rtl_13_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/sim
[2025-06-28 15:37:32,603] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-06-28 15:37:32,603] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2025-06-28 15:37:32,603] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth
[2025-06-28 15:37:32,603] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth/finn_design_StreamingFIFO_rtl_7_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth
[2025-06-28 15:37:32,603] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim
[2025-06-28 15:37:32,603] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim/finn_design_StreamingFIFO_rtl_7_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim
[2025-06-28 15:37:32,603] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0
[2025-06-28 15:37:32,603] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/finn_design_StreamingFIFO_rtl_9_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0
[2025-06-28 15:37:32,604] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/synth
[2025-06-28 15:37:32,604] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/synth/finn_design_StreamingFIFO_rtl_9_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/synth
[2025-06-28 15:37:32,604] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/sim
[2025-06-28 15:37:32,604] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/sim/finn_design_StreamingFIFO_rtl_9_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/sim
[2025-06-28 15:37:32,604] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0
[2025-06-28 15:37:32,604] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/finn_design_fifo_0_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0
[2025-06-28 15:37:32,604] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/finn_design_fifo_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0
[2025-06-28 15:37:32,604] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/synth
[2025-06-28 15:37:32,604] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/synth/finn_design_fifo_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/synth
[2025-06-28 15:37:32,604] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/sim
[2025-06-28 15:37:32,604] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/sim/finn_design_fifo_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/sim
[2025-06-28 15:37:32,604] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0
[2025-06-28 15:37:32,604] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/finn_design_StreamingFIFO_rtl_8_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0
[2025-06-28 15:37:32,604] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/synth
[2025-06-28 15:37:32,604] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/synth/finn_design_StreamingFIFO_rtl_8_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/synth
[2025-06-28 15:37:32,605] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/sim
[2025-06-28 15:37:32,605] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/sim/finn_design_StreamingFIFO_rtl_8_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/sim
[2025-06-28 15:37:32,605] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0
[2025-06-28 15:37:32,605] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/finn_design_MVAU_rtl_0_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0
[2025-06-28 15:37:32,605] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/synth
[2025-06-28 15:37:32,605] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/synth/finn_design_MVAU_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/synth
[2025-06-28 15:37:32,605] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/sim
[2025-06-28 15:37:32,605] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/sim/finn_design_MVAU_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/sim
[2025-06-28 15:37:32,605] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-06-28 15:37:32,605] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0
[2025-06-28 15:37:32,605] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl
[2025-06-28 15:37:32,605] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-28 15:37:32,605] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-28 15:37:32,605] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-28 15:37:32,605] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-28 15:37:32,606] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-28 15:37:32,606] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-28 15:37:32,606] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-28 15:37:32,606] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-28 15:37:32,606] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-28 15:37:32,606] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-28 15:37:32,606] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-28 15:37:32,606] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-28 15:37:32,606] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-28 15:37:32,606] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-28 15:37:32,606] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/hdl/verilog
[2025-06-28 15:37:32,606] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/constraints
[2025-06-28 15:37:32,606] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/constraints/MVAU_hls_3_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/constraints
[2025-06-28 15:37:32,606] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth
[2025-06-28 15:37:32,606] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth
[2025-06-28 15:37:32,606] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim
[2025-06-28 15:37:32,606] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim/finn_design_MVAU_hls_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim
[2025-06-28 15:37:32,606] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0
[2025-06-28 15:37:32,607] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/finn_design_StreamingFIFO_rtl_11_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0
[2025-06-28 15:37:32,607] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/synth
[2025-06-28 15:37:32,607] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/synth/finn_design_StreamingFIFO_rtl_11_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/synth
[2025-06-28 15:37:32,607] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/sim
[2025-06-28 15:37:32,607] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/sim/finn_design_StreamingFIFO_rtl_11_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/sim
[2025-06-28 15:37:32,607] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-06-28 15:37:32,607] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth
[2025-06-28 15:37:32,607] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth/finn_design_MVAU_hls_2_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth
[2025-06-28 15:37:32,607] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim
[2025-06-28 15:37:32,607] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim/finn_design_MVAU_hls_2_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim
[2025-06-28 15:37:32,607] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0
[2025-06-28 15:37:32,607] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-06-28 15:37:32,607] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-06-28 15:37:32,607] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth
[2025-06-28 15:37:32,607] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth
[2025-06-28 15:37:32,608] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim
[2025-06-28 15:37:32,608] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim
[2025-06-28 15:37:32,608] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-06-28 15:37:32,608] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0
[2025-06-28 15:37:32,608] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl
[2025-06-28 15:37:32,608] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,608] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,608] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,608] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,608] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,608] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,608] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,608] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,608] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,608] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,608] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/hdl/verilog
[2025-06-28 15:37:32,609] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints
[2025-06-28 15:37:32,609] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints/MVAU_hls_1_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/constraints
[2025-06-28 15:37:32,610] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth
[2025-06-28 15:37:32,610] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth
[2025-06-28 15:37:32,610] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim
[2025-06-28 15:37:32,610] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim/finn_design_MVAU_hls_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim
[2025-06-28 15:37:32,610] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-06-28 15:37:32,610] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth
[2025-06-28 15:37:32,610] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth
[2025-06-28 15:37:32,610] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim
[2025-06-28 15:37:32,610] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim/finn_design_MVAU_hls_0_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim
[2025-06-28 15:37:32,610] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2025-06-28 15:37:32,610] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-06-28 15:37:32,610] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2025-06-28 15:37:32,610] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints
[2025-06-28 15:37:32,610] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints/MVAU_hls_0_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints
[2025-06-28 15:37:32,610] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth
[2025-06-28 15:37:32,610] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth
[2025-06-28 15:37:32,610] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim
[2025-06-28 15:37:32,611] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim/finn_design_MVAU_hls_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim
[2025-06-28 15:37:32,611] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0
[2025-06-28 15:37:32,611] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/finn_design_ConvolutionInputGenerator_rtl_0_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0
[2025-06-28 15:37:32,611] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth
[2025-06-28 15:37:32,611] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth/finn_design_ConvolutionInputGenerator_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth
[2025-06-28 15:37:32,611] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/sim
[2025-06-28 15:37:32,611] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/sim/finn_design_ConvolutionInputGenerator_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/sim
[2025-06-28 15:37:32,611] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-06-28 15:37:32,611] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0
[2025-06-28 15:37:32,611] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth
[2025-06-28 15:37:32,611] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth
[2025-06-28 15:37:32,611] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim
[2025-06-28 15:37:32,611] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim/finn_design_StreamingFIFO_rtl_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/sim
[2025-06-28 15:37:32,612] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-06-28 15:37:32,612] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2025-06-28 15:37:32,612] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth
[2025-06-28 15:37:32,612] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth
[2025-06-28 15:37:32,612] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim
[2025-06-28 15:37:32,612] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim/finn_design_StreamingFIFO_rtl_4_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim
[2025-06-28 15:37:32,612] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0
[2025-06-28 15:37:32,612] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/finn_design_StreamingDataWidthConverter_rtl_3_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0
[2025-06-28 15:37:32,612] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/synth
[2025-06-28 15:37:32,612] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/synth/finn_design_StreamingDataWidthConverter_rtl_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/synth
[2025-06-28 15:37:32,612] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/sim
[2025-06-28 15:37:32,612] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/sim/finn_design_StreamingDataWidthConverter_rtl_3_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/sim
[2025-06-28 15:37:32,613] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0
[2025-06-28 15:37:32,613] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/finn_design_ConvolutionInputGenerator_rtl_2_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0
[2025-06-28 15:37:32,613] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/synth
[2025-06-28 15:37:32,613] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/synth/finn_design_ConvolutionInputGenerator_rtl_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/synth
[2025-06-28 15:37:32,613] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/sim
[2025-06-28 15:37:32,613] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/sim/finn_design_ConvolutionInputGenerator_rtl_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/sim
[2025-06-28 15:37:32,613] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-06-28 15:37:32,613] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-06-28 15:37:32,613] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth
[2025-06-28 15:37:32,613] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth
[2025-06-28 15:37:32,613] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim
[2025-06-28 15:37:32,613] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim
[2025-06-28 15:37:32,613] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-06-28 15:37:32,613] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0
[2025-06-28 15:37:32,613] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth
[2025-06-28 15:37:32,613] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth/finn_design_StreamingFIFO_rtl_6_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth
[2025-06-28 15:37:32,613] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim
[2025-06-28 15:37:32,613] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim/finn_design_StreamingFIFO_rtl_6_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim
[2025-06-28 15:37:32,613] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0
[2025-06-28 15:37:32,613] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/finn_design_StreamingMaxPool_hls_0_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0
[2025-06-28 15:37:32,614] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/constraints
[2025-06-28 15:37:32,614] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/constraints/StreamingMaxPool_hls_0_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/constraints
[2025-06-28 15:37:32,614] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/synth
[2025-06-28 15:37:32,614] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/synth/finn_design_StreamingMaxPool_hls_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/synth
[2025-06-28 15:37:32,614] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/sim
[2025-06-28 15:37:32,614] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/sim/finn_design_StreamingMaxPool_hls_0_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/sim
[2025-06-28 15:37:32,614] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-06-28 15:37:32,614] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-06-28 15:37:32,614] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth
[2025-06-28 15:37:32,614] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth
[2025-06-28 15:37:32,614] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/sim
[2025-06-28 15:37:32,615] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/sim/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/sim
[2025-06-28 15:37:32,615] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-06-28 15:37:32,615] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0
[2025-06-28 15:37:32,615] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth
[2025-06-28 15:37:32,615] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth/finn_design_MVAU_hls_3_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth
[2025-06-28 15:37:32,615] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim
[2025-06-28 15:37:32,615] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim/finn_design_MVAU_hls_3_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim
[2025-06-28 15:37:32,615] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-06-28 15:37:32,615] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0
[2025-06-28 15:37:32,615] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth
[2025-06-28 15:37:32,615] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth
[2025-06-28 15:37:32,615] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim
[2025-06-28 15:37:32,615] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim/finn_design_StreamingFIFO_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/sim
[2025-06-28 15:37:32,615] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-06-28 15:37:32,615] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0
[2025-06-28 15:37:32,615] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth
[2025-06-28 15:37:32,615] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth/finn_design_MVAU_hls_1_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth
[2025-06-28 15:37:32,615] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim
[2025-06-28 15:37:32,615] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim/finn_design_MVAU_hls_1_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim
[2025-06-28 15:37:32,615] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0
[2025-06-28 15:37:32,615] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/synth
[2025-06-28 15:37:32,616] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/synth/finn_design_StreamingFIFO_rtl_10_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/synth
[2025-06-28 15:37:32,616] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/sim
[2025-06-28 15:37:32,616] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/sim/finn_design_StreamingFIFO_rtl_10_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/sim
[2025-06-28 15:37:32,616] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/finn_design_StreamingFIFO_rtl_10_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0
[2025-06-28 15:37:32,616] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0
[2025-06-28 15:37:32,616] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/finn_design_ConvolutionInputGenerator_rtl_1_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0
[2025-06-28 15:37:32,616] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/synth
[2025-06-28 15:37:32,616] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/synth/finn_design_ConvolutionInputGenerator_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/synth
[2025-06-28 15:37:32,616] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/sim
[2025-06-28 15:37:32,616] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/sim/finn_design_ConvolutionInputGenerator_rtl_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/sim
[2025-06-28 15:37:32,616] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-06-28 15:37:32,616] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl
[2025-06-28 15:37:32,616] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-28 15:37:32,616] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-28 15:37:32,616] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-28 15:37:32,616] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-28 15:37:32,616] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-28 15:37:32,616] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-28 15:37:32,616] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-28 15:37:32,616] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-28 15:37:32,616] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-28 15:37:32,616] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-28 15:37:32,616] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-28 15:37:32,617] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-28 15:37:32,617] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-28 15:37:32,617] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-28 15:37:32,617] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.dat -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/hdl/verilog
[2025-06-28 15:37:32,617] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/constraints
[2025-06-28 15:37:32,617] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/constraints/MVAU_hls_2_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/constraints
[2025-06-28 15:37:32,617] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth
[2025-06-28 15:37:32,617] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth
[2025-06-28 15:37:32,617] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim
[2025-06-28 15:37:32,617] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim/finn_design_MVAU_hls_2_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim
[2025-06-28 15:37:32,617] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0
[2025-06-28 15:37:32,617] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0
[2025-06-28 15:37:32,617] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/finn_design_MVAU_rtl_0_wstrm_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0
[2025-06-28 15:37:32,617] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/synth
[2025-06-28 15:37:32,617] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/synth/finn_design_MVAU_rtl_0_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/synth
[2025-06-28 15:37:32,617] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/sim
[2025-06-28 15:37:32,617] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/sim/finn_design_MVAU_rtl_0_wstrm_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/sim
[2025-06-28 15:37:32,617] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0
[2025-06-28 15:37:32,617] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/constraints
[2025-06-28 15:37:32,617] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/constraints/StreamingMaxPool_hls_1_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/constraints
[2025-06-28 15:37:32,618] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/synth
[2025-06-28 15:37:32,618] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/synth/finn_design_StreamingMaxPool_hls_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/synth
[2025-06-28 15:37:32,618] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/sim
[2025-06-28 15:37:32,618] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/sim/finn_design_StreamingMaxPool_hls_1_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/sim
[2025-06-28 15:37:32,618] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/finn_design_StreamingMaxPool_hls_1_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0
[2025-06-28 15:37:32,618] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-06-28 15:37:32,618] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth
[2025-06-28 15:37:32,618] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth/finn_design_StreamingFIFO_rtl_5_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth
[2025-06-28 15:37:32,618] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim
[2025-06-28 15:37:32,618] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim/finn_design_StreamingFIFO_rtl_5_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim
[2025-06-28 15:37:32,618] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2025-06-28 15:37:32,618] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0
[2025-06-28 15:37:32,618] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/synth
[2025-06-28 15:37:32,618] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/synth/finn_design_StreamingFIFO_rtl_14_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/synth
[2025-06-28 15:37:32,618] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/finn_design_StreamingFIFO_rtl_14_0.xml -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0
[2025-06-28 15:37:32,618] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/sim
[2025-06-28 15:37:32,618] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/sim/finn_design_StreamingFIFO_rtl_14_0.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/sim
[2025-06-28 15:37:32,618] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl
[2025-06-28 15:37:32,618] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl
[2025-06-28 15:37:32,618] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-06-28 15:37:32,618] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.hwdef -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-06-28 15:37:32,618] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2025-06-28 15:37:32,618] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design_ooc.xdc -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2025-06-28 15:37:32,619] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-06-28 15:37:32,619] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.protoinst -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-06-28 15:37:32,619] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.v -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2025-06-28 15:37:32,619] creating /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff
[2025-06-28 15:37:32,619] copying /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff/finn_design.hwh -> /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff
[2025-06-28 15:37:32,619] Vivado stitched IP written into /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/fold/stitched_ip
[2025-06-28 15:37:32,620] Running step: step_measure_rtlsim_performance [15/19]
[2025-06-28 15:37:32,621] rtlsim_use_vivado_comps is enabled, may yield incorrect results
[2025-06-28 15:37:35,105] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6421:8: Duplicate declaration of module: 'dwc_axi'
[2025-06-28 15:37:35,105]  6421 | module dwc_axi #(
[2025-06-28 15:37:35,105]       |        ^~~~~~~
[2025-06-28 15:37:35,105]                  /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:5327:8: ... Location of original declaration
[2025-06-28 15:37:35,105]  5327 | module dwc_axi #(
[2025-06-28 15:37:35,105]       |        ^~~~~~~
[2025-06-28 15:37:35,105]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-06-28 15:37:35,105]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-06-28 15:37:35,105] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15861:8: Duplicate declaration of module: 'dwc_axi'
[2025-06-28 15:37:35,105] 15861 | module dwc_axi #(
[2025-06-28 15:37:35,105]       |        ^~~~~~~
[2025-06-28 15:37:35,105]                  /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:5327:8: ... Location of original declaration
[2025-06-28 15:37:35,105]  5327 | module dwc_axi #(
[2025-06-28 15:37:35,105]       |        ^~~~~~~
[2025-06-28 15:37:35,105] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:40126:8: Duplicate declaration of module: 'dwc'
[2025-06-28 15:37:35,105] 40126 | module dwc #(
[2025-06-28 15:37:35,105]       |        ^~~
[2025-06-28 15:37:35,105]                  /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:756:8: ... Location of original declaration
[2025-06-28 15:37:35,105]   756 | module dwc #(
[2025-06-28 15:37:35,105]       |        ^~~
[2025-06-28 15:37:35,105] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:40473:8: Duplicate declaration of module: 'dwc_axi'
[2025-06-28 15:37:35,105] 40473 | module dwc_axi #(
[2025-06-28 15:37:35,105]       |        ^~~~~~~
[2025-06-28 15:37:35,105]                  /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:5327:8: ... Location of original declaration
[2025-06-28 15:37:35,105]  5327 | module dwc_axi #(
[2025-06-28 15:37:35,105]       |        ^~~~~~~
[2025-06-28 15:37:35,105] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42969:8: Duplicate declaration of module: 'swg_controller'
[2025-06-28 15:37:35,105] 42969 | module swg_controller
[2025-06-28 15:37:35,105]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,105]                  /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3947:8: ... Location of original declaration
[2025-06-28 15:37:35,105]  3947 | module swg_controller
[2025-06-28 15:37:35,105]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:43084:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-06-28 15:37:35,105] 43084 | module swg_cyclic_buffer_addressable #(
[2025-06-28 15:37:35,105]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105]                  /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4062:8: ... Location of original declaration
[2025-06-28 15:37:35,105]  4062 | module swg_cyclic_buffer_addressable #(
[2025-06-28 15:37:35,105]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:43111:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-06-28 15:37:35,105] 43111 | module swg_reg_buffer
[2025-06-28 15:37:35,105]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,105]                  /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4089:8: ... Location of original declaration
[2025-06-28 15:37:35,105]  4089 | module swg_reg_buffer
[2025-06-28 15:37:35,105]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:43140:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-06-28 15:37:35,105] 43140 | module swg_ram_buffer
[2025-06-28 15:37:35,105]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,105]                  /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4118:8: ... Location of original declaration
[2025-06-28 15:37:35,105]  4118 | module swg_ram_buffer
[2025-06-28 15:37:35,105]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:46156:8: Duplicate declaration of module: 'swg_controller'
[2025-06-28 15:37:35,105] 46156 | module swg_controller
[2025-06-28 15:37:35,105]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,105]                  /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3947:8: ... Location of original declaration
[2025-06-28 15:37:35,105]  3947 | module swg_controller
[2025-06-28 15:37:35,105]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:46271:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-06-28 15:37:35,105] 46271 | module swg_cyclic_buffer_addressable #(
[2025-06-28 15:37:35,105]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105]                  /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4062:8: ... Location of original declaration
[2025-06-28 15:37:35,105]  4062 | module swg_cyclic_buffer_addressable #(
[2025-06-28 15:37:35,105]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:46298:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-06-28 15:37:35,105] 46298 | module swg_reg_buffer
[2025-06-28 15:37:35,105]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,105]                  /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4089:8: ... Location of original declaration
[2025-06-28 15:37:35,105]  4089 | module swg_reg_buffer
[2025-06-28 15:37:35,105]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:46327:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-06-28 15:37:35,105] 46327 | module swg_ram_buffer
[2025-06-28 15:37:35,105]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,105]                  /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4118:8: ... Location of original declaration
[2025-06-28 15:37:35,105]  4118 | module swg_ram_buffer
[2025-06-28 15:37:35,105]       |        ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:47447:8: Duplicate declaration of module: 'dwc'
[2025-06-28 15:37:35,105] 47447 | module dwc #(
[2025-06-28 15:37:35,105]       |        ^~~
[2025-06-28 15:37:35,105]                  /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:756:8: ... Location of original declaration
[2025-06-28 15:37:35,105]   756 | module dwc #(
[2025-06-28 15:37:35,105]       |        ^~~
[2025-06-28 15:37:35,105] %Warning-MODDUP: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:50947:8: Duplicate declaration of module: 'dwc'
[2025-06-28 15:37:35,105] 50947 | module dwc #(
[2025-06-28 15:37:35,105]       |        ^~~
[2025-06-28 15:37:35,105]                  /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:756:8: ... Location of original declaration
[2025-06-28 15:37:35,105]   756 | module dwc #(
[2025-06-28 15:37:35,105]       |        ^~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42210:34: Cell has missing pin: 'awready'
[2025-06-28 15:37:35,105] 42210 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42210:34: Cell has missing pin: 'wready'
[2025-06-28 15:37:35,105] 42210 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42210:34: Cell has missing pin: 'bvalid'
[2025-06-28 15:37:35,105] 42210 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42210:34: Cell has missing pin: 'bresp'
[2025-06-28 15:37:35,105] 42210 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42210:34: Cell has missing pin: 'arready'
[2025-06-28 15:37:35,105] 42210 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42210:34: Cell has missing pin: 'rvalid'
[2025-06-28 15:37:35,105] 42210 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42210:34: Cell has missing pin: 'rresp'
[2025-06-28 15:37:35,105] 42210 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42210:34: Cell has missing pin: 'rdata'
[2025-06-28 15:37:35,105] 42210 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42279:34: Cell has missing pin: 'awready'
[2025-06-28 15:37:35,105] 42279 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42279:34: Cell has missing pin: 'wready'
[2025-06-28 15:37:35,105] 42279 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42279:34: Cell has missing pin: 'bvalid'
[2025-06-28 15:37:35,105] 42279 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42279:34: Cell has missing pin: 'bresp'
[2025-06-28 15:37:35,105] 42279 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42279:34: Cell has missing pin: 'arready'
[2025-06-28 15:37:35,105] 42279 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42279:34: Cell has missing pin: 'rvalid'
[2025-06-28 15:37:35,105] 42279 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42279:34: Cell has missing pin: 'rresp'
[2025-06-28 15:37:35,105] 42279 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42279:34: Cell has missing pin: 'rdata'
[2025-06-28 15:37:35,105] 42279 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42348:34: Cell has missing pin: 'awready'
[2025-06-28 15:37:35,105] 42348 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42348:34: Cell has missing pin: 'wready'
[2025-06-28 15:37:35,105] 42348 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,105] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42348:34: Cell has missing pin: 'bvalid'
[2025-06-28 15:37:35,105] 42348 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-28 15:37:35,105]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42348:34: Cell has missing pin: 'bresp'
[2025-06-28 15:37:35,106] 42348 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42348:34: Cell has missing pin: 'arready'
[2025-06-28 15:37:35,106] 42348 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42348:34: Cell has missing pin: 'rvalid'
[2025-06-28 15:37:35,106] 42348 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42348:34: Cell has missing pin: 'rresp'
[2025-06-28 15:37:35,106] 42348 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42348:34: Cell has missing pin: 'rdata'
[2025-06-28 15:37:35,106] 42348 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42417:34: Cell has missing pin: 'awready'
[2025-06-28 15:37:35,106] 42417 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42417:34: Cell has missing pin: 'wready'
[2025-06-28 15:37:35,106] 42417 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42417:34: Cell has missing pin: 'bvalid'
[2025-06-28 15:37:35,106] 42417 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42417:34: Cell has missing pin: 'bresp'
[2025-06-28 15:37:35,106] 42417 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42417:34: Cell has missing pin: 'arready'
[2025-06-28 15:37:35,106] 42417 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42417:34: Cell has missing pin: 'rvalid'
[2025-06-28 15:37:35,106] 42417 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42417:34: Cell has missing pin: 'rresp'
[2025-06-28 15:37:35,106] 42417 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42417:34: Cell has missing pin: 'rdata'
[2025-06-28 15:37:35,106] 42417 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42486:34: Cell has missing pin: 'awready'
[2025-06-28 15:37:35,106] 42486 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42486:34: Cell has missing pin: 'wready'
[2025-06-28 15:37:35,106] 42486 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42486:34: Cell has missing pin: 'bvalid'
[2025-06-28 15:37:35,106] 42486 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42486:34: Cell has missing pin: 'bresp'
[2025-06-28 15:37:35,106] 42486 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42486:34: Cell has missing pin: 'arready'
[2025-06-28 15:37:35,106] 42486 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42486:34: Cell has missing pin: 'rvalid'
[2025-06-28 15:37:35,106] 42486 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42486:34: Cell has missing pin: 'rresp'
[2025-06-28 15:37:35,106] 42486 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42486:34: Cell has missing pin: 'rdata'
[2025-06-28 15:37:35,106] 42486 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2025-06-28 15:37:35,106]       |                                  ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42779:37: Cell has missing pin: 'count'
[2025-06-28 15:37:35,106] 42779 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42779:37: Cell has missing pin: 'maxcount'
[2025-06-28 15:37:35,106] 42779 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42788:37: Cell has missing pin: 'count'
[2025-06-28 15:37:35,106] 42788 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42788:37: Cell has missing pin: 'maxcount'
[2025-06-28 15:37:35,106] 42788 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42797:38: Cell has missing pin: 'count'
[2025-06-28 15:37:35,106] 42797 |   finn_design_StreamingFIFO_rtl_10_0 StreamingFIFO_rtl_10
[2025-06-28 15:37:35,106]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42797:38: Cell has missing pin: 'maxcount'
[2025-06-28 15:37:35,106] 42797 |   finn_design_StreamingFIFO_rtl_10_0 StreamingFIFO_rtl_10
[2025-06-28 15:37:35,106]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42806:38: Cell has missing pin: 'count'
[2025-06-28 15:37:35,106] 42806 |   finn_design_StreamingFIFO_rtl_11_0 StreamingFIFO_rtl_11
[2025-06-28 15:37:35,106]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42806:38: Cell has missing pin: 'maxcount'
[2025-06-28 15:37:35,106] 42806 |   finn_design_StreamingFIFO_rtl_11_0 StreamingFIFO_rtl_11
[2025-06-28 15:37:35,106]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42815:38: Cell has missing pin: 'count'
[2025-06-28 15:37:35,106] 42815 |   finn_design_StreamingFIFO_rtl_12_0 StreamingFIFO_rtl_12
[2025-06-28 15:37:35,106]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42815:38: Cell has missing pin: 'maxcount'
[2025-06-28 15:37:35,106] 42815 |   finn_design_StreamingFIFO_rtl_12_0 StreamingFIFO_rtl_12
[2025-06-28 15:37:35,106]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42824:38: Cell has missing pin: 'count'
[2025-06-28 15:37:35,106] 42824 |   finn_design_StreamingFIFO_rtl_13_0 StreamingFIFO_rtl_13
[2025-06-28 15:37:35,106]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42824:38: Cell has missing pin: 'maxcount'
[2025-06-28 15:37:35,106] 42824 |   finn_design_StreamingFIFO_rtl_13_0 StreamingFIFO_rtl_13
[2025-06-28 15:37:35,106]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42833:38: Cell has missing pin: 'count'
[2025-06-28 15:37:35,106] 42833 |   finn_design_StreamingFIFO_rtl_14_0 StreamingFIFO_rtl_14
[2025-06-28 15:37:35,106]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42833:38: Cell has missing pin: 'maxcount'
[2025-06-28 15:37:35,106] 42833 |   finn_design_StreamingFIFO_rtl_14_0 StreamingFIFO_rtl_14
[2025-06-28 15:37:35,106]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42851:37: Cell has missing pin: 'count'
[2025-06-28 15:37:35,106] 42851 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42851:37: Cell has missing pin: 'maxcount'
[2025-06-28 15:37:35,106] 42851 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42860:37: Cell has missing pin: 'count'
[2025-06-28 15:37:35,106] 42860 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42860:37: Cell has missing pin: 'maxcount'
[2025-06-28 15:37:35,106] 42860 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42869:37: Cell has missing pin: 'count'
[2025-06-28 15:37:35,106] 42869 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42869:37: Cell has missing pin: 'maxcount'
[2025-06-28 15:37:35,106] 42869 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42878:37: Cell has missing pin: 'count'
[2025-06-28 15:37:35,106] 42878 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42878:37: Cell has missing pin: 'maxcount'
[2025-06-28 15:37:35,106] 42878 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42887:37: Cell has missing pin: 'count'
[2025-06-28 15:37:35,106] 42887 |   finn_design_StreamingFIFO_rtl_7_0 StreamingFIFO_rtl_7
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42887:37: Cell has missing pin: 'maxcount'
[2025-06-28 15:37:35,106] 42887 |   finn_design_StreamingFIFO_rtl_7_0 StreamingFIFO_rtl_7
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42896:37: Cell has missing pin: 'count'
[2025-06-28 15:37:35,106] 42896 |   finn_design_StreamingFIFO_rtl_8_0 StreamingFIFO_rtl_8
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42896:37: Cell has missing pin: 'maxcount'
[2025-06-28 15:37:35,106] 42896 |   finn_design_StreamingFIFO_rtl_8_0 StreamingFIFO_rtl_8
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42905:37: Cell has missing pin: 'count'
[2025-06-28 15:37:35,106] 42905 |   finn_design_StreamingFIFO_rtl_9_0 StreamingFIFO_rtl_9
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-PINMISSING: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:42905:37: Cell has missing pin: 'maxcount'
[2025-06-28 15:37:35,106] 42905 |   finn_design_StreamingFIFO_rtl_9_0 StreamingFIFO_rtl_9
[2025-06-28 15:37:35,106]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-TIMESCALEMOD: /home/changhong/prj/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-06-28 15:37:35,106]    32 | package swg;
[2025-06-28 15:37:35,106]       |         ^~~
[2025-06-28 15:37:35,106]                        /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10:8: ... Location of module with timescale
[2025-06-28 15:37:35,106]    10 | module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R (
[2025-06-28 15:37:35,106]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:44433:47: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'C_IS_ACLK_ASYNC' generates 32 bits.
[2025-06-28 15:37:35,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst
[2025-06-28 15:37:35,106] 44433 | localparam LP_CLOCKING_MODE = C_IS_ACLK_ASYNC ? "independent_clock" : "common_clock";
[2025-06-28 15:37:35,106]       |                                               ^
[2025-06-28 15:37:35,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:44543:20: Operator VAR 'LP_S_ACLKEN_CAN_TOGGLE' expects 32 bits on the Initial value, but Initial value's LOGOR generates 1 bits.
[2025-06-28 15:37:35,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst
[2025-06-28 15:37:35,106] 44543 | localparam integer LP_S_ACLKEN_CAN_TOGGLE = (C_ACLKEN_CONV_MODE == 1) || (C_ACLKEN_CONV_MODE == 3);
[2025-06-28 15:37:35,106]       |                    ^~~~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:44544:20: Operator VAR 'LP_M_ACLKEN_CAN_TOGGLE' expects 32 bits on the Initial value, but Initial value's LOGOR generates 1 bits.
[2025-06-28 15:37:35,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst
[2025-06-28 15:37:35,106] 44544 | localparam integer LP_M_ACLKEN_CAN_TOGGLE = (C_ACLKEN_CONV_MODE == 2) || (C_ACLKEN_CONV_MODE == 3);
[2025-06-28 15:37:35,106]       |                    ^~~~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:44578:28: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'LP_M_ACLKEN_CAN_TOGGLE' generates 32 bits.
[2025-06-28 15:37:35,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst
[2025-06-28 15:37:35,106] 44578 |   if (C_IS_ACLK_ASYNC == 1 && LP_M_ACLKEN_CAN_TOGGLE) begin : gen_async_clock_and_reset
[2025-06-28 15:37:35,106]       |                            ^~
[2025-06-28 15:37:35,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:51254:21: Operator VAR 'SIMD_UNEVEN' expects 1 bits on the Initial value, but Initial value's MODDIV generates 32 bits.
[2025-06-28 15:37:35,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-28 15:37:35,106] 51254 |  localparam bit     SIMD_UNEVEN = SIMD % 2
[2025-06-28 15:37:35,106]       |                     ^~~~~~~~~~~
[2025-06-28 15:37:35,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:51371:69: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'PUMPED_COMPUTE' generates 1 bits.
[2025-06-28 15:37:35,106]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-28 15:37:35,106] 51371 |   localparam int unsigned  DSP_SIMD = EFFECTIVE_SIMD/(PUMPED_COMPUTE+1);
[2025-06-28 15:37:35,106]       |                                                                     ^
[2025-06-28 15:37:35,106] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:51483:3: Operator GENCASE expects 144 bits on the Case expression, but Case expression's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-06-28 15:37:35,106]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-28 15:37:35,106] 51483 |   case(COMPUTE_CORE)
[2025-06-28 15:37:35,107]       |   ^~~~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:50022:1: Logical operator GENIF expects 1 bit on the If, but If's OR generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.s_util_aclken_converter_wrapper_0
[2025-06-28 15:37:35,107] 50022 | if (C_S_ACLKEN_CAN_TOGGLE | C_M_ACLKEN_CAN_TOGGLE) begin : gen_aclken_converter
[2025-06-28 15:37:35,107]       | ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2513:68: Operator EQ expects 48 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,107]  2513 |   localparam integer P_FIFO_MEMORY_TYPE      = ( (FIFO_MEMORY_TYPE == "lutram"   || FIFO_MEMORY_TYPE == "LUTRAM"   || FIFO_MEMORY_TYPE == "distributed"   || FIFO_MEMORY_TYPE == "DISTRIBUTED"  ) ? 1 :
[2025-06-28 15:37:35,107]       |                                                                    ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2513:102: Operator EQ expects 48 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,107]  2513 |   localparam integer P_FIFO_MEMORY_TYPE      = ( (FIFO_MEMORY_TYPE == "lutram"   || FIFO_MEMORY_TYPE == "LUTRAM"   || FIFO_MEMORY_TYPE == "distributed"   || FIFO_MEMORY_TYPE == "DISTRIBUTED"  ) ? 1 :
[2025-06-28 15:37:35,107]       |                                                                                                      ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2513:136: Operator EQ expects 88 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,107]  2513 |   localparam integer P_FIFO_MEMORY_TYPE      = ( (FIFO_MEMORY_TYPE == "lutram"   || FIFO_MEMORY_TYPE == "LUTRAM"   || FIFO_MEMORY_TYPE == "distributed"   || FIFO_MEMORY_TYPE == "DISTRIBUTED"  ) ? 1 :
[2025-06-28 15:37:35,107]       |                                                                                                                                        ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2513:175: Operator EQ expects 88 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,107]  2513 |   localparam integer P_FIFO_MEMORY_TYPE      = ( (FIFO_MEMORY_TYPE == "lutram"   || FIFO_MEMORY_TYPE == "LUTRAM"   || FIFO_MEMORY_TYPE == "distributed"   || FIFO_MEMORY_TYPE == "DISTRIBUTED"  ) ? 1 :
[2025-06-28 15:37:35,107]       |                                                                                                                                                                               ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2514:128: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,107]  2514 |                                                ( (FIFO_MEMORY_TYPE == "bram" || FIFO_MEMORY_TYPE == "BRAM" || FIFO_MEMORY_TYPE == "block" || FIFO_MEMORY_TYPE == "BLOCK") ? 2 :
[2025-06-28 15:37:35,107]       |                                                                                                                                ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2514:159: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,107]  2514 |                                                ( (FIFO_MEMORY_TYPE == "bram" || FIFO_MEMORY_TYPE == "BRAM" || FIFO_MEMORY_TYPE == "block" || FIFO_MEMORY_TYPE == "BLOCK") ? 2 :
[2025-06-28 15:37:35,107]       |                                                                                                                                                               ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2515:128: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,107]  2515 |                                                ( (FIFO_MEMORY_TYPE == "uram" || FIFO_MEMORY_TYPE == "URAM" || FIFO_MEMORY_TYPE == "ultra" || FIFO_MEMORY_TYPE == "ULTRA") ? 3 :
[2025-06-28 15:37:35,107]       |                                                                                                                                ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2515:159: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,107]  2515 |                                                ( (FIFO_MEMORY_TYPE == "uram" || FIFO_MEMORY_TYPE == "URAM" || FIFO_MEMORY_TYPE == "ultra" || FIFO_MEMORY_TYPE == "ULTRA") ? 3 :
[2025-06-28 15:37:35,107]       |                                                                                                                                                               ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2516:68: Operator EQ expects 64 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,107]  2516 |                                                ( (FIFO_MEMORY_TYPE == "mixedram" || FIFO_MEMORY_TYPE == "MIXEDRAM" || FIFO_MEMORY_TYPE == "mixed" || FIFO_MEMORY_TYPE == "MIXED" ) ? 4 : 0))));
[2025-06-28 15:37:35,107]       |                                                                    ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2516:102: Operator EQ expects 64 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,107]  2516 |                                                ( (FIFO_MEMORY_TYPE == "mixedram" || FIFO_MEMORY_TYPE == "MIXEDRAM" || FIFO_MEMORY_TYPE == "mixed" || FIFO_MEMORY_TYPE == "MIXED" ) ? 4 : 0))));
[2025-06-28 15:37:35,107]       |                                                                                                      ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2516:136: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,107]  2516 |                                                ( (FIFO_MEMORY_TYPE == "mixedram" || FIFO_MEMORY_TYPE == "MIXEDRAM" || FIFO_MEMORY_TYPE == "mixed" || FIFO_MEMORY_TYPE == "MIXED" ) ? 4 : 0))));
[2025-06-28 15:37:35,107]       |                                                                                                                                        ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2516:167: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'FIFO_MEMORY_TYPE' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,107]  2516 |                                                ( (FIFO_MEMORY_TYPE == "mixedram" || FIFO_MEMORY_TYPE == "MIXEDRAM" || FIFO_MEMORY_TYPE == "mixed" || FIFO_MEMORY_TYPE == "MIXED" ) ? 4 : 0))));
[2025-06-28 15:37:35,107]       |                                                                                                                                                                       ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2602:40: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'P_COMMON_CLOCK' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,107]  2602 |         .DEST_SYNC_FF   (P_COMMON_CLOCK?4:CDC_SYNC_STAGES),
[2025-06-28 15:37:35,107]       |                                        ^
[2025-06-28 15:37:35,107] %Warning-LITENDIAN: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12555:16: Little bit endian vector: left < right of bit range: [-1:0]
[2025-06-28 15:37:35,107]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-28 15:37:35,107] 12555 |  typedef logic [$clog2(DEPTH)-1:0]  addr_t;
[2025-06-28 15:37:35,107]       |                ^
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:195:97: Operator SUB expects 32 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
[2025-06-28 15:37:35,107]                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-28 15:37:35,107]   195 |   localparam PE_THRESH_ADJ   = (READ_MODE_LL == 1 && FIFO_MEMORY_TYPE != 5) ? PROG_EMPTY_THRESH - 2'h2 : PROG_EMPTY_THRESH;
[2025-06-28 15:37:35,107]       |                                                                                                 ^
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:197:107: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'COMMON_CLOCK' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-28 15:37:35,107]   197 |   localparam PF_THRESH_MIN   = 3+(READ_MODE_LL*2*(((FIFO_WRITE_DEPTH-1)/FIFO_READ_DEPTH)+1))+(COMMON_CLOCK?0:CDC_DEST_SYNC_FF);
[2025-06-28 15:37:35,107]       |                                                                                                           ^
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:206:38: Operator FUNCREF 'hstr2bin' expects 128 bits on the Function Argument, but Function Argument's VARREF 'USE_ADV_FEATURES' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-28 15:37:35,107]   206 |   localparam [15:0] EN_ADV_FEATURE = hstr2bin(USE_ADV_FEATURES);
[2025-06-28 15:37:35,107]       |                                      ^~~~~~~~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:566:45: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'COMMON_CLOCK' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-28 15:37:35,107]   566 |     .CLOCKING_MODE            (COMMON_CLOCK ? 0 : 1 ),
[2025-06-28 15:37:35,107]       |                                             ^
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:293:94: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's MODDIVS generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]   293 |   localparam integer  rsta_loop_iter  =  (READ_DATA_WIDTH_A < 4) ? 4 : (READ_DATA_WIDTH_A%4) ? (READ_DATA_WIDTH_A + (4-READ_DATA_WIDTH_A%4)) : READ_DATA_WIDTH_A;
[2025-06-28 15:37:35,107]       |                                                                                              ^
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:294:93: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's MODDIVS generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]   294 |   localparam integer rstb_loop_iter  =  (READ_DATA_WIDTH_B < 4) ? 4 : (READ_DATA_WIDTH_B%4) ? (READ_DATA_WIDTH_B + (4-READ_DATA_WIDTH_B%4)) : READ_DATA_WIDTH_B;
[2025-06-28 15:37:35,107]       |                                                                                             ^
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2603:50: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'USE_EMBEDDED_CONSTRAINT' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]  2603 |     localparam EMB_XDC = USE_EMBEDDED_CONSTRAINT ? "yes" : "no";
[2025-06-28 15:37:35,107]       |                                                  ^
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2605:73: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'RST_MODE_B' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]  2605 |     localparam logic [READ_DATA_WIDTH_B_ECC-1:0] rstb_val = (RST_MODE_B == "ASYNC") ? {READ_DATA_WIDTH_B_ECC{1'b0}} : rst_val_conv_b(READ_RESET_VALUE_B);
[2025-06-28 15:37:35,107]       |                                                                         ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2605:119: Operator FUNCREF 'rst_val_conv_b' expects 272 bits on the Function Argument, but Function Argument's VARREF 'READ_RESET_VALUE_B' generates 8 bits.
[2025-06-28 15:37:35,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]  2605 |     localparam logic [READ_DATA_WIDTH_B_ECC-1:0] rstb_val = (RST_MODE_B == "ASYNC") ? {READ_DATA_WIDTH_B_ECC{1'b0}} : rst_val_conv_b(READ_RESET_VALUE_B);
[2025-06-28 15:37:35,107]       |                                                                                                                       ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3038:24: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'RST_MODE_B' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]  3038 |         if((RST_MODE_B == "ASYNC")) begin
[2025-06-28 15:37:35,107]       |                        ^~
[2025-06-28 15:37:35,107] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1104:8: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,107]                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.gaxis_rst_sync.xpm_cdc_sync_rst_inst
[2025-06-28 15:37:35,107]  1104 |       #1 $finish;
[2025-06-28 15:37:35,107]       |        ^
[2025-06-28 15:37:35,107] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1145:6: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,107]                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.gaxis_rst_sync.xpm_cdc_sync_rst_inst
[2025-06-28 15:37:35,107]  1145 |     #1;
[2025-06-28 15:37:35,107]       |      ^
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1917:19: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'RST_VALUE' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_fwft.ge_fwft_d1_inst
[2025-06-28 15:37:35,107]  1917 |   reg d_out_int = RST_VALUE;
[2025-06-28 15:37:35,107]       |                   ^~~~~~~~~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1920:17: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'RST_VALUE' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_fwft.ge_fwft_d1_inst
[2025-06-28 15:37:35,107]  1920 |       d_out_int <= RST_VALUE;
[2025-06-28 15:37:35,107]       |                 ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1871:52: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'RESET_VALUE' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_fwft.rdpp1_inst
[2025-06-28 15:37:35,107]  1871 |   reg [COUNTER_WIDTH-1:0]          count_value_i = RESET_VALUE;
[2025-06-28 15:37:35,107]       |                                                    ^~~~~~~~~~~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1875:22: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'RESET_VALUE' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_fwft.rdpp1_inst
[2025-06-28 15:37:35,107]  1875 |       count_value_i  <= RESET_VALUE;
[2025-06-28 15:37:35,107]       |                      ^~
[2025-06-28 15:37:35,107] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:302:6: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,107]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]   302 |     #1;
[2025-06-28 15:37:35,107]       |      ^
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:360:89: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'USE_EMBEDDED_CONSTRAINT' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]   360 |     if (((MEMORY_PRIMITIVE == 0) || (MEMORY_PRIMITIVE == 2) || (MEMORY_PRIMITIVE == 3)) && USE_EMBEDDED_CONSTRAINT) begin
[2025-06-28 15:37:35,107]       |                                                                                         ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:671:128: Operator FUNCREF 'rst_val_conv_a' expects 272 bits on the Function Argument, but Function Argument's VARREF 'READ_RESET_VALUE_A' generates 8 bits.
[2025-06-28 15:37:35,107]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]   671 |     if (((MEMORY_TYPE == 0) || (MEMORY_TYPE == 2) || ((MEMORY_TYPE == 3) || (MEMORY_TYPE == 4))) && (MEMORY_PRIMITIVE == 3) && rst_val_conv_a(READ_RESET_VALUE_A) != 0) begin
[2025-06-28 15:37:35,107]       |                                                                                                                                ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:675:104: Operator FUNCREF 'rst_val_conv_b' expects 272 bits on the Function Argument, but Function Argument's VARREF 'READ_RESET_VALUE_B' generates 8 bits.
[2025-06-28 15:37:35,107]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]   675 |     if (((MEMORY_TYPE == 1) || (MEMORY_TYPE == 2) || (MEMORY_TYPE == 4)) && (MEMORY_PRIMITIVE == 3) && rst_val_conv_b(READ_RESET_VALUE_B) != 0) begin
[2025-06-28 15:37:35,107]       |                                                                                                        ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:975:123: Operator FUNCREF 'rst_val_conv_a' expects 272 bits on the Function Argument, but Function Argument's VARREF 'READ_RESET_VALUE_A' generates 8 bits.
[2025-06-28 15:37:35,107]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]   975 |     if (!((ECC_MODE == 0)) && ((MEMORY_TYPE == 0) || (MEMORY_TYPE == 2) || ((MEMORY_TYPE == 3) || (MEMORY_TYPE == 4))) && rst_val_conv_a(READ_RESET_VALUE_A) != 0) begin
[2025-06-28 15:37:35,107]       |                                                                                                                           ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:980:99: Operator FUNCREF 'rst_val_conv_b' expects 272 bits on the Function Argument, but Function Argument's VARREF 'READ_RESET_VALUE_B' generates 8 bits.
[2025-06-28 15:37:35,107]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]   980 |     if (!((ECC_MODE == 0)) && ((MEMORY_TYPE == 1) || (MEMORY_TYPE == 2) || (MEMORY_TYPE == 4)) && rst_val_conv_b(READ_RESET_VALUE_B) != 0) begin
[2025-06-28 15:37:35,107]       |                                                                                                   ^~~~~~~~~~~~~~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:996:21: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'RST_MODE_A' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]   996 |     if ((RST_MODE_A == "ASYNC") && !((MEMORY_PRIMITIVE == 2) || (MEMORY_PRIMITIVE == 3))) begin
[2025-06-28 15:37:35,107]       |                     ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1001:21: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'RST_MODE_B' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]  1001 |     if ((RST_MODE_B == "ASYNC") && !((MEMORY_PRIMITIVE == 2) || (MEMORY_PRIMITIVE == 3))) begin
[2025-06-28 15:37:35,107]       |                     ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1007:21: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'RST_MODE_A' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]  1007 |     if ((RST_MODE_A == "ASYNC") && (READ_RESET_VALUE_A != "0")) begin
[2025-06-28 15:37:35,107]       |                     ^~
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1012:21: Operator EQ expects 40 bits on the LHS, but LHS's VARREF 'RST_MODE_B' generates 32 bits.
[2025-06-28 15:37:35,107]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]  1012 |     if ((RST_MODE_B == "ASYNC") && (READ_RESET_VALUE_B != "0")) begin
[2025-06-28 15:37:35,107]       |                     ^~
[2025-06-28 15:37:35,107] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1039:8: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,107]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]  1039 |       #1 $finish;
[2025-06-28 15:37:35,107]       |        ^
[2025-06-28 15:37:35,107] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1098:28: Operator ASSIGN expects 34 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
[2025-06-28 15:37:35,107]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]  1098 |               conv_bin_val = ascii_to_binary_reg[P_MIN_WIDTH_DATA_LDW-1:0];
[2025-06-28 15:37:35,107]       |                            ^
[2025-06-28 15:37:35,107] %Warning-WIDTHCONCAT: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1126:38: Unsized numbers/parameters not allowed in concatenations.
[2025-06-28 15:37:35,107]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,107]  1126 |       mem_param = init_param_memory({MEMORY_INIT_PARAM, 8'h0});
[2025-06-28 15:37:35,107]       |                                      ^~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,108] %Warning-WIDTHCONCAT: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1126:55: Unsized numbers/parameters not allowed in replications.
[2025-06-28 15:37:35,108]                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,108]  1126 |       mem_param = init_param_memory({MEMORY_INIT_PARAM, 8'h0});
[2025-06-28 15:37:35,108]       |                                                       ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1126:19: Operator FUNCREF 'init_param_memory' expects 8 bits on the Function Argument, but Function Argument's REPLICATE generates 16 or 72 bits.
[2025-06-28 15:37:35,108]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,108]  1126 |       mem_param = init_param_memory({MEMORY_INIT_PARAM, 8'h0});
[2025-06-28 15:37:35,108]       |                   ^~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,108] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1131:10: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,108]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,108]  1131 |         #10;
[2025-06-28 15:37:35,108]       |          ^~
[2025-06-28 15:37:35,108] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3273:4: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst
[2025-06-28 15:37:35,108]  3273 |   #1;
[2025-06-28 15:37:35,108]       |    ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1871:52: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'RESET_VALUE' generates 32 bits.
[2025-06-28 15:37:35,108]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.wrpp2_inst
[2025-06-28 15:37:35,108]  1871 |   reg [COUNTER_WIDTH-1:0]          count_value_i = RESET_VALUE;
[2025-06-28 15:37:35,108]       |                                                    ^~~~~~~~~~~
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1875:22: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'RESET_VALUE' generates 32 bits.
[2025-06-28 15:37:35,108]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.wrpp2_inst
[2025-06-28 15:37:35,108]  1875 |       count_value_i  <= RESET_VALUE;
[2025-06-28 15:37:35,108]       |                      ^~
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1877:39: Operator ADD expects 10 bits on the RHS, but RHS's VARREF 'cnt_up' generates 1 bits.
[2025-06-28 15:37:35,108]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.wrpp2_inst
[2025-06-28 15:37:35,108]  1877 |       count_value_i  <= count_value_i + cnt_up - cnt_down;
[2025-06-28 15:37:35,108]       |                                       ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1877:48: Operator SUB expects 10 bits on the RHS, but RHS's VARREF 'cnt_down' generates 1 bits.
[2025-06-28 15:37:35,108]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.wrpp2_inst
[2025-06-28 15:37:35,108]  1877 |       count_value_i  <= count_value_i + cnt_up - cnt_down;
[2025-06-28 15:37:35,108]       |                                                ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1871:52: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'RESET_VALUE' generates 32 bits.
[2025-06-28 15:37:35,108]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.wrp_inst
[2025-06-28 15:37:35,108]  1871 |   reg [COUNTER_WIDTH-1:0]          count_value_i = RESET_VALUE;
[2025-06-28 15:37:35,108]       |                                                    ^~~~~~~~~~~
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1875:22: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'RESET_VALUE' generates 32 bits.
[2025-06-28 15:37:35,108]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.wrp_inst
[2025-06-28 15:37:35,108]  1875 |       count_value_i  <= RESET_VALUE;
[2025-06-28 15:37:35,108]       |                      ^~
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1877:39: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'cnt_up' generates 1 bits.
[2025-06-28 15:37:35,108]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.wrp_inst
[2025-06-28 15:37:35,108]  1877 |       count_value_i  <= count_value_i + cnt_up - cnt_down;
[2025-06-28 15:37:35,108]       |                                       ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1877:48: Operator SUB expects 11 bits on the RHS, but RHS's VARREF 'cnt_down' generates 1 bits.
[2025-06-28 15:37:35,108]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.wrp_inst
[2025-06-28 15:37:35,108]  1877 |       count_value_i  <= count_value_i + cnt_up - cnt_down;
[2025-06-28 15:37:35,108]       |                                                ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:56236:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U8.MVAU_hls_3_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 56236 | assign a  = $signed(in0);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:56237:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U8.MVAU_hls_3_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 56237 | assign b  = $signed(in1);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:56238:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U8.MVAU_hls_3_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 56238 | assign c  = $signed(in2);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:56241:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U8.MVAU_hls_3_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 56241 | assign p  = m_reg + c;
[2025-06-28 15:37:35,108]       |                   ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:56252:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U8.MVAU_hls_3_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 56252 | assign dout = p_reg;
[2025-06-28 15:37:35,108]       |             ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53984:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-28 15:37:35,108] 53984 | assign a  = $signed(in0);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53985:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-28 15:37:35,108] 53985 | assign b  = $signed(in1);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53986:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-28 15:37:35,108] 53986 | assign c  = $signed(in2);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53989:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-28 15:37:35,108] 53989 | assign p  = m_reg + c;
[2025-06-28 15:37:35,108]       |                   ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:54000:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_12s_13_4_1_U55.MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0_U
[2025-06-28 15:37:35,108] 54000 | assign dout = p_reg;
[2025-06-28 15:37:35,108]       |             ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:51851:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_9s_9_4_1_U257.MVAU_hls_1_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 51851 | assign a  = $signed(in0);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:51852:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_9s_9_4_1_U257.MVAU_hls_1_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 51852 | assign b  = $signed(in1);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:51853:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_9s_9_4_1_U257.MVAU_hls_1_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 51853 | assign c  = $signed(in2);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:51856:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_9s_9_4_1_U257.MVAU_hls_1_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 51856 | assign p  = m_reg + c;
[2025-06-28 15:37:35,108]       |                   ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:51867:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_9s_9_4_1_U257.MVAU_hls_1_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 51867 | assign dout = p_reg;
[2025-06-28 15:37:35,108]       |             ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31054:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 31054 | assign a  = $signed(in0);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31055:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 31055 | assign b  = $signed(in1);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31056:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 31056 | assign c  = $signed(in2);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31059:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 31059 | assign p  = m_reg + c;
[2025-06-28 15:37:35,108]       |                   ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31070:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.mac_muladd_8s_4s_13s_13_4_1_U97.MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 31070 | assign dout = p_reg;
[2025-06-28 15:37:35,108]       |             ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30273:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:37:35,108] 30273 | assign a  = $signed(in0);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30274:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:37:35,108] 30274 | assign b  = $signed(in1);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30275:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:37:35,108] 30275 | assign c  = $signed(in2);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30278:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:37:35,108] 30278 | assign p  = m_reg + c;
[2025-06-28 15:37:35,108]       |                   ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30289:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.mac_muladd_4s_4s_8s_9_4_1_U129.MVAU_hls_1_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:37:35,108] 30289 | assign dout = p_reg;
[2025-06-28 15:37:35,108]       |             ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15358:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U40.MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 15358 | assign a  = $signed(in0);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15359:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U40.MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 15359 | assign b  = $signed(in1);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15360:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U40.MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 15360 | assign c  = $signed(in2);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15363:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U40.MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 15363 | assign p  = m_reg + c;
[2025-06-28 15:37:35,108]       |                   ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15374:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_9s_9_4_1_U40.MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U
[2025-06-28 15:37:35,108] 15374 | assign dout = p_reg;
[2025-06-28 15:37:35,108]       |             ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14604:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_14s_14_4_1_U9.MVAU_hls_3_mac_muladd_4s_4s_14s_14_4_1_DSP48_2_U
[2025-06-28 15:37:35,108] 14604 | assign a  = $signed(in0);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14605:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_14s_14_4_1_U9.MVAU_hls_3_mac_muladd_4s_4s_14s_14_4_1_DSP48_2_U
[2025-06-28 15:37:35,108] 14605 | assign b  = $signed(in1);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14606:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_14s_14_4_1_U9.MVAU_hls_3_mac_muladd_4s_4s_14s_14_4_1_DSP48_2_U
[2025-06-28 15:37:35,108] 14606 | assign c  = $signed(in2);
[2025-06-28 15:37:35,108]       |           ^
[2025-06-28 15:37:35,108] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14609:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:37:35,108]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_14s_14_4_1_U9.MVAU_hls_3_mac_muladd_4s_4s_14s_14_4_1_DSP48_2_U
[2025-06-28 15:37:35,109] 14609 | assign p  = m_reg + c;
[2025-06-28 15:37:35,109]       |                   ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14620:13: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_14s_14_4_1_U9.MVAU_hls_3_mac_muladd_4s_4s_14s_14_4_1_DSP48_2_U
[2025-06-28 15:37:35,109] 14620 | assign dout = p_reg;
[2025-06-28 15:37:35,109]       |             ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10259:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:37:35,109] 10259 | assign a  = $signed(in0);
[2025-06-28 15:37:35,109]       |           ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10260:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:37:35,109] 10260 | assign b  = $signed(in1);
[2025-06-28 15:37:35,109]       |           ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10261:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:37:35,109] 10261 | assign c  = $signed(in2);
[2025-06-28 15:37:35,109]       |           ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10264:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:37:35,109] 10264 | assign p  = m_reg + c;
[2025-06-28 15:37:35,109]       |                   ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10275:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U5.MVAU_hls_3_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:37:35,109] 10275 | assign dout = p_reg;
[2025-06-28 15:37:35,109]       |             ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:120:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,109]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:37:35,109]   120 | assign a  = $signed(in0);
[2025-06-28 15:37:35,109]       |           ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:121:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,109]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:37:35,109]   121 | assign b  = $signed(in1);
[2025-06-28 15:37:35,109]       |           ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:122:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,109]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:37:35,109]   122 | assign c  = $signed(in2);
[2025-06-28 15:37:35,109]       |           ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:125:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-06-28 15:37:35,109]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:37:35,109]   125 | assign p  = m_reg + c;
[2025-06-28 15:37:35,109]       |                   ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:136:13: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-06-28 15:37:35,109]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.mac_muladd_4s_4s_8s_9_4_1_U21.MVAU_hls_2_mac_muladd_4s_4s_8s_9_4_1_DSP48_0_U
[2025-06-28 15:37:35,109]   136 | assign dout = p_reg;
[2025-06-28 15:37:35,109]       |             ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:234:61: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's REPLICATE generates 10 bits.
[2025-06-28 15:37:35,109]                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-28 15:37:35,109]   234 |   reg  [WR_PNTR_WIDTH:0]     diff_pntr_pf_q = {WR_PNTR_WIDTH{1'b0}};
[2025-06-28 15:37:35,109]       |                                                             ^
[2025-06-28 15:37:35,109] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:315:6: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,109]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-28 15:37:35,109]   315 |     #1;
[2025-06-28 15:37:35,109]       |      ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:353:31: Operator NEQ expects 3 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-06-28 15:37:35,109]                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-28 15:37:35,109]   353 |     if (EN_ADV_FEATURE[15:14] != 3'h0) begin
[2025-06-28 15:37:35,109]       |                               ^~
[2025-06-28 15:37:35,109] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:441:8: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,109]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-28 15:37:35,109]   441 |       #1 $finish;
[2025-06-28 15:37:35,109]       |        ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:892:39: Operator SUB expects 11 bits on the RHS, but RHS's VARREF 'extra_words_fwft' generates 2 bits.
[2025-06-28 15:37:35,109]                                                                                        : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst
[2025-06-28 15:37:35,109]   892 |     assign rd_pntr_wr_dc = rd_pntr_ext-extra_words_fwft;
[2025-06-28 15:37:35,109]       |                                       ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/pyverilator_vh/axis_infrastructure_v1_1_0.vh:120:13: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'done' generates 32 bits.
[2025-06-28 15:37:35,109]                                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.s_util_aclken_converter_wrapper_0.util_vector2axis_0
[2025-06-28 15:37:35,109]   120 |       while(!done)
[2025-06-28 15:37:35,109]       |             ^
[2025-06-28 15:37:35,109]                 /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:50356:5: ... note: In file included from finn_design_wrapper.v
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/pyverilator_vh/axis_infrastructure_v1_1_0.vh:120:13: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'done' generates 32 bits.
[2025-06-28 15:37:35,109]                                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.s_util_aclken_converter_wrapper_0.util_axis2vector_0
[2025-06-28 15:37:35,109]   120 |       while(!done)
[2025-06-28 15:37:35,109]       |             ^
[2025-06-28 15:37:35,109]                 /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:50174:5: ... note: In file included from finn_design_wrapper.v
[2025-06-28 15:37:35,109] %Warning-UNPACKED: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12562:10: Unsupported: Unpacked struct/union
[2025-06-28 15:37:35,109]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-28 15:37:35,109] 12562 |  typedef struct {
[2025-06-28 15:37:35,109]       |          ^~~~~~
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12585:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 10 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-28 15:37:35,109] 12585 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-28 15:37:35,109]       |                                    ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12585:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-28 15:37:35,109] 12585 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-28 15:37:35,109]       |                      ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12590:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 10 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-28 15:37:35,109] 12590 |        ptr_eff.val == DEPTH-2;
[2025-06-28 15:37:35,109]       |                    ^~
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12613:19: Operator PATMEMBER expects 10 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.mem
[2025-06-28 15:37:35,109] 12613 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-06-28 15:37:35,109]       |                   ^~~
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:44107:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core.config_if
[2025-06-28 15:37:35,109] 44107 |     assign internal_rdata = ip_rdata;
[2025-06-28 15:37:35,109]       |                           ^
[2025-06-28 15:37:35,109] %Warning-LITENDIAN: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4340:8: Little bit endian vector: left < right of bit range: [1:5]
[2025-06-28 15:37:35,109]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:37:35,109]  4340 |  logic [1:5] L = '0;
[2025-06-28 15:37:35,109]       |        ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4391:18: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's ARRAYSEL generates 4 bits.
[2025-06-28 15:37:35,109]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:37:35,109]  4391 |       dd[ofs+:3] = ww[pe];
[2025-06-28 15:37:35,109]       |                  ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4424:29: Operator SUB expects 30 bits on the LHS, but LHS's VARREF 'dd' generates 27 bits.
[2025-06-28 15:37:35,109]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:37:35,109]  4424 |      else if(en)  AD1 <= dd - aa;
[2025-06-28 15:37:35,109]       |                             ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4424:23: Operator ASSIGNDLY expects 27 bits on the Assign RHS, but Assign RHS's SUB generates 30 bits.
[2025-06-28 15:37:35,109]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:37:35,109]  4424 |      else if(en)  AD1 <= dd - aa;
[2025-06-28 15:37:35,109]       |                       ^~
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4442:28: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'M2' generates 46 bits.
[2025-06-28 15:37:35,109]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:37:35,109]  4442 |      else if(en)  P3 <= M2 + (L[3]? 0 : P3);
[2025-06-28 15:37:35,109]       |                            ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4797:20: Operator SUB expects 16 bits on the RHS, but RHS's ARRAYSEL generates 10 bits.
[2025-06-28 15:37:35,109]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:37:35,109]  4797 |     Res5[3] <= up4 - hi4[2];
[2025-06-28 15:37:35,109]       |                    ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4798:59: Operator ADD expects 17 bits on the RHS, but RHS's SIGNED generates 9 bits.
[2025-06-28 15:37:35,109]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:37:35,109]  4798 |     Res5[2] <= $signed({ hi4[2], {(lo_width(2)){1'b0}} }) + $signed({ 1'b0, lo4[2] }) - hi4[1];
[2025-06-28 15:37:35,109]       |                                                           ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4798:87: Operator SUB expects 17 bits on the RHS, but RHS's ARRAYSEL generates 10 bits.
[2025-06-28 15:37:35,109]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:37:35,109]  4798 |     Res5[2] <= $signed({ hi4[2], {(lo_width(2)){1'b0}} }) + $signed({ 1'b0, lo4[2] }) - hi4[1];
[2025-06-28 15:37:35,109]       |                                                                                       ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4798:13: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's SUB generates 17 bits.
[2025-06-28 15:37:35,109]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:37:35,109]  4798 |     Res5[2] <= $signed({ hi4[2], {(lo_width(2)){1'b0}} }) + $signed({ 1'b0, lo4[2] }) - hi4[1];
[2025-06-28 15:37:35,109]       |             ^~
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4799:59: Operator ADD expects 18 bits on the RHS, but RHS's SIGNED generates 9 bits.
[2025-06-28 15:37:35,109]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:37:35,109]  4799 |     Res5[1] <= $signed({ hi4[1], {(lo_width(1)){1'b0}} }) + $signed({ 1'b0, lo4[1] }) - hi4[0];
[2025-06-28 15:37:35,109]       |                                                           ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4799:87: Operator SUB expects 18 bits on the RHS, but RHS's ARRAYSEL generates 10 bits.
[2025-06-28 15:37:35,109]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:37:35,109]  4799 |     Res5[1] <= $signed({ hi4[1], {(lo_width(1)){1'b0}} }) + $signed({ 1'b0, lo4[1] }) - hi4[0];
[2025-06-28 15:37:35,109]       |                                                                                       ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4799:13: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's SUB generates 18 bits.
[2025-06-28 15:37:35,109]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:37:35,109]  4799 |     Res5[1] <= $signed({ hi4[1], {(lo_width(1)){1'b0}} }) + $signed({ 1'b0, lo4[1] }) - hi4[0];
[2025-06-28 15:37:35,109]       |             ^~
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4800:59: Operator ADD expects 18 bits on the RHS, but RHS's SIGNED generates 9 bits.
[2025-06-28 15:37:35,109]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:37:35,109]  4800 |     Res5[0] <= $signed({ hi4[0], {(lo_width(0)){1'b0}} }) + $signed({ 1'b0, lo4[0] });
[2025-06-28 15:37:35,109]       |                                                           ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4800:13: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's ADD generates 18 bits.
[2025-06-28 15:37:35,109]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2025-06-28 15:37:35,109]  4800 |     Res5[0] <= $signed({ hi4[0], {(lo_width(0)){1'b0}} }) + $signed({ 1'b0, lo4[0] });
[2025-06-28 15:37:35,109]       |             ^~
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31501:20: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 7 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:37:35,109] 31501 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2025-06-28 15:37:35,109]       |                    ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31501:11: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:37:35,109] 31501 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2025-06-28 15:37:35,109]       |           ^~
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31502:26: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 7 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:37:35,109] 31502 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
[2025-06-28 15:37:35,109]       |                          ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31502:52: Logical operator LOGOR expects 1 bit on the LHS, but LHS's AND generates 32 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:37:35,109] 31502 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
[2025-06-28 15:37:35,109]       |                                                    ^~
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31531:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 4 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:37:35,109] 31531 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2025-06-28 15:37:35,109]       |                       ^
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31531:13: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:37:35,109] 31531 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2025-06-28 15:37:35,109]       |             ^~
[2025-06-28 15:37:35,109] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31532:28: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 4 bits.
[2025-06-28 15:37:35,109]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:37:35,109] 31532 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
[2025-06-28 15:37:35,109]       |                            ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31532:55: Logical operator LOGOR expects 1 bit on the LHS, but LHS's AND generates 32 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:37:35,110] 31532 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
[2025-06-28 15:37:35,110]       |                                                       ^~
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31566:17: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's SHIFTR generates 8 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:37:35,110] 31566 |   assign irdy = !((WP-FP) >> AWIDTH);
[2025-06-28 15:37:35,110]       |                 ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31592:16: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RP' generates 8 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:37:35,110] 31592 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2025-06-28 15:37:35,110]       |                ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31592:10: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:37:35,110] 31592 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2025-06-28 15:37:35,110]       |          ^~
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31593:16: Operator ADD expects 8 bits on the RHS, but RHS's VARREF 'last_rep' generates 1 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2025-06-28 15:37:35,110] 31593 |       FP <= FP + last_rep;
[2025-06-28 15:37:35,110]       |                ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:44113:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 40 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.config_if
[2025-06-28 15:37:35,110] 44113 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-06-28 15:37:35,110]       |                           ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:44113:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 200 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core.config_if
[2025-06-28 15:37:35,110] 44113 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-06-28 15:37:35,110]       |                           ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12585:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-06-28 15:37:35,110] 12585 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-28 15:37:35,110]       |                                    ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12585:22: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-06-28 15:37:35,110] 12585 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-28 15:37:35,110]       |                      ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12590:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 3 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-06-28 15:37:35,110] 12590 |        ptr_eff.val == DEPTH-2;
[2025-06-28 15:37:35,110]       |                    ^~
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12613:19: Operator PATMEMBER expects 3 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-06-28 15:37:35,110] 12613 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-06-28 15:37:35,110]       |                   ^~~
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:44113:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 1200 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.config_if
[2025-06-28 15:37:35,110] 44113 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-06-28 15:37:35,110]       |                           ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12585:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-28 15:37:35,110] 12585 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-28 15:37:35,110]       |                                    ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12585:22: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-28 15:37:35,110] 12585 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-06-28 15:37:35,110]       |                      ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12590:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-28 15:37:35,110] 12590 |        ptr_eff.val == DEPTH-2;
[2025-06-28 15:37:35,110]       |                    ^~
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12613:19: Operator PATMEMBER expects 2 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-28 15:37:35,110] 12613 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-06-28 15:37:35,110]       |                   ^~~
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12641:17: Bit extraction of array[0:0] requires 1 bit index, not 2 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-28 15:37:35,110] 12641 |     if(Wr1)  Mem[addr] <= Data1;
[2025-06-28 15:37:35,110]       |                 ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12642:17: Bit extraction of array[0:0] requires 1 bit index, not 2 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.mem
[2025-06-28 15:37:35,110] 12642 |     Data2 <= Mem[addr];
[2025-06-28 15:37:35,110]       |                 ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:44113:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 600 bits.
[2025-06-28 15:37:35,110]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.config_if
[2025-06-28 15:37:35,110] 44113 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-06-28 15:37:35,110]       |                           ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4149:24: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Addr_w' generates 4 bits.
[2025-06-28 15:37:35,110]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.window_buffer_inst.ram_buffer_inst_0
[2025-06-28 15:37:35,110]  4149 |             if (Addr_w == DEPTH-1)
[2025-06-28 15:37:35,110]       |                        ^~
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4154:24: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Addr_r' generates 4 bits.
[2025-06-28 15:37:35,110]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.window_buffer_inst.ram_buffer_inst_0
[2025-06-28 15:37:35,110]  4154 |             if (Addr_r == DEPTH-1)
[2025-06-28 15:37:35,110]       |                        ^~
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4149:24: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Addr_w' generates 5 bits.
[2025-06-28 15:37:35,110]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.window_buffer_inst.ram_buffer_inst_0
[2025-06-28 15:37:35,110]  4149 |             if (Addr_w == DEPTH-1)
[2025-06-28 15:37:35,110]       |                        ^~
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4154:24: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Addr_r' generates 5 bits.
[2025-06-28 15:37:35,110]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.window_buffer_inst.ram_buffer_inst_0
[2025-06-28 15:37:35,110]  4154 |             if (Addr_r == DEPTH-1)
[2025-06-28 15:37:35,110]       |                        ^~
[2025-06-28 15:37:35,110] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:54292:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,110]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:37:35,110] 54292 | #0 ap_loop_init_int = 1'b1;
[2025-06-28 15:37:35,110]       |  ^
[2025-06-28 15:37:35,110] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:54293:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,110]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:37:35,110] 54293 | #0 ap_done_cache = 1'b0;
[2025-06-28 15:37:35,110]       |  ^
[2025-06-28 15:37:35,110] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:47937:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,110]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:37:35,110] 47937 | #0 ap_loop_init_int = 1'b1;
[2025-06-28 15:37:35,110]       |  ^
[2025-06-28 15:37:35,110] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:47938:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,110]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:37:35,110] 47938 | #0 ap_done_cache = 1'b0;
[2025-06-28 15:37:35,110]       |  ^
[2025-06-28 15:37:35,110] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:45317:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,110]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:37:35,110] 45317 | #0 ap_loop_init_int = 1'b1;
[2025-06-28 15:37:35,110]       |  ^
[2025-06-28 15:37:35,110] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:45318:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,110]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:37:35,110] 45318 | #0 ap_done_cache = 1'b0;
[2025-06-28 15:37:35,110]       |  ^
[2025-06-28 15:37:35,110] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:45135:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,110]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:37:35,110] 45135 | #0 ap_loop_init_int = 1'b1;
[2025-06-28 15:37:35,110]       |  ^
[2025-06-28 15:37:35,110] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:45136:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,110]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:37:35,110] 45136 | #0 ap_done_cache = 1'b0;
[2025-06-28 15:37:35,110]       |  ^
[2025-06-28 15:37:35,110] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:33378:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,110]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:37:35,110] 33378 | #0 ap_loop_init_int = 1'b1;
[2025-06-28 15:37:35,110]       |  ^
[2025-06-28 15:37:35,110] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:33379:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,110]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:37:35,110] 33379 | #0 ap_done_cache = 1'b0;
[2025-06-28 15:37:35,110]       |  ^
[2025-06-28 15:37:35,110] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:665:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,110]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:37:35,110]   665 | #0 ap_loop_init_int = 1'b1;
[2025-06-28 15:37:35,110]       |  ^
[2025-06-28 15:37:35,110] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:666:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,110]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396.flow_control_loop_pipe_sequential_init_U
[2025-06-28 15:37:35,110]   666 | #0 ap_done_cache = 1'b0;
[2025-06-28 15:37:35,110]       |  ^
[2025-06-28 15:37:35,110] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2532:6: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,110]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,110]  2532 |     #1;
[2025-06-28 15:37:35,110]       |      ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2559:43: Operator NEQ expects 32 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
[2025-06-28 15:37:35,110]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,110]  2559 |     if (RELATED_CLOCKS == 1 && P_PKT_MODE != 1'b0) begin
[2025-06-28 15:37:35,110]       |                                           ^~
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2564:56: Operator NEQ expects 32 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
[2025-06-28 15:37:35,110]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,110]  2564 |     if (EN_ADV_FEATURE_AXIS[13] == 1'b1 && (P_PKT_MODE != 1'b1 || P_COMMON_CLOCK != 1'b0)) begin
[2025-06-28 15:37:35,110]       |                                                        ^~
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2564:82: Operator NEQ expects 32 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
[2025-06-28 15:37:35,110]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,110]  2564 |     if (EN_ADV_FEATURE_AXIS[13] == 1'b1 && (P_PKT_MODE != 1'b1 || P_COMMON_CLOCK != 1'b0)) begin
[2025-06-28 15:37:35,110]       |                                                                                  ^~
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2570:20: Operator EQ expects 32 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
[2025-06-28 15:37:35,110]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,110]  2570 |     if (P_PKT_MODE == 1'b1 && EN_ADV_FEATURE_AXIS[3] != 1'b1)
[2025-06-28 15:37:35,110]       |                    ^~
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2573:20: Operator EQ expects 32 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
[2025-06-28 15:37:35,110]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,110]  2573 |     if (P_PKT_MODE == 1'b1 && EN_ADV_FEATURE_AXIS[11] != 1'b1)
[2025-06-28 15:37:35,110]       |                    ^~
[2025-06-28 15:37:35,110] %Warning-STMTDLY: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2577:8: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,110]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,110]  2577 |       #1 $finish;
[2025-06-28 15:37:35,110]       |        ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2653:42: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'P_COMMON_CLOCK' generates 32 bits.
[2025-06-28 15:37:35,110]                                                                                         : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst
[2025-06-28 15:37:35,110]  2653 |         .rd_clk           (P_COMMON_CLOCK?s_aclk:m_aclk),
[2025-06-28 15:37:35,110]       |                                          ^
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/pyverilator_vh/axis_infrastructure_v1_1_0.vh:120:13: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'done' generates 32 bits.
[2025-06-28 15:37:35,110]                                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.s_util_aclken_converter_wrapper_0
[2025-06-28 15:37:35,110]   120 |       while(!done)
[2025-06-28 15:37:35,110]       |             ^
[2025-06-28 15:37:35,110]                 /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:49977:2: ... note: In file included from finn_design_wrapper.v
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:784:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-06-28 15:37:35,110]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-28 15:37:35,110]   784 |    if(OBITS % IBITS) begin
[2025-06-28 15:37:35,110]       |    ^~
[2025-06-28 15:37:35,110] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:794:32: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-28 15:37:35,110]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-28 15:37:35,111]   794 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-06-28 15:37:35,111]       |                                ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:800:10: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-28 15:37:35,111]   800 |     ACnt <= K-1;
[2025-06-28 15:37:35,111]       |          ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:805:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 5 bits.
[2025-06-28 15:37:35,111]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-28 15:37:35,111]   805 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-28 15:37:35,111]       |                                                ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:805:48: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-06-28 15:37:35,111]   805 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-28 15:37:35,111]       |                                                ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:794:32: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-06-28 15:37:35,111]   794 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-06-28 15:37:35,111]       |                                ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:800:10: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-06-28 15:37:35,111]   800 |     ACnt <= K-1;
[2025-06-28 15:37:35,111]       |          ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:805:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 7 bits.
[2025-06-28 15:37:35,111]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-06-28 15:37:35,111]   805 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-28 15:37:35,111]       |                                                ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:805:48: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_2.inst.impl.core
[2025-06-28 15:37:35,111]   805 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-28 15:37:35,111]       |                                                ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:828:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-06-28 15:37:35,111]   828 |    if(IBITS % OBITS) begin
[2025-06-28 15:37:35,111]       |    ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:857:11: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-06-28 15:37:35,111]   857 |      acnt = ivld? -K+1 : 1;
[2025-06-28 15:37:35,111]       |           ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:863:18: Operator ADD expects 5 bits on the RHS, but RHS's VARREF 'ainc' generates 1 bits.
[2025-06-28 15:37:35,111]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-06-28 15:37:35,111]   863 |     ACnt <= acnt + ainc;
[2025-06-28 15:37:35,111]       |                  ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:794:32: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-06-28 15:37:35,111]   794 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-06-28 15:37:35,111]       |                                ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:800:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-06-28 15:37:35,111]   800 |     ACnt <= K-1;
[2025-06-28 15:37:35,111]       |          ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:805:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 4 bits.
[2025-06-28 15:37:35,111]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-06-28 15:37:35,111]   805 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-28 15:37:35,111]       |                                                ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:805:48: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-06-28 15:37:35,111]   805 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-06-28 15:37:35,111]       |                                                ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:54454:4: Output port connection 'ip_addr' expects 12 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0_wstrm.inst.core
[2025-06-28 15:37:35,111] 54454 |   .ip_addr(config_address),
[2025-06-28 15:37:35,111]       |    ^~~~~~~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:51292:75: Operator EQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-06-28 15:37:35,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-28 15:37:35,111] 51292 |    if (!(SIGNED_ACTIVATIONS == 1 && ACTIVATION_WIDTH == 9 && COMPUTE_CORE == "mvu_vvu_8sx9_dsp58")) begin
[2025-06-28 15:37:35,111]       |                                                                           ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:51297:20: Operator EQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-06-28 15:37:35,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-28 15:37:35,111] 51297 |   if (COMPUTE_CORE == "mvu_vvu_8sx9_dsp58") begin
[2025-06-28 15:37:35,111]       |                    ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:51307:21: Operator NEQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 136 bits.
[2025-06-28 15:37:35,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-28 15:37:35,111] 51307 |    if (COMPUTE_CORE != "mvu_vvu_8sx9_dsp58" && COMPUTE_CORE != "mvu_vvu_lut") begin
[2025-06-28 15:37:35,111]       |                     ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:51339:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 's_axis_weights_tdata' generates 8 bits.
[2025-06-28 15:37:35,111]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2025-06-28 15:37:35,111] 51339 |  uwire  mvu_w_t  mvu_w = s_axis_weights_tdata;
[2025-06-28 15:37:35,111]       |                        ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:54454:4: Output port connection 'ip_addr' expects 13 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core
[2025-06-28 15:37:35,111] 54454 |   .ip_addr(config_address),
[2025-06-28 15:37:35,111]       |    ^~~~~~~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:54454:4: Output port connection 'ip_addr' expects 15 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core
[2025-06-28 15:37:35,111] 54454 |   .ip_addr(config_address),
[2025-06-28 15:37:35,111]       |    ^~~~~~~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:54454:4: Output port connection 'ip_addr' expects 11 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core
[2025-06-28 15:37:35,111] 54454 |   .ip_addr(config_address),
[2025-06-28 15:37:35,111]       |    ^~~~~~~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:54454:4: Output port connection 'ip_addr' expects 7 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core
[2025-06-28 15:37:35,111] 54454 |   .ip_addr(config_address),
[2025-06-28 15:37:35,111]       |    ^~~~~~~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3982:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  3982 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-06-28 15:37:35,111]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3983:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  3983 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-06-28 15:37:35,111]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3984:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  3984 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2025-06-28 15:37:35,111]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3985:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  3985 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;
[2025-06-28 15:37:35,111]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3986:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  3986 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-06-28 15:37:35,111]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3992:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  3992 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2025-06-28 15:37:35,111]       |                                         ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3993:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  3993 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2025-06-28 15:37:35,111]       |                                         ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3994:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  3994 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2025-06-28 15:37:35,111]       |                                         ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3995:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  3995 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2025-06-28 15:37:35,111]       |                                         ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3996:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  3996 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2025-06-28 15:37:35,111]       |                                         ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4002:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  4002 |     assign tail_incr =
[2025-06-28 15:37:35,111]       |                      ^
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4028:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  4028 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-06-28 15:37:35,111]       |                               ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4029:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  4029 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-06-28 15:37:35,111]       |                               ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4030:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  4030 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2025-06-28 15:37:35,111]       |                               ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4031:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  4031 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;
[2025-06-28 15:37:35,111]       |                               ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4032:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  4032 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-06-28 15:37:35,111]       |                               ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4039:39: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  4039 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-06-28 15:37:35,111]       |                                       ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4042:41: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  4042 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;
[2025-06-28 15:37:35,111]       |                                         ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4045:45: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  4045 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2025-06-28 15:37:35,111]       |                                             ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4048:48: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  4048 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-06-28 15:37:35,111]       |                                                ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4050:54: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  4050 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-06-28 15:37:35,111]       |                                                      ^~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3982:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,111]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,111]  3982 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-06-28 15:37:35,111]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,111] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3983:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  3983 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-06-28 15:37:35,112]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3984:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  3984 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2025-06-28 15:37:35,112]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3985:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  3985 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;
[2025-06-28 15:37:35,112]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3986:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  3986 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-06-28 15:37:35,112]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3992:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  3992 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2025-06-28 15:37:35,112]       |                                         ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3993:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  3993 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2025-06-28 15:37:35,112]       |                                         ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3994:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  3994 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2025-06-28 15:37:35,112]       |                                         ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3995:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  3995 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2025-06-28 15:37:35,112]       |                                         ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3996:41: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  3996 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2025-06-28 15:37:35,112]       |                                         ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4002:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  4002 |     assign tail_incr =
[2025-06-28 15:37:35,112]       |                      ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4028:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  4028 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-06-28 15:37:35,112]       |                               ^~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4029:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  4029 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-06-28 15:37:35,112]       |                               ^~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4030:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  4030 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2025-06-28 15:37:35,112]       |                               ^~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4031:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  4031 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;
[2025-06-28 15:37:35,112]       |                               ^~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4032:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  4032 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-06-28 15:37:35,112]       |                               ^~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4039:39: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  4039 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-06-28 15:37:35,112]       |                                       ^~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4042:41: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  4042 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;
[2025-06-28 15:37:35,112]       |                                         ^~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4045:45: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  4045 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2025-06-28 15:37:35,112]       |                                             ^~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4048:48: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  4048 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-06-28 15:37:35,112]       |                                                ^~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4050:54: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  4050 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-06-28 15:37:35,112]       |                                                      ^~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3982:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  3982 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-06-28 15:37:35,112]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3983:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  3983 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-06-28 15:37:35,112]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4028:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  4028 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-06-28 15:37:35,112]       |                               ^~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4029:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  4029 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-06-28 15:37:35,112]       |                               ^~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4048:48: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  4048 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-06-28 15:37:35,112]       |                                                ^~
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:4050:54: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-06-28 15:37:35,112]  4050 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-06-28 15:37:35,112]       |                                                      ^~
[2025-06-28 15:37:35,112] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:52990:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,112]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 52990 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-28 15:37:35,112]       |  ^
[2025-06-28 15:37:35,112] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:52991:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,112]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 52991 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-28 15:37:35,112]       |  ^
[2025-06-28 15:37:35,112] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:52992:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,112]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 52992 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:37:35,112]       |  ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53396:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 53396 |             ap_NS_iter0_fsm = 'bx;
[2025-06-28 15:37:35,112]       |                             ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53420:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 53420 |             ap_NS_iter1_fsm = 'bx;
[2025-06-28 15:37:35,112]       |                             ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53451:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 53451 | assign buf_V_10_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:37:35,112]       |                          ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53455:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 53455 | assign buf_V_11_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:37:35,112]       |                          ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53459:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 53459 | assign buf_V_12_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:37:35,112]       |                          ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53463:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 53463 | assign buf_V_13_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:37:35,112]       |                          ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53467:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 53467 | assign buf_V_14_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:37:35,112]       |                          ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53471:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 53471 | assign buf_V_15_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:37:35,112]       |                          ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53475:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 53475 | assign buf_V_1_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:37:35,112]       |                         ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53479:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 53479 | assign buf_V_2_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:37:35,112]       |                         ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53483:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 53483 | assign buf_V_3_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:37:35,112]       |                         ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53487:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 53487 | assign buf_V_4_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:37:35,112]       |                         ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53491:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 53491 | assign buf_V_5_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:37:35,112]       |                         ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53495:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 53495 | assign buf_V_6_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:37:35,112]       |                         ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53499:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 53499 | assign buf_V_7_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:37:35,112]       |                         ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53503:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,112] 53503 | assign buf_V_8_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:37:35,112]       |                         ^
[2025-06-28 15:37:35,112] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53507:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:37:35,112]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,113] 53507 | assign buf_V_9_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:37:35,113]       |                         ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53511:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_329_p1' generates 64 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,113] 53511 | assign buf_V_address0 = outpix_cast_fu_329_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:53521:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 3 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374
[2025-06-28 15:37:35,113] 53521 | assign outpix_cast_fu_329_p1 = ap_sig_allocacmp_outpix_1;
[2025-06-28 15:37:35,113]       |                              ^
[2025-06-28 15:37:35,113] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:52054:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,113]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:37:35,113] 52054 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-28 15:37:35,113]       |  ^
[2025-06-28 15:37:35,113] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:52055:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,113]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:37:35,113] 52055 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-28 15:37:35,113]       |  ^
[2025-06-28 15:37:35,113] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:52056:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,113]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:37:35,113] 52056 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:37:35,113]       |  ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:52300:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:37:35,113] 52300 |             ap_NS_iter0_fsm = 'bx;
[2025-06-28 15:37:35,113]       |                             ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:52324:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:37:35,113] 52324 |             ap_NS_iter1_fsm = 'bx;
[2025-06-28 15:37:35,113]       |                             ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:52355:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:37:35,113] 52355 | assign buf_V_1_address0 = outpix_cast_fu_169_p1;
[2025-06-28 15:37:35,113]       |                         ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:52359:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:37:35,113] 52359 | assign buf_V_2_address0 = outpix_cast_fu_169_p1;
[2025-06-28 15:37:35,113]       |                         ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:52363:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:37:35,113] 52363 | assign buf_V_3_address0 = outpix_cast_fu_169_p1;
[2025-06-28 15:37:35,113]       |                         ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:52367:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:37:35,113] 52367 | assign buf_V_4_address0 = outpix_cast_fu_169_p1;
[2025-06-28 15:37:35,113]       |                         ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:52371:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:37:35,113] 52371 | assign buf_V_5_address0 = outpix_cast_fu_169_p1;
[2025-06-28 15:37:35,113]       |                         ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:52375:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'outpix_cast_fu_169_p1' generates 64 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:37:35,113] 52375 | assign buf_V_address0 = outpix_cast_fu_169_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:52385:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_outpix_1' generates 4 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194
[2025-06-28 15:37:35,113] 52385 | assign outpix_cast_fu_169_p1 = ap_sig_allocacmp_outpix_1;
[2025-06-28 15:37:35,113]       |                              ^
[2025-06-28 15:37:35,113] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:34910:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,113]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 34910 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-28 15:37:35,113]       |  ^
[2025-06-28 15:37:35,113] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:34911:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,113]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 34911 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-28 15:37:35,113]       |  ^
[2025-06-28 15:37:35,113] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:34912:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,113]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 34912 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-06-28 15:37:35,113]       |  ^
[2025-06-28 15:37:35,113] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:34913:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,113]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 34913 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-06-28 15:37:35,113]       |  ^
[2025-06-28 15:37:35,113] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:34914:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,113]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 34914 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-06-28 15:37:35,113]       |  ^
[2025-06-28 15:37:35,113] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:34915:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,113]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 34915 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-06-28 15:37:35,113]       |  ^
[2025-06-28 15:37:35,113] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:34916:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,113]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 34916 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:37:35,113]       |  ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:38613:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 38613 |             ap_NS_iter0_fsm = 'bx;
[2025-06-28 15:37:35,113]       |                             ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:38637:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 38637 |             ap_NS_iter1_fsm = 'bx;
[2025-06-28 15:37:35,113]       |                             ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:38661:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 38661 |             ap_NS_iter2_fsm = 'bx;
[2025-06-28 15:37:35,113]       |                             ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:38685:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 38685 |             ap_NS_iter3_fsm = 'bx;
[2025-06-28 15:37:35,113]       |                             ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:38709:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 38709 |             ap_NS_iter4_fsm = 'bx;
[2025-06-28 15:37:35,113]       |                             ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:38733:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 38733 |             ap_NS_iter5_fsm = 'bx;
[2025-06-28 15:37:35,113]       |                             ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39032:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2611_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39032 | assign grp_fu_5770_p0 = sext_ln1494_fu_2611_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39034:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2617_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39034 | assign grp_fu_5778_p0 = sext_ln1494_4_fu_2617_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39036:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2623_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39036 | assign grp_fu_5786_p0 = sext_ln1494_7_fu_2623_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39038:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2629_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39038 | assign grp_fu_5794_p0 = sext_ln1494_13_fu_2629_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39040:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2635_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39040 | assign grp_fu_5802_p0 = sext_ln1494_16_fu_2635_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39042:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2641_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39042 | assign grp_fu_5810_p0 = sext_ln1494_19_fu_2641_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39044:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2647_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39044 | assign grp_fu_5818_p0 = sext_ln1494_21_fu_2647_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39046:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2611_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39046 | assign grp_fu_5826_p0 = sext_ln1494_fu_2611_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39048:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2617_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39048 | assign grp_fu_5834_p0 = sext_ln1494_4_fu_2617_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39050:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2623_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39050 | assign grp_fu_5842_p0 = sext_ln1494_7_fu_2623_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39052:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2629_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39052 | assign grp_fu_5850_p0 = sext_ln1494_13_fu_2629_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39054:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2635_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39054 | assign grp_fu_5858_p0 = sext_ln1494_16_fu_2635_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39056:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2641_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39056 | assign grp_fu_5866_p0 = sext_ln1494_19_fu_2641_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39058:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2647_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39058 | assign grp_fu_5874_p0 = sext_ln1494_21_fu_2647_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39060:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2611_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39060 | assign grp_fu_5882_p0 = sext_ln1494_fu_2611_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39062:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2617_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39062 | assign grp_fu_5890_p0 = sext_ln1494_4_fu_2617_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39064:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2623_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39064 | assign grp_fu_5898_p0 = sext_ln1494_7_fu_2623_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39066:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2629_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,113] 39066 | assign grp_fu_5906_p0 = sext_ln1494_13_fu_2629_p1;
[2025-06-28 15:37:35,113]       |                       ^
[2025-06-28 15:37:35,113] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39068:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2635_p1' generates 12 bits.
[2025-06-28 15:37:35,113]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39068 | assign grp_fu_5914_p0 = sext_ln1494_16_fu_2635_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39070:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2641_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39070 | assign grp_fu_5922_p0 = sext_ln1494_19_fu_2641_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39072:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2647_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39072 | assign grp_fu_5930_p0 = sext_ln1494_21_fu_2647_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39074:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2611_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39074 | assign grp_fu_5938_p0 = sext_ln1494_fu_2611_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39076:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2617_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39076 | assign grp_fu_5946_p0 = sext_ln1494_4_fu_2617_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39078:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2623_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39078 | assign grp_fu_5954_p0 = sext_ln1494_7_fu_2623_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39080:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2629_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39080 | assign grp_fu_5962_p0 = sext_ln1494_13_fu_2629_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39082:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2635_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39082 | assign grp_fu_5970_p0 = sext_ln1494_16_fu_2635_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39084:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2641_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39084 | assign grp_fu_5978_p0 = sext_ln1494_19_fu_2641_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39086:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2647_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39086 | assign grp_fu_5986_p0 = sext_ln1494_21_fu_2647_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39088:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2611_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39088 | assign grp_fu_5994_p0 = sext_ln1494_fu_2611_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39090:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2617_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39090 | assign grp_fu_6002_p0 = sext_ln1494_4_fu_2617_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39092:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2623_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39092 | assign grp_fu_6010_p0 = sext_ln1494_7_fu_2623_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39094:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2629_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39094 | assign grp_fu_6018_p0 = sext_ln1494_13_fu_2629_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39096:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2635_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39096 | assign grp_fu_6026_p0 = sext_ln1494_16_fu_2635_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39098:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2641_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39098 | assign grp_fu_6034_p0 = sext_ln1494_19_fu_2641_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39100:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2647_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39100 | assign grp_fu_6042_p0 = sext_ln1494_21_fu_2647_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39102:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_2611_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39102 | assign grp_fu_6050_p0 = sext_ln1494_fu_2611_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39104:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_2617_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39104 | assign grp_fu_6058_p0 = sext_ln1494_4_fu_2617_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39106:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_2623_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39106 | assign grp_fu_6066_p0 = sext_ln1494_7_fu_2623_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39108:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_2629_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39108 | assign grp_fu_6074_p0 = sext_ln1494_13_fu_2629_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39110:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_2635_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39110 | assign grp_fu_6082_p0 = sext_ln1494_16_fu_2635_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39112:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_2641_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39112 | assign grp_fu_6090_p0 = sext_ln1494_19_fu_2641_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39114:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_2647_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39114 | assign grp_fu_6098_p0 = sext_ln1494_21_fu_2647_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39116:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2758_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39116 | assign grp_fu_6106_p0 = sext_ln1494_1_fu_2758_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39118:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2764_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39118 | assign grp_fu_6115_p0 = sext_ln1494_3_fu_2764_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39120:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2770_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39120 | assign grp_fu_6124_p0 = sext_ln1494_6_fu_2770_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39122:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2776_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39122 | assign grp_fu_6133_p0 = sext_ln1494_11_fu_2776_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39124:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2782_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39124 | assign grp_fu_6142_p0 = sext_ln1494_12_fu_2782_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39126:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2788_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39126 | assign grp_fu_6151_p0 = sext_ln1494_15_fu_2788_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39128:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2794_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39128 | assign grp_fu_6160_p0 = sext_ln1494_18_fu_2794_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39130:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2800_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39130 | assign grp_fu_6169_p0 = sext_ln1494_22_fu_2800_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39132:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2806_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39132 | assign grp_fu_6178_p0 = sext_ln1494_24_fu_2806_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39134:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2758_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39134 | assign grp_fu_6187_p0 = sext_ln1494_1_fu_2758_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39136:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2764_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39136 | assign grp_fu_6196_p0 = sext_ln1494_3_fu_2764_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39138:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2770_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39138 | assign grp_fu_6205_p0 = sext_ln1494_6_fu_2770_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39140:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2776_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39140 | assign grp_fu_6214_p0 = sext_ln1494_11_fu_2776_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39142:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2782_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39142 | assign grp_fu_6223_p0 = sext_ln1494_12_fu_2782_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39144:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2788_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39144 | assign grp_fu_6232_p0 = sext_ln1494_15_fu_2788_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39146:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2794_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39146 | assign grp_fu_6241_p0 = sext_ln1494_18_fu_2794_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39148:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2800_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39148 | assign grp_fu_6250_p0 = sext_ln1494_22_fu_2800_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39150:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2806_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39150 | assign grp_fu_6259_p0 = sext_ln1494_24_fu_2806_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39152:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2758_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39152 | assign grp_fu_6268_p0 = sext_ln1494_1_fu_2758_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39154:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2764_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39154 | assign grp_fu_6277_p0 = sext_ln1494_3_fu_2764_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39156:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2770_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39156 | assign grp_fu_6286_p0 = sext_ln1494_6_fu_2770_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39158:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2776_p1' generates 12 bits.
[2025-06-28 15:37:35,114]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,114] 39158 | assign grp_fu_6295_p0 = sext_ln1494_11_fu_2776_p1;
[2025-06-28 15:37:35,114]       |                       ^
[2025-06-28 15:37:35,114] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39160:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2782_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39160 | assign grp_fu_6304_p0 = sext_ln1494_12_fu_2782_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39162:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2788_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39162 | assign grp_fu_6313_p0 = sext_ln1494_15_fu_2788_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39164:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2794_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39164 | assign grp_fu_6322_p0 = sext_ln1494_18_fu_2794_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39166:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2800_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39166 | assign grp_fu_6331_p0 = sext_ln1494_22_fu_2800_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39168:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2806_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39168 | assign grp_fu_6340_p0 = sext_ln1494_24_fu_2806_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39170:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2758_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39170 | assign grp_fu_6349_p0 = sext_ln1494_1_fu_2758_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39172:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2764_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39172 | assign grp_fu_6358_p0 = sext_ln1494_3_fu_2764_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39174:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2770_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39174 | assign grp_fu_6367_p0 = sext_ln1494_6_fu_2770_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39176:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2776_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39176 | assign grp_fu_6376_p0 = sext_ln1494_11_fu_2776_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39178:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2782_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39178 | assign grp_fu_6385_p0 = sext_ln1494_12_fu_2782_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39180:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2788_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39180 | assign grp_fu_6394_p0 = sext_ln1494_15_fu_2788_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39182:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2794_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39182 | assign grp_fu_6403_p0 = sext_ln1494_18_fu_2794_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39184:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2800_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39184 | assign grp_fu_6412_p0 = sext_ln1494_22_fu_2800_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39186:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2806_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39186 | assign grp_fu_6421_p0 = sext_ln1494_24_fu_2806_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39188:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2758_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39188 | assign grp_fu_6430_p0 = sext_ln1494_1_fu_2758_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39190:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2764_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39190 | assign grp_fu_6439_p0 = sext_ln1494_3_fu_2764_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39192:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2770_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39192 | assign grp_fu_6448_p0 = sext_ln1494_6_fu_2770_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39194:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2776_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39194 | assign grp_fu_6457_p0 = sext_ln1494_11_fu_2776_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39196:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2782_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39196 | assign grp_fu_6466_p0 = sext_ln1494_12_fu_2782_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39198:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2788_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39198 | assign grp_fu_6475_p0 = sext_ln1494_15_fu_2788_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39200:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2794_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39200 | assign grp_fu_6484_p0 = sext_ln1494_18_fu_2794_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39202:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2800_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39202 | assign grp_fu_6493_p0 = sext_ln1494_22_fu_2800_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39204:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2806_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39204 | assign grp_fu_6502_p0 = sext_ln1494_24_fu_2806_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39206:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_2758_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39206 | assign grp_fu_6511_p0 = sext_ln1494_1_fu_2758_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39208:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_2764_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39208 | assign grp_fu_6520_p0 = sext_ln1494_3_fu_2764_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39210:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_2770_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39210 | assign grp_fu_6529_p0 = sext_ln1494_6_fu_2770_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39212:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_2776_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39212 | assign grp_fu_6538_p0 = sext_ln1494_11_fu_2776_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39214:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_2782_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39214 | assign grp_fu_6547_p0 = sext_ln1494_12_fu_2782_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39216:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_2788_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39216 | assign grp_fu_6556_p0 = sext_ln1494_15_fu_2788_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39218:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_2794_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39218 | assign grp_fu_6565_p0 = sext_ln1494_18_fu_2794_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39220:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_2800_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39220 | assign grp_fu_6574_p0 = sext_ln1494_22_fu_2800_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39222:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_2806_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39222 | assign grp_fu_6583_p0 = sext_ln1494_24_fu_2806_p1;
[2025-06-28 15:37:35,115]       |                       ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39426:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2947_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39426 | assign ret_V_102_fu_3332_p0 = sext_ln1494_2_fu_2947_p1;
[2025-06-28 15:37:35,115]       |                             ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39428:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2963_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39428 | assign ret_V_105_fu_3345_p0 = sext_ln1494_5_fu_2963_p1;
[2025-06-28 15:37:35,115]       |                             ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39430:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2979_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39430 | assign ret_V_108_fu_3358_p0 = sext_ln1494_8_fu_2979_p1;
[2025-06-28 15:37:35,115]       |                             ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39432:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3514_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39432 | assign ret_V_109_fu_3624_p0 = sext_ln1494_9_fu_3514_p1;
[2025-06-28 15:37:35,115]       |                             ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39434:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3530_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39434 | assign ret_V_10_fu_3533_p0 = sext_ln1494_10_fu_3530_p1;
[2025-06-28 15:37:35,115]       |                            ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39436:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3530_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39436 | assign ret_V_110_fu_3637_p0 = sext_ln1494_10_fu_3530_p1;
[2025-06-28 15:37:35,115]       |                             ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39438:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2995_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39438 | assign ret_V_114_fu_3371_p0 = sext_ln1494_14_fu_2995_p1;
[2025-06-28 15:37:35,115]       |                             ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39440:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3011_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39440 | assign ret_V_117_fu_3384_p0 = sext_ln1494_17_fu_3011_p1;
[2025-06-28 15:37:35,115]       |                             ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39442:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3027_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39442 | assign ret_V_120_fu_3397_p0 = sext_ln1494_20_fu_3027_p1;
[2025-06-28 15:37:35,115]       |                             ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39444:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3043_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39444 | assign ret_V_123_fu_3410_p0 = sext_ln1494_23_fu_3043_p1;
[2025-06-28 15:37:35,115]       |                             ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39446:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2947_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39446 | assign ret_V_127_fu_3423_p0 = sext_ln1494_2_fu_2947_p1;
[2025-06-28 15:37:35,115]       |                             ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39448:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2963_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39448 | assign ret_V_130_fu_3436_p0 = sext_ln1494_5_fu_2963_p1;
[2025-06-28 15:37:35,115]       |                             ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39450:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2979_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,115] 39450 | assign ret_V_133_fu_3449_p0 = sext_ln1494_8_fu_2979_p1;
[2025-06-28 15:37:35,115]       |                             ^
[2025-06-28 15:37:35,115] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39452:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3514_p1' generates 12 bits.
[2025-06-28 15:37:35,115]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39452 | assign ret_V_134_fu_3650_p0 = sext_ln1494_9_fu_3514_p1;
[2025-06-28 15:37:35,116]       |                             ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39454:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3530_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39454 | assign ret_V_135_fu_3663_p0 = sext_ln1494_10_fu_3530_p1;
[2025-06-28 15:37:35,116]       |                             ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39456:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2995_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39456 | assign ret_V_139_fu_3462_p0 = sext_ln1494_14_fu_2995_p1;
[2025-06-28 15:37:35,116]       |                             ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39458:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3011_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39458 | assign ret_V_142_fu_3475_p0 = sext_ln1494_17_fu_3011_p1;
[2025-06-28 15:37:35,116]       |                             ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39460:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3027_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39460 | assign ret_V_145_fu_3488_p0 = sext_ln1494_20_fu_3027_p1;
[2025-06-28 15:37:35,116]       |                             ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39462:29: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3043_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39462 | assign ret_V_148_fu_3501_p0 = sext_ln1494_23_fu_3043_p1;
[2025-06-28 15:37:35,116]       |                             ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39464:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2995_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39464 | assign ret_V_14_fu_2998_p0 = sext_ln1494_14_fu_2995_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39466:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3011_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39466 | assign ret_V_17_fu_3014_p0 = sext_ln1494_17_fu_3011_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39468:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3027_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39468 | assign ret_V_20_fu_3030_p0 = sext_ln1494_20_fu_3027_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39470:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3043_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39470 | assign ret_V_23_fu_3046_p0 = sext_ln1494_23_fu_3043_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39472:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2947_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39472 | assign ret_V_27_fu_3059_p0 = sext_ln1494_2_fu_2947_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39474:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2947_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39474 | assign ret_V_2_fu_2950_p0 = sext_ln1494_2_fu_2947_p1;
[2025-06-28 15:37:35,116]       |                           ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39476:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2963_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39476 | assign ret_V_30_fu_3072_p0 = sext_ln1494_5_fu_2963_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39478:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2979_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39478 | assign ret_V_33_fu_3085_p0 = sext_ln1494_8_fu_2979_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39480:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3514_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39480 | assign ret_V_34_fu_3546_p0 = sext_ln1494_9_fu_3514_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39482:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3530_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39482 | assign ret_V_35_fu_3559_p0 = sext_ln1494_10_fu_3530_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39484:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2995_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39484 | assign ret_V_39_fu_3098_p0 = sext_ln1494_14_fu_2995_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39486:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3011_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39486 | assign ret_V_42_fu_3111_p0 = sext_ln1494_17_fu_3011_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39488:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3027_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39488 | assign ret_V_45_fu_3124_p0 = sext_ln1494_20_fu_3027_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39490:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3043_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39490 | assign ret_V_48_fu_3137_p0 = sext_ln1494_23_fu_3043_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39492:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2947_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39492 | assign ret_V_52_fu_3150_p0 = sext_ln1494_2_fu_2947_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39494:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2963_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39494 | assign ret_V_55_fu_3163_p0 = sext_ln1494_5_fu_2963_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39496:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2979_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39496 | assign ret_V_58_fu_3176_p0 = sext_ln1494_8_fu_2979_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39498:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3514_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39498 | assign ret_V_59_fu_3572_p0 = sext_ln1494_9_fu_3514_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39500:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2963_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39500 | assign ret_V_5_fu_2966_p0 = sext_ln1494_5_fu_2963_p1;
[2025-06-28 15:37:35,116]       |                           ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39502:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3530_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39502 | assign ret_V_60_fu_3585_p0 = sext_ln1494_10_fu_3530_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39504:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2995_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39504 | assign ret_V_64_fu_3189_p0 = sext_ln1494_14_fu_2995_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39506:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3011_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39506 | assign ret_V_67_fu_3202_p0 = sext_ln1494_17_fu_3011_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39508:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3027_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39508 | assign ret_V_70_fu_3215_p0 = sext_ln1494_20_fu_3027_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39510:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3043_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39510 | assign ret_V_73_fu_3228_p0 = sext_ln1494_23_fu_3043_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39512:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_2947_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39512 | assign ret_V_77_fu_3241_p0 = sext_ln1494_2_fu_2947_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39514:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_2963_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39514 | assign ret_V_80_fu_3254_p0 = sext_ln1494_5_fu_2963_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39516:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2979_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39516 | assign ret_V_83_fu_3267_p0 = sext_ln1494_8_fu_2979_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39518:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3514_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39518 | assign ret_V_84_fu_3598_p0 = sext_ln1494_9_fu_3514_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39520:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_3530_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39520 | assign ret_V_85_fu_3611_p0 = sext_ln1494_10_fu_3530_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39522:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_2995_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39522 | assign ret_V_89_fu_3280_p0 = sext_ln1494_14_fu_2995_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39524:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_2979_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39524 | assign ret_V_8_fu_2982_p0 = sext_ln1494_8_fu_2979_p1;
[2025-06-28 15:37:35,116]       |                           ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39526:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_3011_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39526 | assign ret_V_92_fu_3293_p0 = sext_ln1494_17_fu_3011_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39528:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_3027_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39528 | assign ret_V_95_fu_3306_p0 = sext_ln1494_20_fu_3027_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39530:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_3043_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39530 | assign ret_V_98_fu_3319_p0 = sext_ln1494_23_fu_3043_p1;
[2025-06-28 15:37:35,116]       |                            ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39532:27: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_3514_p1' generates 12 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39532 | assign ret_V_9_fu_3517_p0 = sext_ln1494_9_fu_3514_p1;
[2025-06-28 15:37:35,116]       |                           ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39534:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39534 | assign sext_ln1494_10_fu_3530_p1 = $signed(r_V_10_reg_6778_pp0_iter3_reg);
[2025-06-28 15:37:35,116]       |                                  ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39536:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39536 | assign sext_ln1494_11_fu_2776_p1 = $signed(r_V_11_reg_6783_pp0_iter1_reg);
[2025-06-28 15:37:35,116]       |                                  ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39538:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39538 | assign sext_ln1494_12_fu_2782_p1 = $signed(r_V_12_reg_6788_pp0_iter1_reg);
[2025-06-28 15:37:35,116]       |                                  ^
[2025-06-28 15:37:35,116] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39540:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,116]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,116] 39540 | assign sext_ln1494_13_fu_2629_p1 = $signed(r_V_13_reg_6793);
[2025-06-28 15:37:35,116]       |                                  ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39542:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39542 | assign sext_ln1494_14_fu_2995_p1 = $signed(r_V_14_reg_6798_pp0_iter2_reg);
[2025-06-28 15:37:35,117]       |                                  ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39544:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39544 | assign sext_ln1494_15_fu_2788_p1 = $signed(r_V_15_reg_6803_pp0_iter1_reg);
[2025-06-28 15:37:35,117]       |                                  ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39546:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39546 | assign sext_ln1494_16_fu_2635_p1 = $signed(r_V_16_reg_6808);
[2025-06-28 15:37:35,117]       |                                  ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39548:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39548 | assign sext_ln1494_17_fu_3011_p1 = $signed(r_V_17_reg_6813_pp0_iter2_reg);
[2025-06-28 15:37:35,117]       |                                  ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39550:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39550 | assign sext_ln1494_18_fu_2794_p1 = $signed(r_V_18_reg_6818_pp0_iter1_reg);
[2025-06-28 15:37:35,117]       |                                  ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39552:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39552 | assign sext_ln1494_19_fu_2641_p1 = $signed(r_V_19_reg_6823);
[2025-06-28 15:37:35,117]       |                                  ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39554:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39554 | assign sext_ln1494_1_fu_2758_p1 = $signed(r_V_1_reg_6733_pp0_iter1_reg);
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39556:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39556 | assign sext_ln1494_20_fu_3027_p1 = $signed(r_V_20_reg_6828_pp0_iter2_reg);
[2025-06-28 15:37:35,117]       |                                  ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39558:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39558 | assign sext_ln1494_21_fu_2647_p1 = $signed(r_V_21_reg_6833);
[2025-06-28 15:37:35,117]       |                                  ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39560:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39560 | assign sext_ln1494_22_fu_2800_p1 = $signed(r_V_22_reg_6838_pp0_iter1_reg);
[2025-06-28 15:37:35,117]       |                                  ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39562:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39562 | assign sext_ln1494_23_fu_3043_p1 = $signed(r_V_23_reg_6843_pp0_iter2_reg);
[2025-06-28 15:37:35,117]       |                                  ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39564:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39564 | assign sext_ln1494_24_fu_2806_p1 = $signed(r_V_24_reg_6848_pp0_iter1_reg);
[2025-06-28 15:37:35,117]       |                                  ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39566:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39566 | assign sext_ln1494_2_fu_2947_p1 = $signed(r_V_2_reg_6738_pp0_iter2_reg);
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39568:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39568 | assign sext_ln1494_3_fu_2764_p1 = $signed(r_V_3_reg_6743_pp0_iter1_reg);
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39570:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39570 | assign sext_ln1494_4_fu_2617_p1 = $signed(r_V_4_reg_6748);
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39572:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39572 | assign sext_ln1494_5_fu_2963_p1 = $signed(r_V_5_reg_6753_pp0_iter2_reg);
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39574:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39574 | assign sext_ln1494_6_fu_2770_p1 = $signed(r_V_6_reg_6758_pp0_iter1_reg);
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39576:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39576 | assign sext_ln1494_7_fu_2623_p1 = $signed(r_V_7_reg_6763);
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39578:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39578 | assign sext_ln1494_8_fu_2979_p1 = $signed(r_V_8_reg_6768_pp0_iter2_reg);
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39580:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39580 | assign sext_ln1494_9_fu_3514_p1 = $signed(r_V_9_reg_6773_pp0_iter3_reg);
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39582:31: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39582 | assign sext_ln1494_fu_2611_p1 = $signed(r_V_reg_6728);
[2025-06-28 15:37:35,117]       |                               ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39584:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6124_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39584 | assign sext_ln840_10_fu_3727_p1 = grp_fu_6124_p3;
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39586:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6133_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39586 | assign sext_ln840_11_fu_3730_p1 = grp_fu_6133_p3;
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39588:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6178_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39588 | assign sext_ln840_12_fu_3733_p1 = grp_fu_6178_p3;
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39590:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39590 | assign sext_ln840_13_fu_3748_p1 = $signed(add_ln840_21_fu_3742_p2);
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39592:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6250_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39592 | assign sext_ln840_15_fu_3764_p1 = grp_fu_6250_p3;
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39594:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6241_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39594 | assign sext_ln840_16_fu_3767_p1 = grp_fu_6241_p3;
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39596:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39596 | assign sext_ln840_17_fu_3776_p1 = $signed(add_ln840_28_fu_3770_p2);
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39598:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6223_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39598 | assign sext_ln840_18_fu_3780_p1 = grp_fu_6223_p3;
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39600:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6232_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39600 | assign sext_ln840_19_fu_3783_p1 = grp_fu_6232_p3;
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39602:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6169_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39602 | assign sext_ln840_1_fu_3673_p1 = grp_fu_6169_p3;
[2025-06-28 15:37:35,117]       |                                ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39604:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39604 | assign sext_ln840_20_fu_3792_p1 = $signed(add_ln840_33_fu_3786_p2);
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39606:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6187_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39606 | assign sext_ln840_21_fu_3802_p1 = grp_fu_6187_p3;
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39608:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6196_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39608 | assign sext_ln840_22_fu_3805_p1 = grp_fu_6196_p3;
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39610:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39610 | assign sext_ln840_23_fu_3814_p1 = $signed(add_ln840_39_fu_3808_p2);
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39612:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6205_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39612 | assign sext_ln840_24_fu_3818_p1 = grp_fu_6205_p3;
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39614:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6214_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39614 | assign sext_ln840_25_fu_3821_p1 = grp_fu_6214_p3;
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39616:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6259_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39616 | assign sext_ln840_26_fu_3824_p1 = grp_fu_6259_p3;
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39618:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39618 | assign sext_ln840_27_fu_3839_p1 = $signed(add_ln840_45_fu_3833_p2);
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39620:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6331_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39620 | assign sext_ln840_29_fu_3855_p1 = grp_fu_6331_p3;
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39622:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6160_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39622 | assign sext_ln840_2_fu_3676_p1 = grp_fu_6160_p3;
[2025-06-28 15:37:35,117]       |                                ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39624:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6322_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39624 | assign sext_ln840_30_fu_3858_p1 = grp_fu_6322_p3;
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39626:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39626 | assign sext_ln840_31_fu_3867_p1 = $signed(add_ln840_52_fu_3861_p2);
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39628:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6304_p3' generates 13 bits.
[2025-06-28 15:37:35,117]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,117] 39628 | assign sext_ln840_32_fu_3871_p1 = grp_fu_6304_p3;
[2025-06-28 15:37:35,117]       |                                 ^
[2025-06-28 15:37:35,117] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39630:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6313_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39630 | assign sext_ln840_33_fu_3874_p1 = grp_fu_6313_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39632:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39632 | assign sext_ln840_34_fu_3883_p1 = $signed(add_ln840_57_fu_3877_p2);
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39634:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6268_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39634 | assign sext_ln840_35_fu_3893_p1 = grp_fu_6268_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39636:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6277_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39636 | assign sext_ln840_36_fu_3896_p1 = grp_fu_6277_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39638:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39638 | assign sext_ln840_37_fu_3905_p1 = $signed(add_ln840_63_fu_3899_p2);
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39640:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6286_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39640 | assign sext_ln840_38_fu_3909_p1 = grp_fu_6286_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39642:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6295_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39642 | assign sext_ln840_39_fu_3912_p1 = grp_fu_6295_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39644:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39644 | assign sext_ln840_3_fu_3685_p1 = $signed(add_ln840_4_fu_3679_p2);
[2025-06-28 15:37:35,118]       |                                ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39646:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6340_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39646 | assign sext_ln840_40_fu_3915_p1 = grp_fu_6340_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39648:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39648 | assign sext_ln840_41_fu_3930_p1 = $signed(add_ln840_69_fu_3924_p2);
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39650:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6412_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39650 | assign sext_ln840_43_fu_3946_p1 = grp_fu_6412_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39652:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6403_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39652 | assign sext_ln840_44_fu_3949_p1 = grp_fu_6403_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39654:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39654 | assign sext_ln840_45_fu_3958_p1 = $signed(add_ln840_76_fu_3952_p2);
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39656:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6385_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39656 | assign sext_ln840_46_fu_3962_p1 = grp_fu_6385_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39658:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6394_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39658 | assign sext_ln840_47_fu_3965_p1 = grp_fu_6394_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39660:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39660 | assign sext_ln840_48_fu_3974_p1 = $signed(add_ln840_81_fu_3968_p2);
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39662:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6349_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39662 | assign sext_ln840_49_fu_3984_p1 = grp_fu_6349_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39664:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6142_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39664 | assign sext_ln840_4_fu_3689_p1 = grp_fu_6142_p3;
[2025-06-28 15:37:35,118]       |                                ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39666:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6358_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39666 | assign sext_ln840_50_fu_3987_p1 = grp_fu_6358_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39668:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39668 | assign sext_ln840_51_fu_3996_p1 = $signed(add_ln840_87_fu_3990_p2);
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39670:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6367_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39670 | assign sext_ln840_52_fu_4000_p1 = grp_fu_6367_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39672:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6376_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39672 | assign sext_ln840_53_fu_4003_p1 = grp_fu_6376_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39674:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6421_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39674 | assign sext_ln840_54_fu_4006_p1 = grp_fu_6421_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39676:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39676 | assign sext_ln840_55_fu_4021_p1 = $signed(add_ln840_93_fu_4015_p2);
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39678:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6493_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39678 | assign sext_ln840_57_fu_4037_p1 = grp_fu_6493_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39680:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6484_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39680 | assign sext_ln840_58_fu_4040_p1 = grp_fu_6484_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39682:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39682 | assign sext_ln840_59_fu_4049_p1 = $signed(add_ln840_100_fu_4043_p2);
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39684:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6151_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39684 | assign sext_ln840_5_fu_3692_p1 = grp_fu_6151_p3;
[2025-06-28 15:37:35,118]       |                                ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39686:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6466_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39686 | assign sext_ln840_60_fu_4053_p1 = grp_fu_6466_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39688:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6475_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39688 | assign sext_ln840_61_fu_4056_p1 = grp_fu_6475_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39690:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39690 | assign sext_ln840_62_fu_4065_p1 = $signed(add_ln840_105_fu_4059_p2);
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39692:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6430_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39692 | assign sext_ln840_63_fu_4075_p1 = grp_fu_6430_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39694:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6439_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39694 | assign sext_ln840_64_fu_4078_p1 = grp_fu_6439_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39696:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39696 | assign sext_ln840_65_fu_4087_p1 = $signed(add_ln840_111_fu_4081_p2);
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39698:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6448_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39698 | assign sext_ln840_66_fu_4091_p1 = grp_fu_6448_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39700:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6457_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39700 | assign sext_ln840_67_fu_4094_p1 = grp_fu_6457_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39702:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6502_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39702 | assign sext_ln840_68_fu_4097_p1 = grp_fu_6502_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39704:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39704 | assign sext_ln840_69_fu_4112_p1 = $signed(add_ln840_117_fu_4106_p2);
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39706:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39706 | assign sext_ln840_6_fu_3701_p1 = $signed(add_ln840_9_fu_3695_p2);
[2025-06-28 15:37:35,118]       |                                ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39708:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6574_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39708 | assign sext_ln840_71_fu_4128_p1 = grp_fu_6574_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39710:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6565_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39710 | assign sext_ln840_72_fu_4131_p1 = grp_fu_6565_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39712:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39712 | assign sext_ln840_73_fu_4140_p1 = $signed(add_ln840_124_fu_4134_p2);
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39714:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6547_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39714 | assign sext_ln840_74_fu_4144_p1 = grp_fu_6547_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39716:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6556_p3' generates 13 bits.
[2025-06-28 15:37:35,118]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,118] 39716 | assign sext_ln840_75_fu_4147_p1 = grp_fu_6556_p3;
[2025-06-28 15:37:35,118]       |                                 ^
[2025-06-28 15:37:35,118] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39718:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39718 | assign sext_ln840_76_fu_4156_p1 = $signed(add_ln840_129_fu_4150_p2);
[2025-06-28 15:37:35,119]       |                                 ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39720:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6511_p3' generates 13 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39720 | assign sext_ln840_77_fu_4166_p1 = grp_fu_6511_p3;
[2025-06-28 15:37:35,119]       |                                 ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39722:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6520_p3' generates 13 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39722 | assign sext_ln840_78_fu_4169_p1 = grp_fu_6520_p3;
[2025-06-28 15:37:35,119]       |                                 ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39724:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39724 | assign sext_ln840_79_fu_4178_p1 = $signed(add_ln840_135_fu_4172_p2);
[2025-06-28 15:37:35,119]       |                                 ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39726:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6106_p3' generates 13 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39726 | assign sext_ln840_7_fu_3711_p1 = grp_fu_6106_p3;
[2025-06-28 15:37:35,119]       |                                ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39728:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6529_p3' generates 13 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39728 | assign sext_ln840_80_fu_4182_p1 = grp_fu_6529_p3;
[2025-06-28 15:37:35,119]       |                                 ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39730:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6538_p3' generates 13 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39730 | assign sext_ln840_81_fu_4185_p1 = grp_fu_6538_p3;
[2025-06-28 15:37:35,119]       |                                 ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39732:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6583_p3' generates 13 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39732 | assign sext_ln840_82_fu_4188_p1 = grp_fu_6583_p3;
[2025-06-28 15:37:35,119]       |                                 ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39734:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39734 | assign sext_ln840_83_fu_4203_p1 = $signed(add_ln840_141_fu_4197_p2);
[2025-06-28 15:37:35,119]       |                                 ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39736:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_6115_p3' generates 13 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39736 | assign sext_ln840_8_fu_3714_p1 = grp_fu_6115_p3;
[2025-06-28 15:37:35,119]       |                                ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39738:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39738 | assign sext_ln840_9_fu_3723_p1 = $signed(add_ln840_15_fu_3717_p2);
[2025-06-28 15:37:35,119]       |                                ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39742:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_11_fu_4333_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39742 | assign zext_ln1039_10_fu_4339_p1 = icmp_ln1039_11_fu_4333_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39744:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_12_fu_4343_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39744 | assign zext_ln1039_11_fu_4349_p1 = icmp_ln1039_12_fu_4343_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39746:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_15_fu_4487_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39746 | assign zext_ln1039_12_fu_4493_p1 = icmp_ln1039_15_fu_4487_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39748:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_16_fu_4497_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39748 | assign zext_ln1039_13_fu_4503_p1 = icmp_ln1039_16_fu_4497_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39750:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_17_fu_4507_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39750 | assign zext_ln1039_14_fu_4513_p1 = icmp_ln1039_17_fu_4507_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39752:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_18_fu_4517_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39752 | assign zext_ln1039_15_fu_4523_p1 = icmp_ln1039_18_fu_4517_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39754:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_19_fu_4527_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39754 | assign zext_ln1039_16_fu_4533_p1 = icmp_ln1039_19_fu_4527_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39756:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_20_fu_4537_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39756 | assign zext_ln1039_17_fu_4543_p1 = icmp_ln1039_20_fu_4537_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39758:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_21_fu_4557_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39758 | assign zext_ln1039_18_fu_4563_p1 = icmp_ln1039_21_fu_4557_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39760:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_22_fu_4567_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39760 | assign zext_ln1039_19_fu_4573_p1 = icmp_ln1039_22_fu_4567_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39762:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_2_fu_4243_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39762 | assign zext_ln1039_1_fu_4249_p1 = icmp_ln1039_2_fu_4243_p2;
[2025-06-28 15:37:35,119]       |                                 ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39764:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_23_fu_4577_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39764 | assign zext_ln1039_20_fu_4583_p1 = icmp_ln1039_23_fu_4577_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39766:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_24_fu_4587_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39766 | assign zext_ln1039_21_fu_4593_p1 = icmp_ln1039_24_fu_4587_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39768:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_25_fu_4597_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39768 | assign zext_ln1039_22_fu_4603_p1 = icmp_ln1039_25_fu_4597_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39770:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_26_fu_4607_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39770 | assign zext_ln1039_23_fu_4613_p1 = icmp_ln1039_26_fu_4607_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39772:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_29_fu_4751_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39772 | assign zext_ln1039_24_fu_4757_p1 = icmp_ln1039_29_fu_4751_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39774:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_30_fu_4761_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39774 | assign zext_ln1039_25_fu_4767_p1 = icmp_ln1039_30_fu_4761_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39776:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_31_fu_4771_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39776 | assign zext_ln1039_26_fu_4777_p1 = icmp_ln1039_31_fu_4771_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39778:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_32_fu_4781_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39778 | assign zext_ln1039_27_fu_4787_p1 = icmp_ln1039_32_fu_4781_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39780:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_33_fu_4791_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39780 | assign zext_ln1039_28_fu_4797_p1 = icmp_ln1039_33_fu_4791_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39782:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_34_fu_4801_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39782 | assign zext_ln1039_29_fu_4807_p1 = icmp_ln1039_34_fu_4801_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39784:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_3_fu_4253_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39784 | assign zext_ln1039_2_fu_4259_p1 = icmp_ln1039_3_fu_4253_p2;
[2025-06-28 15:37:35,119]       |                                 ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39786:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_35_fu_4811_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39786 | assign zext_ln1039_30_fu_4817_p1 = icmp_ln1039_35_fu_4811_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39788:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_36_fu_4821_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39788 | assign zext_ln1039_31_fu_4827_p1 = icmp_ln1039_36_fu_4821_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39790:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_37_fu_4831_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39790 | assign zext_ln1039_32_fu_4837_p1 = icmp_ln1039_37_fu_4831_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39792:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_38_fu_4841_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39792 | assign zext_ln1039_33_fu_4847_p1 = icmp_ln1039_38_fu_4841_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39794:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_39_fu_4851_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39794 | assign zext_ln1039_34_fu_4857_p1 = icmp_ln1039_39_fu_4851_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39796:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_40_fu_4861_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39796 | assign zext_ln1039_35_fu_4867_p1 = icmp_ln1039_40_fu_4861_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39798:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_43_fu_5005_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39798 | assign zext_ln1039_36_fu_5011_p1 = icmp_ln1039_43_fu_5005_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39800:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_44_fu_5015_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39800 | assign zext_ln1039_37_fu_5021_p1 = icmp_ln1039_44_fu_5015_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39802:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_45_fu_5025_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39802 | assign zext_ln1039_38_fu_5031_p1 = icmp_ln1039_45_fu_5025_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39804:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_46_fu_5035_p2' generates 1 bits.
[2025-06-28 15:37:35,119]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,119] 39804 | assign zext_ln1039_39_fu_5041_p1 = icmp_ln1039_46_fu_5035_p2;
[2025-06-28 15:37:35,119]       |                                  ^
[2025-06-28 15:37:35,119] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39806:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_4_fu_4263_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39806 | assign zext_ln1039_3_fu_4269_p1 = icmp_ln1039_4_fu_4263_p2;
[2025-06-28 15:37:35,120]       |                                 ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39808:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_47_fu_5045_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39808 | assign zext_ln1039_40_fu_5051_p1 = icmp_ln1039_47_fu_5045_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39810:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_48_fu_5055_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39810 | assign zext_ln1039_41_fu_5061_p1 = icmp_ln1039_48_fu_5055_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39812:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_49_fu_5065_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39812 | assign zext_ln1039_42_fu_5071_p1 = icmp_ln1039_49_fu_5065_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39814:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_50_fu_5075_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39814 | assign zext_ln1039_43_fu_5081_p1 = icmp_ln1039_50_fu_5075_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39816:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_51_fu_5085_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39816 | assign zext_ln1039_44_fu_5091_p1 = icmp_ln1039_51_fu_5085_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39818:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_52_fu_5095_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39818 | assign zext_ln1039_45_fu_5101_p1 = icmp_ln1039_52_fu_5095_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39820:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_53_fu_5105_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39820 | assign zext_ln1039_46_fu_5111_p1 = icmp_ln1039_53_fu_5105_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39822:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_54_fu_5115_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39822 | assign zext_ln1039_47_fu_5121_p1 = icmp_ln1039_54_fu_5115_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39824:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_57_fu_5259_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39824 | assign zext_ln1039_48_fu_5265_p1 = icmp_ln1039_57_fu_5259_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39826:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_58_fu_5269_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39826 | assign zext_ln1039_49_fu_5275_p1 = icmp_ln1039_58_fu_5269_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39828:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_5_fu_4273_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39828 | assign zext_ln1039_4_fu_4279_p1 = icmp_ln1039_5_fu_4273_p2;
[2025-06-28 15:37:35,120]       |                                 ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39830:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_59_fu_5279_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39830 | assign zext_ln1039_50_fu_5285_p1 = icmp_ln1039_59_fu_5279_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39832:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_60_fu_5289_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39832 | assign zext_ln1039_51_fu_5295_p1 = icmp_ln1039_60_fu_5289_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39834:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_61_fu_5299_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39834 | assign zext_ln1039_52_fu_5305_p1 = icmp_ln1039_61_fu_5299_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39836:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_62_fu_5309_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39836 | assign zext_ln1039_53_fu_5315_p1 = icmp_ln1039_62_fu_5309_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39838:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_63_fu_5319_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39838 | assign zext_ln1039_54_fu_5325_p1 = icmp_ln1039_63_fu_5319_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39840:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_64_fu_5329_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39840 | assign zext_ln1039_55_fu_5335_p1 = icmp_ln1039_64_fu_5329_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39842:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_65_fu_5339_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39842 | assign zext_ln1039_56_fu_5345_p1 = icmp_ln1039_65_fu_5339_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39844:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_66_fu_5349_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39844 | assign zext_ln1039_57_fu_5355_p1 = icmp_ln1039_66_fu_5349_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39846:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_67_fu_5359_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39846 | assign zext_ln1039_58_fu_5365_p1 = icmp_ln1039_67_fu_5359_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39848:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_68_fu_5369_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39848 | assign zext_ln1039_59_fu_5375_p1 = icmp_ln1039_68_fu_5369_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39850:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_6_fu_4283_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39850 | assign zext_ln1039_5_fu_4289_p1 = icmp_ln1039_6_fu_4283_p2;
[2025-06-28 15:37:35,120]       |                                 ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39852:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_71_fu_5513_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39852 | assign zext_ln1039_60_fu_5519_p1 = icmp_ln1039_71_fu_5513_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39854:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_72_fu_5523_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39854 | assign zext_ln1039_61_fu_5529_p1 = icmp_ln1039_72_fu_5523_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39856:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_73_fu_5533_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39856 | assign zext_ln1039_62_fu_5539_p1 = icmp_ln1039_73_fu_5533_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39858:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_74_fu_5543_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39858 | assign zext_ln1039_63_fu_5549_p1 = icmp_ln1039_74_fu_5543_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39860:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_75_fu_5553_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39860 | assign zext_ln1039_64_fu_5559_p1 = icmp_ln1039_75_fu_5553_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39862:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_76_fu_5563_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39862 | assign zext_ln1039_65_fu_5569_p1 = icmp_ln1039_76_fu_5563_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39864:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_77_fu_5573_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39864 | assign zext_ln1039_66_fu_5579_p1 = icmp_ln1039_77_fu_5573_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39866:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_78_fu_5583_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39866 | assign zext_ln1039_67_fu_5589_p1 = icmp_ln1039_78_fu_5583_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39868:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_79_fu_5593_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39868 | assign zext_ln1039_68_fu_5599_p1 = icmp_ln1039_79_fu_5593_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39870:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_80_fu_5603_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39870 | assign zext_ln1039_69_fu_5609_p1 = icmp_ln1039_80_fu_5603_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39872:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_7_fu_4293_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39872 | assign zext_ln1039_6_fu_4299_p1 = icmp_ln1039_7_fu_4293_p2;
[2025-06-28 15:37:35,120]       |                                 ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39874:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_81_fu_5613_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39874 | assign zext_ln1039_70_fu_5619_p1 = icmp_ln1039_81_fu_5613_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39876:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_82_fu_5623_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39876 | assign zext_ln1039_71_fu_5629_p1 = icmp_ln1039_82_fu_5623_p2;
[2025-06-28 15:37:35,120]       |                                  ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39878:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_8_fu_4303_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39878 | assign zext_ln1039_7_fu_4309_p1 = icmp_ln1039_8_fu_4303_p2;
[2025-06-28 15:37:35,120]       |                                 ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39880:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_9_fu_4313_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39880 | assign zext_ln1039_8_fu_4319_p1 = icmp_ln1039_9_fu_4313_p2;
[2025-06-28 15:37:35,120]       |                                 ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39882:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_10_fu_4323_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39882 | assign zext_ln1039_9_fu_4329_p1 = icmp_ln1039_10_fu_4323_p2;
[2025-06-28 15:37:35,120]       |                                 ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39884:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_1_fu_4233_p2' generates 1 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39884 | assign zext_ln1039_fu_4239_p1 = icmp_ln1039_1_fu_4233_p2;
[2025-06-28 15:37:35,120]       |                               ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39886:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_157_fu_4627_p2' generates 2 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39886 | assign zext_ln840_10_fu_4633_p1 = add_ln840_157_fu_4627_p2;
[2025-06-28 15:37:35,120]       |                                 ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39888:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_159_fu_4643_p2' generates 2 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39888 | assign zext_ln840_11_fu_4649_p1 = add_ln840_159_fu_4643_p2;
[2025-06-28 15:37:35,120]       |                                 ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39890:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_160_fu_4653_p2' generates 2 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39890 | assign zext_ln840_12_fu_4659_p1 = add_ln840_160_fu_4653_p2;
[2025-06-28 15:37:35,120]       |                                 ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39892:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_161_fu_4663_p2' generates 3 bits.
[2025-06-28 15:37:35,120]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,120] 39892 | assign zext_ln840_13_fu_4669_p1 = add_ln840_161_fu_4663_p2;
[2025-06-28 15:37:35,120]       |                                 ^
[2025-06-28 15:37:35,120] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39894:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_164_fu_4685_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39894 | assign zext_ln840_14_fu_4691_p1 = add_ln840_164_fu_4685_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39896:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_165_fu_4695_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39896 | assign zext_ln840_15_fu_4701_p1 = add_ln840_165_fu_4695_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39898:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_166_fu_4705_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39898 | assign zext_ln840_16_fu_4711_p1 = add_ln840_166_fu_4705_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39900:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_168_fu_4721_p2' generates 3 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39900 | assign zext_ln840_17_fu_4727_p1 = add_ln840_168_fu_4721_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39902:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_41_fu_4871_p2' generates 1 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39902 | assign zext_ln840_18_fu_4877_p1 = icmp_ln1039_41_fu_4871_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39904:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_170_fu_4881_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39904 | assign zext_ln840_19_fu_4887_p1 = add_ln840_170_fu_4881_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39906:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_144_fu_4363_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39906 | assign zext_ln840_1_fu_4369_p1 = add_ln840_144_fu_4363_p2;
[2025-06-28 15:37:35,121]       |                                ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39908:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_172_fu_4897_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39908 | assign zext_ln840_20_fu_4903_p1 = add_ln840_172_fu_4897_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39910:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_173_fu_4907_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39910 | assign zext_ln840_21_fu_4913_p1 = add_ln840_173_fu_4907_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39912:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_174_fu_4917_p2' generates 3 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39912 | assign zext_ln840_22_fu_4923_p1 = add_ln840_174_fu_4917_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39914:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_177_fu_4939_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39914 | assign zext_ln840_23_fu_4945_p1 = add_ln840_177_fu_4939_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39916:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_178_fu_4949_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39916 | assign zext_ln840_24_fu_4955_p1 = add_ln840_178_fu_4949_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39918:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_179_fu_4959_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39918 | assign zext_ln840_25_fu_4965_p1 = add_ln840_179_fu_4959_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39920:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_181_fu_4975_p2' generates 3 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39920 | assign zext_ln840_26_fu_4981_p1 = add_ln840_181_fu_4975_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39922:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_55_fu_5125_p2' generates 1 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39922 | assign zext_ln840_27_fu_5131_p1 = icmp_ln1039_55_fu_5125_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39924:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_183_fu_5135_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39924 | assign zext_ln840_28_fu_5141_p1 = add_ln840_183_fu_5135_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39926:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_185_fu_5151_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39926 | assign zext_ln840_29_fu_5157_p1 = add_ln840_185_fu_5151_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39928:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_146_fu_4379_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39928 | assign zext_ln840_2_fu_4385_p1 = add_ln840_146_fu_4379_p2;
[2025-06-28 15:37:35,121]       |                                ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39930:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_186_fu_5161_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39930 | assign zext_ln840_30_fu_5167_p1 = add_ln840_186_fu_5161_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39932:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_187_fu_5171_p2' generates 3 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39932 | assign zext_ln840_31_fu_5177_p1 = add_ln840_187_fu_5171_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39934:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_190_fu_5193_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39934 | assign zext_ln840_32_fu_5199_p1 = add_ln840_190_fu_5193_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39936:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_191_fu_5203_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39936 | assign zext_ln840_33_fu_5209_p1 = add_ln840_191_fu_5203_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39938:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_192_fu_5213_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39938 | assign zext_ln840_34_fu_5219_p1 = add_ln840_192_fu_5213_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39940:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_194_fu_5229_p2' generates 3 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39940 | assign zext_ln840_35_fu_5235_p1 = add_ln840_194_fu_5229_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39942:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_69_fu_5379_p2' generates 1 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39942 | assign zext_ln840_36_fu_5385_p1 = icmp_ln1039_69_fu_5379_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39944:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_196_fu_5389_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39944 | assign zext_ln840_37_fu_5395_p1 = add_ln840_196_fu_5389_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39946:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_198_fu_5405_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39946 | assign zext_ln840_38_fu_5411_p1 = add_ln840_198_fu_5405_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39948:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_199_fu_5415_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39948 | assign zext_ln840_39_fu_5421_p1 = add_ln840_199_fu_5415_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39950:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_147_fu_4389_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39950 | assign zext_ln840_3_fu_4395_p1 = add_ln840_147_fu_4389_p2;
[2025-06-28 15:37:35,121]       |                                ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39952:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_200_fu_5425_p2' generates 3 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39952 | assign zext_ln840_40_fu_5431_p1 = add_ln840_200_fu_5425_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39954:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_203_fu_5447_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39954 | assign zext_ln840_41_fu_5453_p1 = add_ln840_203_fu_5447_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39956:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_204_fu_5457_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39956 | assign zext_ln840_42_fu_5463_p1 = add_ln840_204_fu_5457_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39958:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_205_fu_5467_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39958 | assign zext_ln840_43_fu_5473_p1 = add_ln840_205_fu_5467_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39960:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_207_fu_5483_p2' generates 3 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39960 | assign zext_ln840_44_fu_5489_p1 = add_ln840_207_fu_5483_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39962:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_83_fu_5633_p2' generates 1 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39962 | assign zext_ln840_45_fu_5639_p1 = icmp_ln1039_83_fu_5633_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39964:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_209_fu_5643_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39964 | assign zext_ln840_46_fu_5649_p1 = add_ln840_209_fu_5643_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39966:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_211_fu_5659_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39966 | assign zext_ln840_47_fu_5665_p1 = add_ln840_211_fu_5659_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39968:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_212_fu_5669_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39968 | assign zext_ln840_48_fu_5675_p1 = add_ln840_212_fu_5669_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39970:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_213_fu_5679_p2' generates 3 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39970 | assign zext_ln840_49_fu_5685_p1 = add_ln840_213_fu_5679_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39972:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_148_fu_4399_p2' generates 3 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39972 | assign zext_ln840_4_fu_4405_p1 = add_ln840_148_fu_4399_p2;
[2025-06-28 15:37:35,121]       |                                ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39974:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_216_fu_5701_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39974 | assign zext_ln840_50_fu_5707_p1 = add_ln840_216_fu_5701_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39976:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_217_fu_5711_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39976 | assign zext_ln840_51_fu_5717_p1 = add_ln840_217_fu_5711_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39978:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_218_fu_5721_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39978 | assign zext_ln840_52_fu_5727_p1 = add_ln840_218_fu_5721_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39980:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_220_fu_5737_p2' generates 3 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39980 | assign zext_ln840_53_fu_5743_p1 = add_ln840_220_fu_5737_p2;
[2025-06-28 15:37:35,121]       |                                 ^
[2025-06-28 15:37:35,121] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39982:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_151_fu_4421_p2' generates 2 bits.
[2025-06-28 15:37:35,121]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,121] 39982 | assign zext_ln840_5_fu_4427_p1 = add_ln840_151_fu_4421_p2;
[2025-06-28 15:37:35,121]       |                                ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39984:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_152_fu_4431_p2' generates 2 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,122] 39984 | assign zext_ln840_6_fu_4437_p1 = add_ln840_152_fu_4431_p2;
[2025-06-28 15:37:35,122]       |                                ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39986:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_153_fu_4441_p2' generates 2 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,122] 39986 | assign zext_ln840_7_fu_4447_p1 = add_ln840_153_fu_4441_p2;
[2025-06-28 15:37:35,122]       |                                ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39988:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_155_fu_4457_p2' generates 3 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,122] 39988 | assign zext_ln840_8_fu_4463_p1 = add_ln840_155_fu_4457_p2;
[2025-06-28 15:37:35,122]       |                                ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39990:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_27_fu_4617_p2' generates 1 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,122] 39990 | assign zext_ln840_9_fu_4623_p1 = icmp_ln1039_27_fu_4617_p2;
[2025-06-28 15:37:35,122]       |                                ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:39992:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1039_13_fu_4353_p2' generates 1 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_30
[2025-06-28 15:37:35,122] 39992 | assign zext_ln840_fu_4359_p1 = icmp_ln1039_13_fu_4353_p2;
[2025-06-28 15:37:35,122]       |                              ^
[2025-06-28 15:37:35,122] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30616:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,122]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:37:35,122] 30616 | #0 ap_CS_fsm = 1'd1;
[2025-06-28 15:37:35,122]       |  ^
[2025-06-28 15:37:35,122] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30617:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,122]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:37:35,122] 30617 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:37:35,122]       |  ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30939:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:37:35,122] 30939 |             ap_NS_fsm = 'bx;
[2025-06-28 15:37:35,122]       |                       ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30956:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:37:35,122] 30956 | assign buf_V_1_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-28 15:37:35,122]       |                         ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30960:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:37:35,122] 30960 | assign buf_V_2_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-28 15:37:35,122]       |                         ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30964:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:37:35,122] 30964 | assign buf_V_3_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-28 15:37:35,122]       |                         ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30968:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:37:35,122] 30968 | assign buf_V_4_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-28 15:37:35,122]       |                         ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30972:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:37:35,122] 30972 | assign buf_V_5_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-28 15:37:35,122]       |                         ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30976:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_242_p1' generates 64 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:37:35,122] 30976 | assign buf_V_address0 = zext_ln156_cast_fu_242_p1;
[2025-06-28 15:37:35,122]       |                       ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31022:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156' generates 4 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206
[2025-06-28 15:37:35,122] 31022 | assign zext_ln156_cast_fu_242_p1 = zext_ln156;
[2025-06-28 15:37:35,122]       |                                  ^
[2025-06-28 15:37:35,122] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:20126:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,122]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 20126 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-28 15:37:35,122]       |  ^
[2025-06-28 15:37:35,122] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:20127:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,122]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 20127 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-28 15:37:35,122]       |  ^
[2025-06-28 15:37:35,122] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:20128:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,122]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 20128 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-06-28 15:37:35,122]       |  ^
[2025-06-28 15:37:35,122] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:20129:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,122]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 20129 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-06-28 15:37:35,122]       |  ^
[2025-06-28 15:37:35,122] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:20130:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,122]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 20130 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-06-28 15:37:35,122]       |  ^
[2025-06-28 15:37:35,122] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:20131:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,122]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 20131 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-06-28 15:37:35,122]       |  ^
[2025-06-28 15:37:35,122] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:20132:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,122]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 20132 | #0 ap_CS_iter6_fsm = 2'd1;
[2025-06-28 15:37:35,122]       |  ^
[2025-06-28 15:37:35,122] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:20133:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,122]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 20133 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:37:35,122]       |  ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:27666:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 27666 |             ap_NS_iter0_fsm = 'bx;
[2025-06-28 15:37:35,122]       |                             ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:27690:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 27690 |             ap_NS_iter1_fsm = 'bx;
[2025-06-28 15:37:35,122]       |                             ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:27714:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 27714 |             ap_NS_iter2_fsm = 'bx;
[2025-06-28 15:37:35,122]       |                             ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:27738:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 27738 |             ap_NS_iter3_fsm = 'bx;
[2025-06-28 15:37:35,122]       |                             ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:27762:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 27762 |             ap_NS_iter4_fsm = 'bx;
[2025-06-28 15:37:35,122]       |                             ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:27786:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 27786 |             ap_NS_iter5_fsm = 'bx;
[2025-06-28 15:37:35,122]       |                             ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:27810:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 27810 |             ap_NS_iter6_fsm = 'bx;
[2025-06-28 15:37:35,122]       |                             ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28173:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_4788_p1' generates 8 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 28173 | assign grp_fu_11377_p0 = sext_ln1494_1_fu_4788_p1;
[2025-06-28 15:37:35,122]       |                        ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28175:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_4805_p1' generates 8 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 28175 | assign grp_fu_11386_p0 = sext_ln1494_2_fu_4805_p1;
[2025-06-28 15:37:35,122]       |                        ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28177:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_4832_p1' generates 8 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 28177 | assign grp_fu_11395_p0 = sext_ln1494_4_fu_4832_p1;
[2025-06-28 15:37:35,122]       |                        ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28179:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_4869_p1' generates 8 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 28179 | assign grp_fu_11403_p0 = sext_ln1494_7_fu_4869_p1;
[2025-06-28 15:37:35,122]       |                        ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28181:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_4896_p1' generates 8 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 28181 | assign grp_fu_11411_p0 = sext_ln1494_9_fu_4896_p1;
[2025-06-28 15:37:35,122]       |                        ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28183:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_4923_p1' generates 8 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 28183 | assign grp_fu_11420_p0 = sext_ln1494_11_fu_4923_p1;
[2025-06-28 15:37:35,122]       |                        ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28185:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_4950_p1' generates 8 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 28185 | assign grp_fu_11429_p0 = sext_ln1494_13_fu_4950_p1;
[2025-06-28 15:37:35,122]       |                        ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28187:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_4987_p1' generates 8 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 28187 | assign grp_fu_11437_p0 = sext_ln1494_16_fu_4987_p1;
[2025-06-28 15:37:35,122]       |                        ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28189:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_5014_p1' generates 8 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 28189 | assign grp_fu_11445_p0 = sext_ln1494_18_fu_5014_p1;
[2025-06-28 15:37:35,122]       |                        ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28191:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_5041_p1' generates 8 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 28191 | assign grp_fu_11454_p0 = sext_ln1494_20_fu_5041_p1;
[2025-06-28 15:37:35,122]       |                        ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28193:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_5068_p1' generates 8 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 28193 | assign grp_fu_11463_p0 = sext_ln1494_22_fu_5068_p1;
[2025-06-28 15:37:35,122]       |                        ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28195:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_25_fu_5105_p1' generates 8 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 28195 | assign grp_fu_11471_p0 = sext_ln1494_25_fu_5105_p1;
[2025-06-28 15:37:35,122]       |                        ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28197:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_27_fu_5132_p1' generates 8 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 28197 | assign grp_fu_11479_p0 = sext_ln1494_27_fu_5132_p1;
[2025-06-28 15:37:35,122]       |                        ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28199:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_30_fu_5169_p1' generates 8 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 28199 | assign grp_fu_11487_p0 = sext_ln1494_30_fu_5169_p1;
[2025-06-28 15:37:35,122]       |                        ^
[2025-06-28 15:37:35,122] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28201:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_32_fu_5196_p1' generates 8 bits.
[2025-06-28 15:37:35,122]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,122] 28201 | assign grp_fu_11495_p0 = sext_ln1494_32_fu_5196_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28203:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_35_fu_5233_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28203 | assign grp_fu_11503_p0 = sext_ln1494_35_fu_5233_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28205:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_37_fu_5260_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28205 | assign grp_fu_11511_p0 = sext_ln1494_37_fu_5260_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28207:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_39_fu_5287_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28207 | assign grp_fu_11520_p0 = sext_ln1494_39_fu_5287_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28209:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_41_fu_5314_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28209 | assign grp_fu_11529_p0 = sext_ln1494_41_fu_5314_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28211:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_44_fu_5351_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28211 | assign grp_fu_11537_p0 = sext_ln1494_44_fu_5351_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28213:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_46_fu_5378_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28213 | assign grp_fu_11545_p0 = sext_ln1494_46_fu_5378_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28215:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_51_fu_5435_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28215 | assign grp_fu_11553_p0 = sext_ln1494_51_fu_5435_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28217:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_52_fu_5452_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28217 | assign grp_fu_11561_p0 = sext_ln1494_52_fu_5452_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28219:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_56_fu_5499_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28219 | assign grp_fu_11569_p0 = sext_ln1494_56_fu_5499_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28221:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_58_fu_5526_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28221 | assign grp_fu_11577_p0 = sext_ln1494_58_fu_5526_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28223:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_60_fu_5553_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28223 | assign grp_fu_11586_p0 = sext_ln1494_60_fu_5553_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28225:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_61_fu_5570_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28225 | assign grp_fu_11595_p0 = sext_ln1494_61_fu_5570_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28227:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_65_fu_5617_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28227 | assign grp_fu_11603_p0 = sext_ln1494_65_fu_5617_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28229:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_66_fu_5634_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28229 | assign grp_fu_11611_p0 = sext_ln1494_66_fu_5634_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28231:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_70_fu_5681_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28231 | assign grp_fu_11619_p0 = sext_ln1494_70_fu_5681_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28233:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_71_fu_5698_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28233 | assign grp_fu_11627_p0 = sext_ln1494_71_fu_5698_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28235:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_75_fu_5745_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28235 | assign grp_fu_11635_p0 = sext_ln1494_75_fu_5745_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28237:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_77_fu_5772_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28237 | assign grp_fu_11644_p0 = sext_ln1494_77_fu_5772_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28239:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_79_fu_5799_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28239 | assign grp_fu_11653_p0 = sext_ln1494_79_fu_5799_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28241:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_82_fu_5836_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28241 | assign grp_fu_11661_p0 = sext_ln1494_82_fu_5836_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28243:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_84_fu_5863_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28243 | assign grp_fu_11669_p0 = sext_ln1494_84_fu_5863_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28245:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_85_fu_5880_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28245 | assign grp_fu_11677_p0 = sext_ln1494_85_fu_5880_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28247:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_87_fu_5907_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28247 | assign grp_fu_11685_p0 = sext_ln1494_87_fu_5907_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28249:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_90_fu_5944_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28249 | assign grp_fu_11693_p0 = sext_ln1494_90_fu_5944_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28251:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_92_fu_5971_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28251 | assign grp_fu_11701_p0 = sext_ln1494_92_fu_5971_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28253:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_94_fu_5998_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28253 | assign grp_fu_11710_p0 = sext_ln1494_94_fu_5998_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28255:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_96_fu_6025_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28255 | assign grp_fu_11719_p0 = sext_ln1494_96_fu_6025_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28257:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_99_fu_6062_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28257 | assign grp_fu_11727_p0 = sext_ln1494_99_fu_6062_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28259:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_101_fu_6089_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28259 | assign grp_fu_11735_p0 = sext_ln1494_101_fu_6089_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28261:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_104_fu_6126_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28261 | assign grp_fu_11743_p0 = sext_ln1494_104_fu_6126_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28263:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_106_fu_6153_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28263 | assign grp_fu_11751_p0 = sext_ln1494_106_fu_6153_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28265:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_109_fu_6190_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28265 | assign grp_fu_11759_p0 = sext_ln1494_109_fu_6190_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28267:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_112_fu_6227_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28267 | assign grp_fu_11767_p0 = sext_ln1494_112_fu_6227_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28269:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_114_fu_6254_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28269 | assign grp_fu_11776_p0 = sext_ln1494_114_fu_6254_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28271:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_116_fu_6281_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28271 | assign grp_fu_11785_p0 = sext_ln1494_116_fu_6281_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28273:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_119_fu_6318_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28273 | assign grp_fu_11793_p0 = sext_ln1494_119_fu_6318_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28275:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_121_fu_6345_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28275 | assign grp_fu_11801_p0 = sext_ln1494_121_fu_6345_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28277:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_124_fu_6382_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28277 | assign grp_fu_11809_p0 = sext_ln1494_124_fu_6382_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28279:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_126_fu_6409_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28279 | assign grp_fu_11817_p0 = sext_ln1494_126_fu_6409_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28281:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_129_fu_6446_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28281 | assign grp_fu_11825_p0 = sext_ln1494_129_fu_6446_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28283:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_131_fu_6473_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28283 | assign grp_fu_11833_p0 = sext_ln1494_131_fu_6473_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28285:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_133_fu_6500_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28285 | assign grp_fu_11842_p0 = sext_ln1494_133_fu_6500_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28287:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_135_fu_6527_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28287 | assign grp_fu_11851_p0 = sext_ln1494_135_fu_6527_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28289:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_138_fu_6564_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28289 | assign grp_fu_11859_p0 = sext_ln1494_138_fu_6564_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,123] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28291:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_140_fu_6591_p1' generates 8 bits.
[2025-06-28 15:37:35,123]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,123] 28291 | assign grp_fu_11867_p0 = sext_ln1494_140_fu_6591_p1;
[2025-06-28 15:37:35,123]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28293:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_143_fu_6628_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28293 | assign grp_fu_11875_p0 = sext_ln1494_143_fu_6628_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28295:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_145_fu_6655_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28295 | assign grp_fu_11883_p0 = sext_ln1494_145_fu_6655_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28297:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_148_fu_6692_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28297 | assign grp_fu_11892_p0 = sext_ln1494_148_fu_6692_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28299:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_149_fu_6709_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28299 | assign grp_fu_11901_p0 = sext_ln1494_149_fu_6709_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28301:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_1_fu_4788_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28301 | assign grp_fu_11909_p1 = sext_ln1494_1_fu_4788_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28303:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_2_fu_4805_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28303 | assign grp_fu_11918_p1 = sext_ln1494_2_fu_4805_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28305:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_4_fu_4832_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28305 | assign grp_fu_11927_p1 = sext_ln1494_4_fu_4832_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28307:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_7_fu_4869_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28307 | assign grp_fu_11935_p1 = sext_ln1494_7_fu_4869_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28309:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_9_fu_4896_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28309 | assign grp_fu_11943_p1 = sext_ln1494_9_fu_4896_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28311:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_11_fu_4923_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28311 | assign grp_fu_11952_p1 = sext_ln1494_11_fu_4923_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28313:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_13_fu_4950_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28313 | assign grp_fu_11961_p1 = sext_ln1494_13_fu_4950_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28315:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_16_fu_4987_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28315 | assign grp_fu_11969_p1 = sext_ln1494_16_fu_4987_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28317:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_18_fu_5014_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28317 | assign grp_fu_11977_p1 = sext_ln1494_18_fu_5014_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28319:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_20_fu_5041_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28319 | assign grp_fu_11986_p1 = sext_ln1494_20_fu_5041_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28321:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_22_fu_5068_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28321 | assign grp_fu_11995_p1 = sext_ln1494_22_fu_5068_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28323:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_25_fu_5105_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28323 | assign grp_fu_12003_p1 = sext_ln1494_25_fu_5105_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28325:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_27_fu_5132_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28325 | assign grp_fu_12011_p1 = sext_ln1494_27_fu_5132_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28327:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_30_fu_5169_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28327 | assign grp_fu_12019_p1 = sext_ln1494_30_fu_5169_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28329:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_32_fu_5196_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28329 | assign grp_fu_12027_p1 = sext_ln1494_32_fu_5196_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28331:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_35_fu_5233_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28331 | assign grp_fu_12035_p1 = sext_ln1494_35_fu_5233_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28333:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_37_fu_5260_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28333 | assign grp_fu_12043_p1 = sext_ln1494_37_fu_5260_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28335:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_39_fu_5287_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28335 | assign grp_fu_12052_p1 = sext_ln1494_39_fu_5287_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28337:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_41_fu_5314_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28337 | assign grp_fu_12061_p1 = sext_ln1494_41_fu_5314_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28339:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_44_fu_5351_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28339 | assign grp_fu_12069_p1 = sext_ln1494_44_fu_5351_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28341:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_46_fu_5378_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28341 | assign grp_fu_12077_p1 = sext_ln1494_46_fu_5378_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28343:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_51_fu_5435_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28343 | assign grp_fu_12085_p1 = sext_ln1494_51_fu_5435_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28345:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_52_fu_5452_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28345 | assign grp_fu_12093_p1 = sext_ln1494_52_fu_5452_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28347:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_56_fu_5499_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28347 | assign grp_fu_12101_p1 = sext_ln1494_56_fu_5499_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28349:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_58_fu_5526_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28349 | assign grp_fu_12109_p1 = sext_ln1494_58_fu_5526_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28351:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_60_fu_5553_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28351 | assign grp_fu_12118_p1 = sext_ln1494_60_fu_5553_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28353:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_61_fu_5570_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28353 | assign grp_fu_12127_p1 = sext_ln1494_61_fu_5570_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28355:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_65_fu_5617_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28355 | assign grp_fu_12135_p1 = sext_ln1494_65_fu_5617_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28357:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_66_fu_5634_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28357 | assign grp_fu_12143_p1 = sext_ln1494_66_fu_5634_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28359:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_70_fu_5681_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28359 | assign grp_fu_12151_p1 = sext_ln1494_70_fu_5681_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28361:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_71_fu_5698_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28361 | assign grp_fu_12159_p1 = sext_ln1494_71_fu_5698_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28363:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_75_fu_5745_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28363 | assign grp_fu_12167_p1 = sext_ln1494_75_fu_5745_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28365:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_77_fu_5772_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28365 | assign grp_fu_12176_p1 = sext_ln1494_77_fu_5772_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28367:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_79_fu_5799_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28367 | assign grp_fu_12185_p1 = sext_ln1494_79_fu_5799_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28369:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_82_fu_5836_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28369 | assign grp_fu_12193_p1 = sext_ln1494_82_fu_5836_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28371:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_84_fu_5863_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28371 | assign grp_fu_12201_p1 = sext_ln1494_84_fu_5863_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28373:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_85_fu_5880_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28373 | assign grp_fu_12209_p1 = sext_ln1494_85_fu_5880_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28375:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_87_fu_5907_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28375 | assign grp_fu_12217_p1 = sext_ln1494_87_fu_5907_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28377:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_90_fu_5944_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28377 | assign grp_fu_12225_p1 = sext_ln1494_90_fu_5944_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28379:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_92_fu_5971_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28379 | assign grp_fu_12233_p1 = sext_ln1494_92_fu_5971_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28381:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_94_fu_5998_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28381 | assign grp_fu_12242_p1 = sext_ln1494_94_fu_5998_p1;
[2025-06-28 15:37:35,124]       |                        ^
[2025-06-28 15:37:35,124] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28383:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_96_fu_6025_p1' generates 8 bits.
[2025-06-28 15:37:35,124]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,124] 28383 | assign grp_fu_12251_p1 = sext_ln1494_96_fu_6025_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28385:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_99_fu_6062_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28385 | assign grp_fu_12259_p1 = sext_ln1494_99_fu_6062_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28387:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_101_fu_6089_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28387 | assign grp_fu_12267_p1 = sext_ln1494_101_fu_6089_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28389:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_104_fu_6126_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28389 | assign grp_fu_12275_p1 = sext_ln1494_104_fu_6126_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28391:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_106_fu_6153_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28391 | assign grp_fu_12283_p1 = sext_ln1494_106_fu_6153_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28393:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_109_fu_6190_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28393 | assign grp_fu_12291_p1 = sext_ln1494_109_fu_6190_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28395:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_112_fu_6227_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28395 | assign grp_fu_12299_p1 = sext_ln1494_112_fu_6227_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28397:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_114_fu_6254_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28397 | assign grp_fu_12308_p1 = sext_ln1494_114_fu_6254_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28399:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_116_fu_6281_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28399 | assign grp_fu_12317_p1 = sext_ln1494_116_fu_6281_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28401:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_119_fu_6318_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28401 | assign grp_fu_12325_p1 = sext_ln1494_119_fu_6318_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28403:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_121_fu_6345_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28403 | assign grp_fu_12333_p1 = sext_ln1494_121_fu_6345_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28405:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_124_fu_6382_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28405 | assign grp_fu_12341_p1 = sext_ln1494_124_fu_6382_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28407:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_126_fu_6409_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28407 | assign grp_fu_12349_p1 = sext_ln1494_126_fu_6409_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28409:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_129_fu_6446_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28409 | assign grp_fu_12357_p1 = sext_ln1494_129_fu_6446_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28411:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_131_fu_6473_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28411 | assign grp_fu_12365_p1 = sext_ln1494_131_fu_6473_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28413:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_133_fu_6500_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28413 | assign grp_fu_12374_p1 = sext_ln1494_133_fu_6500_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28415:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_135_fu_6527_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28415 | assign grp_fu_12383_p1 = sext_ln1494_135_fu_6527_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28417:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_138_fu_6564_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28417 | assign grp_fu_12391_p1 = sext_ln1494_138_fu_6564_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28419:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_140_fu_6591_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28419 | assign grp_fu_12399_p1 = sext_ln1494_140_fu_6591_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28421:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_143_fu_6628_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28421 | assign grp_fu_12407_p1 = sext_ln1494_143_fu_6628_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28423:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_145_fu_6655_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28423 | assign grp_fu_12415_p1 = sext_ln1494_145_fu_6655_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28425:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_148_fu_6692_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28425 | assign grp_fu_12424_p1 = sext_ln1494_148_fu_6692_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28427:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_149_fu_6709_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28427 | assign grp_fu_12433_p1 = sext_ln1494_149_fu_6709_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28429:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_6908_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28429 | assign grp_fu_12441_p0 = sext_ln1494_6_fu_6908_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28431:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_6914_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28431 | assign grp_fu_12450_p0 = sext_ln1494_15_fu_6914_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28433:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_6920_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28433 | assign grp_fu_12459_p0 = sext_ln1494_24_fu_6920_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28435:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_29_fu_6926_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28435 | assign grp_fu_12468_p0 = sext_ln1494_29_fu_6926_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28437:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_34_fu_6932_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28437 | assign grp_fu_12477_p0 = sext_ln1494_34_fu_6932_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28439:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_43_fu_6938_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28439 | assign grp_fu_12486_p0 = sext_ln1494_43_fu_6938_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28441:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_49_fu_6944_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28441 | assign grp_fu_12495_p0 = sext_ln1494_49_fu_6944_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28443:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_54_fu_6950_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28443 | assign grp_fu_12504_p0 = sext_ln1494_54_fu_6950_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28445:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_63_fu_6956_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28445 | assign grp_fu_12513_p0 = sext_ln1494_63_fu_6956_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28447:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_68_fu_6962_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28447 | assign grp_fu_12522_p0 = sext_ln1494_68_fu_6962_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28449:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_73_fu_6968_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28449 | assign grp_fu_12531_p0 = sext_ln1494_73_fu_6968_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28451:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_78_fu_6974_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28451 | assign grp_fu_12540_p0 = sext_ln1494_78_fu_6974_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28453:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_83_fu_6980_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28453 | assign grp_fu_12549_p0 = sext_ln1494_83_fu_6980_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28455:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_89_fu_6986_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28455 | assign grp_fu_12558_p0 = sext_ln1494_89_fu_6986_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28457:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_98_fu_6992_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28457 | assign grp_fu_12567_p0 = sext_ln1494_98_fu_6992_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28459:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_103_fu_6998_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28459 | assign grp_fu_12576_p0 = sext_ln1494_103_fu_6998_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28461:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_108_fu_7004_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28461 | assign grp_fu_12585_p0 = sext_ln1494_108_fu_7004_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28463:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_115_fu_7010_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28463 | assign grp_fu_12594_p0 = sext_ln1494_115_fu_7010_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28465:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_120_fu_7016_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28465 | assign grp_fu_12603_p0 = sext_ln1494_120_fu_7016_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28467:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_125_fu_7022_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28467 | assign grp_fu_12612_p0 = sext_ln1494_125_fu_7022_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28469:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_134_fu_7028_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28469 | assign grp_fu_12621_p0 = sext_ln1494_134_fu_7028_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28471:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_139_fu_7034_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28471 | assign grp_fu_12630_p0 = sext_ln1494_139_fu_7034_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28473:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_6_fu_6908_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,125] 28473 | assign grp_fu_12639_p1 = sext_ln1494_6_fu_6908_p1;
[2025-06-28 15:37:35,125]       |                        ^
[2025-06-28 15:37:35,125] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28475:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_15_fu_6914_p1' generates 8 bits.
[2025-06-28 15:37:35,125]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28475 | assign grp_fu_12648_p1 = sext_ln1494_15_fu_6914_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28477:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_24_fu_6920_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28477 | assign grp_fu_12657_p1 = sext_ln1494_24_fu_6920_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28479:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_29_fu_6926_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28479 | assign grp_fu_12666_p1 = sext_ln1494_29_fu_6926_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28481:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_34_fu_6932_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28481 | assign grp_fu_12675_p1 = sext_ln1494_34_fu_6932_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28483:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_43_fu_6938_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28483 | assign grp_fu_12684_p1 = sext_ln1494_43_fu_6938_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28485:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_49_fu_6944_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28485 | assign grp_fu_12693_p1 = sext_ln1494_49_fu_6944_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28487:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_54_fu_6950_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28487 | assign grp_fu_12702_p1 = sext_ln1494_54_fu_6950_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28489:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_63_fu_6956_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28489 | assign grp_fu_12711_p1 = sext_ln1494_63_fu_6956_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28491:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_68_fu_6962_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28491 | assign grp_fu_12720_p1 = sext_ln1494_68_fu_6962_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28493:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_73_fu_6968_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28493 | assign grp_fu_12729_p1 = sext_ln1494_73_fu_6968_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28495:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_78_fu_6974_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28495 | assign grp_fu_12738_p1 = sext_ln1494_78_fu_6974_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28497:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_83_fu_6980_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28497 | assign grp_fu_12747_p1 = sext_ln1494_83_fu_6980_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28499:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_89_fu_6986_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28499 | assign grp_fu_12756_p1 = sext_ln1494_89_fu_6986_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28501:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_98_fu_6992_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28501 | assign grp_fu_12765_p1 = sext_ln1494_98_fu_6992_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28503:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_103_fu_6998_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28503 | assign grp_fu_12774_p1 = sext_ln1494_103_fu_6998_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28505:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_108_fu_7004_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28505 | assign grp_fu_12783_p1 = sext_ln1494_108_fu_7004_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28507:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_115_fu_7010_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28507 | assign grp_fu_12792_p1 = sext_ln1494_115_fu_7010_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28509:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_120_fu_7016_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28509 | assign grp_fu_12801_p1 = sext_ln1494_120_fu_7016_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28511:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_125_fu_7022_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28511 | assign grp_fu_12810_p1 = sext_ln1494_125_fu_7022_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28513:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_134_fu_7028_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28513 | assign grp_fu_12819_p1 = sext_ln1494_134_fu_7028_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28515:24: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_139_fu_7034_p1' generates 8 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28515 | assign grp_fu_12828_p1 = sext_ln1494_139_fu_7034_p1;
[2025-06-28 15:37:35,126]       |                        ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28583:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_3_reg_12857_pp0_iter3_reg' generates 32 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28583 | assign idxprom2_i_fu_9199_p1 = nf_3_reg_12857_pp0_iter3_reg;
[2025-06-28 15:37:35,126]       |                              ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28593:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28593 | assign p_ZL7threshs_0_0_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                  ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28595:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28595 | assign p_ZL7threshs_0_10_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                   ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28597:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28597 | assign p_ZL7threshs_0_11_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                   ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28599:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28599 | assign p_ZL7threshs_0_12_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                   ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28601:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28601 | assign p_ZL7threshs_0_13_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                   ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28603:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28603 | assign p_ZL7threshs_0_1_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                  ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28605:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28605 | assign p_ZL7threshs_0_2_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                  ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28607:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28607 | assign p_ZL7threshs_0_3_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                  ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28609:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28609 | assign p_ZL7threshs_0_4_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                  ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28611:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28611 | assign p_ZL7threshs_0_5_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                  ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28613:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28613 | assign p_ZL7threshs_0_6_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                  ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28615:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28615 | assign p_ZL7threshs_0_7_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                  ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28617:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28617 | assign p_ZL7threshs_0_8_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                  ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28619:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28619 | assign p_ZL7threshs_0_9_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                  ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28621:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28621 | assign p_ZL7threshs_1_0_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                  ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28623:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28623 | assign p_ZL7threshs_1_10_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                   ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28625:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28625 | assign p_ZL7threshs_1_11_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                   ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28627:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28627 | assign p_ZL7threshs_1_12_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                   ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28629:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28629 | assign p_ZL7threshs_1_13_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                   ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28631:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28631 | assign p_ZL7threshs_1_1_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                  ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28633:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28633 | assign p_ZL7threshs_1_2_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                  ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28635:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28635 | assign p_ZL7threshs_1_3_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                  ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28637:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28637 | assign p_ZL7threshs_1_4_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                  ^
[2025-06-28 15:37:35,126] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28639:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,126]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,126] 28639 | assign p_ZL7threshs_1_5_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,126]       |                                  ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28641:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28641 | assign p_ZL7threshs_1_6_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,127]       |                                  ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28643:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28643 | assign p_ZL7threshs_1_7_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,127]       |                                  ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28645:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28645 | assign p_ZL7threshs_1_8_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,127]       |                                  ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28647:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_9199_p1' generates 64 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28647 | assign p_ZL7threshs_1_9_address0 = idxprom2_i_fu_9199_p1;
[2025-06-28 15:37:35,127]       |                                  ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28787:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_100_fu_7778_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28787 | assign ret_V_100_fu_7781_p0 = sext_ln1494_100_fu_7778_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28789:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_102_fu_7794_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28789 | assign ret_V_102_fu_7797_p0 = sext_ln1494_102_fu_7794_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28791:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_105_fu_7810_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28791 | assign ret_V_105_fu_7813_p0 = sext_ln1494_105_fu_7810_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28793:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_107_fu_7826_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28793 | assign ret_V_107_fu_7829_p0 = sext_ln1494_107_fu_7826_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28795:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_7170_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28795 | assign ret_V_10_fu_7173_p0 = sext_ln1494_10_fu_7170_p1;
[2025-06-28 15:37:35,127]       |                            ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28797:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_110_fu_7842_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28797 | assign ret_V_110_fu_7845_p0 = sext_ln1494_110_fu_7842_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28799:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_111_fu_7858_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28799 | assign ret_V_111_fu_7861_p0 = sext_ln1494_111_fu_7858_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28801:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_113_fu_7874_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28801 | assign ret_V_113_fu_7877_p0 = sext_ln1494_113_fu_7874_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28803:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_117_fu_7890_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28803 | assign ret_V_117_fu_7893_p0 = sext_ln1494_117_fu_7890_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28805:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_118_fu_7906_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28805 | assign ret_V_118_fu_7909_p0 = sext_ln1494_118_fu_7906_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28807:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_122_fu_7922_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28807 | assign ret_V_122_fu_7925_p0 = sext_ln1494_122_fu_7922_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28809:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_123_fu_7938_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28809 | assign ret_V_123_fu_7941_p0 = sext_ln1494_123_fu_7938_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28811:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_127_fu_7954_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28811 | assign ret_V_127_fu_7957_p0 = sext_ln1494_127_fu_7954_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28813:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_128_fu_7970_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28813 | assign ret_V_128_fu_7973_p0 = sext_ln1494_128_fu_7970_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28815:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_7186_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28815 | assign ret_V_12_fu_7189_p0 = sext_ln1494_12_fu_7186_p1;
[2025-06-28 15:37:35,127]       |                            ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28817:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_130_fu_7986_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28817 | assign ret_V_130_fu_7989_p0 = sext_ln1494_130_fu_7986_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28819:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_132_fu_8002_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28819 | assign ret_V_132_fu_8005_p0 = sext_ln1494_132_fu_8002_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28821:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_136_fu_8018_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28821 | assign ret_V_136_fu_8021_p0 = sext_ln1494_136_fu_8018_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28823:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_137_fu_8034_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28823 | assign ret_V_137_fu_8037_p0 = sext_ln1494_137_fu_8034_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28825:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_141_fu_8050_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28825 | assign ret_V_141_fu_8053_p0 = sext_ln1494_141_fu_8050_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28827:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_142_fu_8066_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28827 | assign ret_V_142_fu_8069_p0 = sext_ln1494_142_fu_8066_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28829:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_144_fu_8082_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28829 | assign ret_V_144_fu_8085_p0 = sext_ln1494_144_fu_8082_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28831:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_146_fu_8098_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28831 | assign ret_V_146_fu_8101_p0 = sext_ln1494_146_fu_8098_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28833:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_147_fu_8114_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28833 | assign ret_V_147_fu_8117_p0 = sext_ln1494_147_fu_8114_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28835:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_7202_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28835 | assign ret_V_14_fu_7205_p0 = sext_ln1494_14_fu_7202_p1;
[2025-06-28 15:37:35,127]       |                            ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28837:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_7106_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28837 | assign ret_V_150_fu_8130_p1 = sext_ln1494_fu_7106_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28839:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_7122_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28839 | assign ret_V_153_fu_8143_p1 = sext_ln1494_3_fu_7122_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28841:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_7138_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28841 | assign ret_V_155_fu_8156_p1 = sext_ln1494_5_fu_7138_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28843:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_7154_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28843 | assign ret_V_158_fu_8169_p1 = sext_ln1494_8_fu_7154_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28845:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_10_fu_7170_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28845 | assign ret_V_160_fu_8182_p1 = sext_ln1494_10_fu_7170_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28847:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_12_fu_7186_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28847 | assign ret_V_162_fu_8195_p1 = sext_ln1494_12_fu_7186_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28849:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_14_fu_7202_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28849 | assign ret_V_164_fu_8208_p1 = sext_ln1494_14_fu_7202_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28851:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_7218_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28851 | assign ret_V_167_fu_8221_p1 = sext_ln1494_17_fu_7218_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28853:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_7234_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28853 | assign ret_V_169_fu_8234_p1 = sext_ln1494_19_fu_7234_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28855:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_7250_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28855 | assign ret_V_171_fu_8247_p1 = sext_ln1494_21_fu_7250_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28857:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_7266_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28857 | assign ret_V_173_fu_8260_p1 = sext_ln1494_23_fu_7266_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28859:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_26_fu_7282_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28859 | assign ret_V_176_fu_8273_p1 = sext_ln1494_26_fu_7282_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28861:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_28_fu_7298_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28861 | assign ret_V_178_fu_8286_p1 = sext_ln1494_28_fu_7298_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28863:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_17_fu_7218_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28863 | assign ret_V_17_fu_7221_p0 = sext_ln1494_17_fu_7218_p1;
[2025-06-28 15:37:35,127]       |                            ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28865:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_31_fu_7314_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28865 | assign ret_V_181_fu_8299_p1 = sext_ln1494_31_fu_7314_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28867:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_33_fu_7330_p1' generates 8 bits.
[2025-06-28 15:37:35,127]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,127] 28867 | assign ret_V_183_fu_8312_p1 = sext_ln1494_33_fu_7330_p1;
[2025-06-28 15:37:35,127]       |                             ^
[2025-06-28 15:37:35,127] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28869:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_36_fu_7346_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28869 | assign ret_V_186_fu_8325_p1 = sext_ln1494_36_fu_7346_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28871:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_38_fu_7362_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28871 | assign ret_V_188_fu_8338_p1 = sext_ln1494_38_fu_7362_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28873:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_40_fu_7378_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28873 | assign ret_V_190_fu_8351_p1 = sext_ln1494_40_fu_7378_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28875:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_42_fu_7394_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28875 | assign ret_V_192_fu_8364_p1 = sext_ln1494_42_fu_7394_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28877:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_45_fu_7410_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28877 | assign ret_V_195_fu_8377_p1 = sext_ln1494_45_fu_7410_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28879:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_47_fu_7426_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28879 | assign ret_V_197_fu_8390_p1 = sext_ln1494_47_fu_7426_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28881:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_48_fu_7442_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28881 | assign ret_V_198_fu_8403_p1 = sext_ln1494_48_fu_7442_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28883:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_19_fu_7234_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28883 | assign ret_V_19_fu_7237_p0 = sext_ln1494_19_fu_7234_p1;
[2025-06-28 15:37:35,128]       |                            ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28885:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_50_fu_7458_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28885 | assign ret_V_200_fu_8416_p1 = sext_ln1494_50_fu_7458_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28887:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_53_fu_7474_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28887 | assign ret_V_203_fu_8429_p1 = sext_ln1494_53_fu_7474_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28889:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_55_fu_7490_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28889 | assign ret_V_205_fu_8442_p1 = sext_ln1494_55_fu_7490_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28891:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_57_fu_7506_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28891 | assign ret_V_207_fu_8455_p1 = sext_ln1494_57_fu_7506_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28893:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_59_fu_7522_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28893 | assign ret_V_209_fu_8468_p1 = sext_ln1494_59_fu_7522_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28895:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_62_fu_7538_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28895 | assign ret_V_212_fu_8481_p1 = sext_ln1494_62_fu_7538_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28897:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_64_fu_7554_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28897 | assign ret_V_214_fu_8494_p1 = sext_ln1494_64_fu_7554_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28899:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_67_fu_7570_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28899 | assign ret_V_217_fu_8507_p1 = sext_ln1494_67_fu_7570_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28901:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_69_fu_7586_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28901 | assign ret_V_219_fu_8520_p1 = sext_ln1494_69_fu_7586_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28903:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_21_fu_7250_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28903 | assign ret_V_21_fu_7253_p0 = sext_ln1494_21_fu_7250_p1;
[2025-06-28 15:37:35,128]       |                            ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28905:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_72_fu_7602_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28905 | assign ret_V_222_fu_8533_p1 = sext_ln1494_72_fu_7602_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28907:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_74_fu_7618_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28907 | assign ret_V_224_fu_8546_p1 = sext_ln1494_74_fu_7618_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28909:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_76_fu_7634_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28909 | assign ret_V_226_fu_8559_p1 = sext_ln1494_76_fu_7634_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28911:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_80_fu_7650_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28911 | assign ret_V_230_fu_8572_p1 = sext_ln1494_80_fu_7650_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28913:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_81_fu_7666_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28913 | assign ret_V_231_fu_8585_p1 = sext_ln1494_81_fu_7666_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28915:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_86_fu_7682_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28915 | assign ret_V_236_fu_8598_p1 = sext_ln1494_86_fu_7682_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28917:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_88_fu_7698_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28917 | assign ret_V_238_fu_8611_p1 = sext_ln1494_88_fu_7698_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28919:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_23_fu_7266_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28919 | assign ret_V_23_fu_7269_p0 = sext_ln1494_23_fu_7266_p1;
[2025-06-28 15:37:35,128]       |                            ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28921:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_91_fu_7714_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28921 | assign ret_V_241_fu_8624_p1 = sext_ln1494_91_fu_7714_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28923:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_93_fu_7730_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28923 | assign ret_V_243_fu_8637_p1 = sext_ln1494_93_fu_7730_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28925:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_95_fu_7746_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28925 | assign ret_V_245_fu_8650_p1 = sext_ln1494_95_fu_7746_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28927:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_97_fu_7762_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28927 | assign ret_V_247_fu_8663_p1 = sext_ln1494_97_fu_7762_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28929:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_100_fu_7778_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28929 | assign ret_V_250_fu_8676_p1 = sext_ln1494_100_fu_7778_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28931:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_102_fu_7794_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28931 | assign ret_V_252_fu_8689_p1 = sext_ln1494_102_fu_7794_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28933:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_105_fu_7810_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28933 | assign ret_V_255_fu_8702_p1 = sext_ln1494_105_fu_7810_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28935:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_107_fu_7826_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28935 | assign ret_V_257_fu_8715_p1 = sext_ln1494_107_fu_7826_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28937:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_110_fu_7842_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28937 | assign ret_V_260_fu_8728_p1 = sext_ln1494_110_fu_7842_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28939:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_111_fu_7858_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28939 | assign ret_V_261_fu_8741_p1 = sext_ln1494_111_fu_7858_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28941:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_113_fu_7874_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28941 | assign ret_V_263_fu_8754_p1 = sext_ln1494_113_fu_7874_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28943:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_117_fu_7890_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28943 | assign ret_V_267_fu_8767_p1 = sext_ln1494_117_fu_7890_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28945:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_118_fu_7906_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28945 | assign ret_V_268_fu_8780_p1 = sext_ln1494_118_fu_7906_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28947:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_26_fu_7282_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28947 | assign ret_V_26_fu_7285_p0 = sext_ln1494_26_fu_7282_p1;
[2025-06-28 15:37:35,128]       |                            ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28949:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_122_fu_7922_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28949 | assign ret_V_272_fu_8793_p1 = sext_ln1494_122_fu_7922_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28951:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_123_fu_7938_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28951 | assign ret_V_273_fu_8806_p1 = sext_ln1494_123_fu_7938_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28953:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_127_fu_7954_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28953 | assign ret_V_277_fu_8819_p1 = sext_ln1494_127_fu_7954_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28955:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_128_fu_7970_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28955 | assign ret_V_278_fu_8832_p1 = sext_ln1494_128_fu_7970_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28957:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_130_fu_7986_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28957 | assign ret_V_280_fu_8845_p1 = sext_ln1494_130_fu_7986_p1;
[2025-06-28 15:37:35,128]       |                             ^
[2025-06-28 15:37:35,128] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28959:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_132_fu_8002_p1' generates 8 bits.
[2025-06-28 15:37:35,128]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,128] 28959 | assign ret_V_282_fu_8858_p1 = sext_ln1494_132_fu_8002_p1;
[2025-06-28 15:37:35,129]       |                             ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28961:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_136_fu_8018_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28961 | assign ret_V_286_fu_8871_p1 = sext_ln1494_136_fu_8018_p1;
[2025-06-28 15:37:35,129]       |                             ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28963:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_137_fu_8034_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28963 | assign ret_V_287_fu_8884_p1 = sext_ln1494_137_fu_8034_p1;
[2025-06-28 15:37:35,129]       |                             ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28965:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_28_fu_7298_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28965 | assign ret_V_28_fu_7301_p0 = sext_ln1494_28_fu_7298_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28967:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_141_fu_8050_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28967 | assign ret_V_291_fu_8897_p1 = sext_ln1494_141_fu_8050_p1;
[2025-06-28 15:37:35,129]       |                             ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28969:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_142_fu_8066_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28969 | assign ret_V_292_fu_8910_p1 = sext_ln1494_142_fu_8066_p1;
[2025-06-28 15:37:35,129]       |                             ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28971:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_144_fu_8082_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28971 | assign ret_V_294_fu_8923_p1 = sext_ln1494_144_fu_8082_p1;
[2025-06-28 15:37:35,129]       |                             ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28973:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_146_fu_8098_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28973 | assign ret_V_296_fu_8936_p1 = sext_ln1494_146_fu_8098_p1;
[2025-06-28 15:37:35,129]       |                             ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28975:29: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_147_fu_8114_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28975 | assign ret_V_297_fu_8949_p1 = sext_ln1494_147_fu_8114_p1;
[2025-06-28 15:37:35,129]       |                             ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28977:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_31_fu_7314_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28977 | assign ret_V_31_fu_7317_p0 = sext_ln1494_31_fu_7314_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28979:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_33_fu_7330_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28979 | assign ret_V_33_fu_7333_p0 = sext_ln1494_33_fu_7330_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28981:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_36_fu_7346_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28981 | assign ret_V_36_fu_7349_p0 = sext_ln1494_36_fu_7346_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28983:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_38_fu_7362_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28983 | assign ret_V_38_fu_7365_p0 = sext_ln1494_38_fu_7362_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28985:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_3_fu_7122_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28985 | assign ret_V_3_fu_7125_p0 = sext_ln1494_3_fu_7122_p1;
[2025-06-28 15:37:35,129]       |                           ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28987:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_40_fu_7378_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28987 | assign ret_V_40_fu_7381_p0 = sext_ln1494_40_fu_7378_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28989:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_42_fu_7394_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28989 | assign ret_V_42_fu_7397_p0 = sext_ln1494_42_fu_7394_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28991:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_45_fu_7410_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28991 | assign ret_V_45_fu_7413_p0 = sext_ln1494_45_fu_7410_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28993:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_47_fu_7426_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28993 | assign ret_V_47_fu_7429_p0 = sext_ln1494_47_fu_7426_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28995:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_48_fu_7442_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28995 | assign ret_V_48_fu_7445_p0 = sext_ln1494_48_fu_7442_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28997:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_50_fu_7458_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28997 | assign ret_V_50_fu_7461_p0 = sext_ln1494_50_fu_7458_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:28999:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_53_fu_7474_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 28999 | assign ret_V_53_fu_7477_p0 = sext_ln1494_53_fu_7474_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29001:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_55_fu_7490_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29001 | assign ret_V_55_fu_7493_p0 = sext_ln1494_55_fu_7490_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29003:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_57_fu_7506_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29003 | assign ret_V_57_fu_7509_p0 = sext_ln1494_57_fu_7506_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29005:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_59_fu_7522_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29005 | assign ret_V_59_fu_7525_p0 = sext_ln1494_59_fu_7522_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29007:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_5_fu_7138_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29007 | assign ret_V_5_fu_7141_p0 = sext_ln1494_5_fu_7138_p1;
[2025-06-28 15:37:35,129]       |                           ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29009:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_62_fu_7538_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29009 | assign ret_V_62_fu_7541_p0 = sext_ln1494_62_fu_7538_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29011:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_64_fu_7554_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29011 | assign ret_V_64_fu_7557_p0 = sext_ln1494_64_fu_7554_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29013:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_67_fu_7570_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29013 | assign ret_V_67_fu_7573_p0 = sext_ln1494_67_fu_7570_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29015:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_69_fu_7586_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29015 | assign ret_V_69_fu_7589_p0 = sext_ln1494_69_fu_7586_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29017:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_72_fu_7602_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29017 | assign ret_V_72_fu_7605_p0 = sext_ln1494_72_fu_7602_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29019:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_74_fu_7618_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29019 | assign ret_V_74_fu_7621_p0 = sext_ln1494_74_fu_7618_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29021:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_76_fu_7634_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29021 | assign ret_V_76_fu_7637_p0 = sext_ln1494_76_fu_7634_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29023:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_80_fu_7650_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29023 | assign ret_V_80_fu_7653_p0 = sext_ln1494_80_fu_7650_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29025:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_81_fu_7666_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29025 | assign ret_V_81_fu_7669_p0 = sext_ln1494_81_fu_7666_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29027:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_86_fu_7682_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29027 | assign ret_V_86_fu_7685_p0 = sext_ln1494_86_fu_7682_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29029:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_88_fu_7698_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29029 | assign ret_V_88_fu_7701_p0 = sext_ln1494_88_fu_7698_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29031:27: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_8_fu_7154_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29031 | assign ret_V_8_fu_7157_p0 = sext_ln1494_8_fu_7154_p1;
[2025-06-28 15:37:35,129]       |                           ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29033:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_91_fu_7714_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29033 | assign ret_V_91_fu_7717_p0 = sext_ln1494_91_fu_7714_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29035:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_93_fu_7730_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29035 | assign ret_V_93_fu_7733_p0 = sext_ln1494_93_fu_7730_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29037:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_95_fu_7746_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29037 | assign ret_V_95_fu_7749_p0 = sext_ln1494_95_fu_7746_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29039:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_97_fu_7762_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29039 | assign ret_V_97_fu_7765_p0 = sext_ln1494_97_fu_7762_p1;
[2025-06-28 15:37:35,129]       |                            ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29041:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'sext_ln1494_fu_7106_p1' generates 8 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29041 | assign ret_V_fu_7109_p0 = sext_ln1494_fu_7106_p1;
[2025-06-28 15:37:35,129]       |                         ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29043:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29043 | assign sext_ln1039_10_fu_10760_p1 = $signed(p_ZL7threshs_0_10_q0);
[2025-06-28 15:37:35,129]       |                                   ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29045:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29045 | assign sext_ln1039_11_fu_10780_p1 = $signed(p_ZL7threshs_0_11_q0);
[2025-06-28 15:37:35,129]       |                                   ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29047:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29047 | assign sext_ln1039_12_fu_10800_p1 = $signed(p_ZL7threshs_0_12_q0);
[2025-06-28 15:37:35,129]       |                                   ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29049:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,129] 29049 | assign sext_ln1039_13_fu_10820_p1 = $signed(p_ZL7threshs_0_13_q0);
[2025-06-28 15:37:35,129]       |                                   ^
[2025-06-28 15:37:35,129] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29051:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,129]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29051 | assign sext_ln1039_14_fu_10914_p1 = $signed(p_ZL7threshs_1_0_q0);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29053:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29053 | assign sext_ln1039_15_fu_10924_p1 = $signed(p_ZL7threshs_1_1_q0);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29055:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29055 | assign sext_ln1039_16_fu_10934_p1 = $signed(p_ZL7threshs_1_2_q0);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29057:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29057 | assign sext_ln1039_17_fu_10944_p1 = $signed(p_ZL7threshs_1_3_q0);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29059:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29059 | assign sext_ln1039_18_fu_10964_p1 = $signed(p_ZL7threshs_1_4_q0);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29061:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29061 | assign sext_ln1039_1_fu_10600_p1 = $signed(p_ZL7threshs_0_1_q0);
[2025-06-28 15:37:35,130]       |                                  ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29063:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29063 | assign sext_ln1039_2_fu_10610_p1 = $signed(p_ZL7threshs_0_2_q0);
[2025-06-28 15:37:35,130]       |                                  ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29065:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29065 | assign sext_ln1039_3_fu_10620_p1 = $signed(p_ZL7threshs_0_3_q0);
[2025-06-28 15:37:35,130]       |                                  ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29067:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29067 | assign sext_ln1039_4_fu_10640_p1 = $signed(p_ZL7threshs_0_4_q0);
[2025-06-28 15:37:35,130]       |                                  ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29069:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29069 | assign sext_ln1039_5_fu_10660_p1 = $signed(p_ZL7threshs_0_5_q0);
[2025-06-28 15:37:35,130]       |                                  ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29071:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29071 | assign sext_ln1039_6_fu_10680_p1 = $signed(p_ZL7threshs_0_6_q0);
[2025-06-28 15:37:35,130]       |                                  ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29073:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29073 | assign sext_ln1039_7_fu_10700_p1 = $signed(p_ZL7threshs_0_7_q0);
[2025-06-28 15:37:35,130]       |                                  ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29075:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29075 | assign sext_ln1039_8_fu_10720_p1 = $signed(p_ZL7threshs_0_8_q0);
[2025-06-28 15:37:35,130]       |                                  ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29077:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29077 | assign sext_ln1039_9_fu_10740_p1 = $signed(p_ZL7threshs_0_9_q0);
[2025-06-28 15:37:35,130]       |                                  ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29079:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29079 | assign sext_ln1039_fu_10590_p1 = $signed(p_ZL7threshs_0_0_q0);
[2025-06-28 15:37:35,130]       |                                ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29081:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29081 | assign sext_ln1494_100_fu_7778_p1 = $signed(r_V_100_reg_15127_pp0_iter2_reg);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29083:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29083 | assign sext_ln1494_101_fu_6089_p1 = $signed(r_V_101_fu_6076_p4);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29085:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29085 | assign sext_ln1494_102_fu_7794_p1 = $signed(r_V_102_reg_15143_pp0_iter2_reg);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29087:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29087 | assign sext_ln1494_103_fu_6998_p1 = $signed(r_V_103_reg_15148);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29089:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29089 | assign sext_ln1494_104_fu_6126_p1 = $signed(r_V_104_fu_6113_p4);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29091:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29091 | assign sext_ln1494_105_fu_7810_p1 = $signed(r_V_105_reg_15164_pp0_iter2_reg);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29093:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29093 | assign sext_ln1494_106_fu_6153_p1 = $signed(r_V_106_fu_6140_p4);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29095:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29095 | assign sext_ln1494_107_fu_7826_p1 = $signed(r_V_107_reg_15180_pp0_iter2_reg);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29097:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29097 | assign sext_ln1494_108_fu_7004_p1 = $signed(r_V_108_reg_15185);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29099:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29099 | assign sext_ln1494_109_fu_6190_p1 = $signed(r_V_109_fu_6177_p4);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29101:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29101 | assign sext_ln1494_10_fu_7170_p1 = $signed(r_V_10_reg_14449_pp0_iter2_reg);
[2025-06-28 15:37:35,130]       |                                  ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29103:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29103 | assign sext_ln1494_110_fu_7842_p1 = $signed(r_V_110_reg_15201_pp0_iter2_reg);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29105:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29105 | assign sext_ln1494_111_fu_7858_p1 = $signed(r_V_111_reg_15206_pp0_iter2_reg);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29107:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29107 | assign sext_ln1494_112_fu_6227_p1 = $signed(r_V_112_fu_6214_p4);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29109:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29109 | assign sext_ln1494_113_fu_7874_p1 = $signed(r_V_113_reg_15222_pp0_iter2_reg);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29111:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29111 | assign sext_ln1494_114_fu_6254_p1 = $signed(r_V_114_fu_6241_p4);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29113:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29113 | assign sext_ln1494_115_fu_7010_p1 = $signed(r_V_115_reg_15238);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29115:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29115 | assign sext_ln1494_116_fu_6281_p1 = $signed(r_V_116_fu_6268_p4);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29117:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29117 | assign sext_ln1494_117_fu_7890_p1 = $signed(r_V_117_reg_15254_pp0_iter2_reg);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29119:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29119 | assign sext_ln1494_118_fu_7906_p1 = $signed(r_V_118_reg_15259_pp0_iter2_reg);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29121:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29121 | assign sext_ln1494_119_fu_6318_p1 = $signed(r_V_119_fu_6305_p4);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29123:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29123 | assign sext_ln1494_11_fu_4923_p1 = $signed(r_V_11_fu_4910_p4);
[2025-06-28 15:37:35,130]       |                                  ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29125:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29125 | assign sext_ln1494_120_fu_7016_p1 = $signed(r_V_120_reg_15275);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29127:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29127 | assign sext_ln1494_121_fu_6345_p1 = $signed(r_V_121_fu_6332_p4);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29129:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29129 | assign sext_ln1494_122_fu_7922_p1 = $signed(r_V_122_reg_15291_pp0_iter2_reg);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29131:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29131 | assign sext_ln1494_123_fu_7938_p1 = $signed(r_V_123_reg_15296_pp0_iter2_reg);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29133:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29133 | assign sext_ln1494_124_fu_6382_p1 = $signed(r_V_124_fu_6369_p4);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29135:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29135 | assign sext_ln1494_125_fu_7022_p1 = $signed(r_V_125_reg_15312);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29137:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29137 | assign sext_ln1494_126_fu_6409_p1 = $signed(r_V_126_fu_6396_p4);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29139:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29139 | assign sext_ln1494_127_fu_7954_p1 = $signed(r_V_127_reg_15328_pp0_iter2_reg);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29141:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,130] 29141 | assign sext_ln1494_128_fu_7970_p1 = $signed(r_V_128_reg_15333_pp0_iter2_reg);
[2025-06-28 15:37:35,130]       |                                   ^
[2025-06-28 15:37:35,130] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29143:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,130]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29143 | assign sext_ln1494_129_fu_6446_p1 = $signed(r_V_129_fu_6433_p4);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29145:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29145 | assign sext_ln1494_12_fu_7186_p1 = $signed(r_V_12_reg_14465_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29147:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29147 | assign sext_ln1494_130_fu_7986_p1 = $signed(r_V_130_reg_15349_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29149:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29149 | assign sext_ln1494_131_fu_6473_p1 = $signed(r_V_131_fu_6460_p4);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29151:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29151 | assign sext_ln1494_132_fu_8002_p1 = $signed(r_V_132_reg_15365_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29153:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29153 | assign sext_ln1494_133_fu_6500_p1 = $signed(r_V_133_fu_6487_p4);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29155:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29155 | assign sext_ln1494_134_fu_7028_p1 = $signed(r_V_134_reg_15381);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29157:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29157 | assign sext_ln1494_135_fu_6527_p1 = $signed(r_V_135_fu_6514_p4);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29159:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29159 | assign sext_ln1494_136_fu_8018_p1 = $signed(r_V_136_reg_15397_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29161:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29161 | assign sext_ln1494_137_fu_8034_p1 = $signed(r_V_137_reg_15402_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29163:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29163 | assign sext_ln1494_138_fu_6564_p1 = $signed(r_V_138_fu_6551_p4);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29165:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29165 | assign sext_ln1494_139_fu_7034_p1 = $signed(r_V_139_reg_15418);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29167:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29167 | assign sext_ln1494_13_fu_4950_p1 = $signed(r_V_13_fu_4937_p4);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29169:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29169 | assign sext_ln1494_140_fu_6591_p1 = $signed(r_V_140_fu_6578_p4);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29171:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29171 | assign sext_ln1494_141_fu_8050_p1 = $signed(r_V_141_reg_15434_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29173:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29173 | assign sext_ln1494_142_fu_8066_p1 = $signed(r_V_142_reg_15439_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29175:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29175 | assign sext_ln1494_143_fu_6628_p1 = $signed(r_V_143_fu_6615_p4);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29177:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29177 | assign sext_ln1494_144_fu_8082_p1 = $signed(r_V_144_reg_15455_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29179:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29179 | assign sext_ln1494_145_fu_6655_p1 = $signed(r_V_145_fu_6642_p4);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29181:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29181 | assign sext_ln1494_146_fu_8098_p1 = $signed(r_V_146_reg_15471_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29183:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29183 | assign sext_ln1494_147_fu_8114_p1 = $signed(r_V_147_reg_15476_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29185:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29185 | assign sext_ln1494_148_fu_6692_p1 = $signed(r_V_148_fu_6679_p4);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29187:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29187 | assign sext_ln1494_149_fu_6709_p1 = $signed(r_V_149_fu_6696_p4);
[2025-06-28 15:37:35,131]       |                                   ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29189:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29189 | assign sext_ln1494_14_fu_7202_p1 = $signed(r_V_14_reg_14481_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29191:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29191 | assign sext_ln1494_15_fu_6914_p1 = $signed(r_V_15_reg_14486);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29193:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29193 | assign sext_ln1494_16_fu_4987_p1 = $signed(r_V_16_fu_4974_p4);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29195:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29195 | assign sext_ln1494_17_fu_7218_p1 = $signed(r_V_17_reg_14502_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29197:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29197 | assign sext_ln1494_18_fu_5014_p1 = $signed(r_V_18_fu_5001_p4);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29199:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29199 | assign sext_ln1494_19_fu_7234_p1 = $signed(r_V_19_reg_14518_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29201:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29201 | assign sext_ln1494_1_fu_4788_p1 = $signed(r_V_1_fu_4775_p4);
[2025-06-28 15:37:35,131]       |                                 ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29203:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29203 | assign sext_ln1494_20_fu_5041_p1 = $signed(r_V_20_fu_5028_p4);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29205:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29205 | assign sext_ln1494_21_fu_7250_p1 = $signed(r_V_21_reg_14534_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29207:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29207 | assign sext_ln1494_22_fu_5068_p1 = $signed(r_V_22_fu_5055_p4);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29209:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29209 | assign sext_ln1494_23_fu_7266_p1 = $signed(r_V_23_reg_14550_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29211:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29211 | assign sext_ln1494_24_fu_6920_p1 = $signed(r_V_24_reg_14555);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29213:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29213 | assign sext_ln1494_25_fu_5105_p1 = $signed(r_V_25_fu_5092_p4);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29215:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29215 | assign sext_ln1494_26_fu_7282_p1 = $signed(r_V_26_reg_14571_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29217:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29217 | assign sext_ln1494_27_fu_5132_p1 = $signed(r_V_27_fu_5119_p4);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29219:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29219 | assign sext_ln1494_28_fu_7298_p1 = $signed(r_V_28_reg_14587_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29221:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29221 | assign sext_ln1494_29_fu_6926_p1 = $signed(r_V_29_reg_14592);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29223:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29223 | assign sext_ln1494_2_fu_4805_p1 = $signed(r_V_2_fu_4792_p4);
[2025-06-28 15:37:35,131]       |                                 ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29225:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29225 | assign sext_ln1494_30_fu_5169_p1 = $signed(r_V_30_fu_5156_p4);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29227:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29227 | assign sext_ln1494_31_fu_7314_p1 = $signed(r_V_31_reg_14608_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29229:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29229 | assign sext_ln1494_32_fu_5196_p1 = $signed(r_V_32_fu_5183_p4);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29231:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29231 | assign sext_ln1494_33_fu_7330_p1 = $signed(r_V_33_reg_14624_pp0_iter2_reg);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29233:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,131]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,131] 29233 | assign sext_ln1494_34_fu_6932_p1 = $signed(r_V_34_reg_14629);
[2025-06-28 15:37:35,131]       |                                  ^
[2025-06-28 15:37:35,131] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29235:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29235 | assign sext_ln1494_35_fu_5233_p1 = $signed(r_V_35_fu_5220_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29237:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29237 | assign sext_ln1494_36_fu_7346_p1 = $signed(r_V_36_reg_14645_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29239:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29239 | assign sext_ln1494_37_fu_5260_p1 = $signed(r_V_37_fu_5247_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29241:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29241 | assign sext_ln1494_38_fu_7362_p1 = $signed(r_V_38_reg_14661_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29243:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29243 | assign sext_ln1494_39_fu_5287_p1 = $signed(r_V_39_fu_5274_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29245:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29245 | assign sext_ln1494_3_fu_7122_p1 = $signed(r_V_3_reg_14396_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                 ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29247:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29247 | assign sext_ln1494_40_fu_7378_p1 = $signed(r_V_40_reg_14677_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29249:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29249 | assign sext_ln1494_41_fu_5314_p1 = $signed(r_V_41_fu_5301_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29251:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29251 | assign sext_ln1494_42_fu_7394_p1 = $signed(r_V_42_reg_14693_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29253:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29253 | assign sext_ln1494_43_fu_6938_p1 = $signed(r_V_43_reg_14698);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29255:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29255 | assign sext_ln1494_44_fu_5351_p1 = $signed(r_V_44_fu_5338_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29257:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29257 | assign sext_ln1494_45_fu_7410_p1 = $signed(r_V_45_reg_14714_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29259:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29259 | assign sext_ln1494_46_fu_5378_p1 = $signed(r_V_46_fu_5365_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29261:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29261 | assign sext_ln1494_47_fu_7426_p1 = $signed(r_V_47_reg_14730_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29263:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29263 | assign sext_ln1494_48_fu_7442_p1 = $signed(r_V_48_reg_14735_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29265:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29265 | assign sext_ln1494_49_fu_6944_p1 = $signed(r_V_49_reg_14740);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29267:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29267 | assign sext_ln1494_4_fu_4832_p1 = $signed(r_V_4_fu_4819_p4);
[2025-06-28 15:37:35,132]       |                                 ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29269:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29269 | assign sext_ln1494_50_fu_7458_p1 = $signed(r_V_50_reg_14745_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29271:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29271 | assign sext_ln1494_51_fu_5435_p1 = $signed(r_V_51_fu_5422_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29273:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29273 | assign sext_ln1494_52_fu_5452_p1 = $signed(r_V_52_fu_5439_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29275:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29275 | assign sext_ln1494_53_fu_7474_p1 = $signed(r_V_53_reg_14772_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29277:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29277 | assign sext_ln1494_54_fu_6950_p1 = $signed(r_V_54_reg_14777);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29279:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29279 | assign sext_ln1494_55_fu_7490_p1 = $signed(r_V_55_reg_14782_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29281:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29281 | assign sext_ln1494_56_fu_5499_p1 = $signed(r_V_56_fu_5486_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29283:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29283 | assign sext_ln1494_57_fu_7506_p1 = $signed(r_V_57_reg_14798_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29285:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29285 | assign sext_ln1494_58_fu_5526_p1 = $signed(r_V_58_fu_5513_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29287:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29287 | assign sext_ln1494_59_fu_7522_p1 = $signed(r_V_59_reg_14814_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29289:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29289 | assign sext_ln1494_5_fu_7138_p1 = $signed(r_V_5_reg_14412_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                 ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29291:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29291 | assign sext_ln1494_60_fu_5553_p1 = $signed(r_V_60_fu_5540_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29293:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29293 | assign sext_ln1494_61_fu_5570_p1 = $signed(r_V_61_fu_5557_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29295:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29295 | assign sext_ln1494_62_fu_7538_p1 = $signed(r_V_62_reg_14841_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29297:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29297 | assign sext_ln1494_63_fu_6956_p1 = $signed(r_V_63_reg_14846);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29299:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29299 | assign sext_ln1494_64_fu_7554_p1 = $signed(r_V_64_reg_14851_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29301:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29301 | assign sext_ln1494_65_fu_5617_p1 = $signed(r_V_65_fu_5604_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29303:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29303 | assign sext_ln1494_66_fu_5634_p1 = $signed(r_V_66_fu_5621_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29305:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29305 | assign sext_ln1494_67_fu_7570_p1 = $signed(r_V_67_reg_14878_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29307:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29307 | assign sext_ln1494_68_fu_6962_p1 = $signed(r_V_68_reg_14883);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29309:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29309 | assign sext_ln1494_69_fu_7586_p1 = $signed(r_V_69_reg_14888_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29311:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29311 | assign sext_ln1494_6_fu_6908_p1 = $signed(r_V_6_reg_14417);
[2025-06-28 15:37:35,132]       |                                 ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29313:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29313 | assign sext_ln1494_70_fu_5681_p1 = $signed(r_V_70_fu_5668_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29315:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29315 | assign sext_ln1494_71_fu_5698_p1 = $signed(r_V_71_fu_5685_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29317:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29317 | assign sext_ln1494_72_fu_7602_p1 = $signed(r_V_72_reg_14915_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29319:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29319 | assign sext_ln1494_73_fu_6968_p1 = $signed(r_V_73_reg_14920);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29321:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29321 | assign sext_ln1494_74_fu_7618_p1 = $signed(r_V_74_reg_14925_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29323:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29323 | assign sext_ln1494_75_fu_5745_p1 = $signed(r_V_75_fu_5732_p4);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29325:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,132]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,132] 29325 | assign sext_ln1494_76_fu_7634_p1 = $signed(r_V_76_reg_14941_pp0_iter2_reg);
[2025-06-28 15:37:35,132]       |                                  ^
[2025-06-28 15:37:35,132] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29327:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29327 | assign sext_ln1494_77_fu_5772_p1 = $signed(r_V_77_fu_5759_p4);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29329:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29329 | assign sext_ln1494_78_fu_6974_p1 = $signed(r_V_78_reg_14957);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29331:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29331 | assign sext_ln1494_79_fu_5799_p1 = $signed(r_V_79_fu_5786_p4);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29333:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29333 | assign sext_ln1494_7_fu_4869_p1 = $signed(r_V_7_fu_4856_p4);
[2025-06-28 15:37:35,133]       |                                 ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29335:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29335 | assign sext_ln1494_80_fu_7650_p1 = $signed(r_V_80_reg_14973_pp0_iter2_reg);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29337:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29337 | assign sext_ln1494_81_fu_7666_p1 = $signed(r_V_81_reg_14978_pp0_iter2_reg);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29339:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29339 | assign sext_ln1494_82_fu_5836_p1 = $signed(r_V_82_fu_5823_p4);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29341:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29341 | assign sext_ln1494_83_fu_6980_p1 = $signed(r_V_83_reg_14994);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29343:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29343 | assign sext_ln1494_84_fu_5863_p1 = $signed(r_V_84_fu_5850_p4);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29345:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29345 | assign sext_ln1494_85_fu_5880_p1 = $signed(r_V_85_fu_5867_p4);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29347:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29347 | assign sext_ln1494_86_fu_7682_p1 = $signed(r_V_86_reg_15021_pp0_iter2_reg);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29349:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29349 | assign sext_ln1494_87_fu_5907_p1 = $signed(r_V_87_fu_5894_p4);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29351:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29351 | assign sext_ln1494_88_fu_7698_p1 = $signed(r_V_88_reg_15037_pp0_iter2_reg);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29353:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29353 | assign sext_ln1494_89_fu_6986_p1 = $signed(r_V_89_reg_15042);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29355:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29355 | assign sext_ln1494_8_fu_7154_p1 = $signed(r_V_8_reg_14433_pp0_iter2_reg);
[2025-06-28 15:37:35,133]       |                                 ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29357:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29357 | assign sext_ln1494_90_fu_5944_p1 = $signed(r_V_90_fu_5931_p4);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29359:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29359 | assign sext_ln1494_91_fu_7714_p1 = $signed(r_V_91_reg_15058_pp0_iter2_reg);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29361:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29361 | assign sext_ln1494_92_fu_5971_p1 = $signed(r_V_92_fu_5958_p4);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29363:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29363 | assign sext_ln1494_93_fu_7730_p1 = $signed(r_V_93_reg_15074_pp0_iter2_reg);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29365:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29365 | assign sext_ln1494_94_fu_5998_p1 = $signed(r_V_94_fu_5985_p4);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29367:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29367 | assign sext_ln1494_95_fu_7746_p1 = $signed(r_V_95_reg_15090_pp0_iter2_reg);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29369:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29369 | assign sext_ln1494_96_fu_6025_p1 = $signed(r_V_96_fu_6012_p4);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29371:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29371 | assign sext_ln1494_97_fu_7762_p1 = $signed(r_V_97_reg_15106_pp0_iter2_reg);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29373:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29373 | assign sext_ln1494_98_fu_6992_p1 = $signed(r_V_98_reg_15111);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29375:34: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29375 | assign sext_ln1494_99_fu_6062_p1 = $signed(r_V_99_fu_6049_p4);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29377:33: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29377 | assign sext_ln1494_9_fu_4896_p1 = $signed(r_V_9_fu_4883_p4);
[2025-06-28 15:37:35,133]       |                                 ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29379:31: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29379 | assign sext_ln1494_fu_7106_p1 = $signed(r_V_reg_14369_pp0_iter2_reg);
[2025-06-28 15:37:35,133]       |                               ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29381:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29381 | assign sext_ln840_100_fu_9751_p1 = $signed(add_ln840_117_fu_9745_p2);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29383:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_118_reg_17030' generates 9 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29383 | assign sext_ln840_101_fu_9755_p1 = add_ln840_118_reg_17030;
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29385:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12495_p3' generates 9 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29385 | assign sext_ln840_102_fu_9758_p1 = grp_fu_12495_p3;
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29387:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29387 | assign sext_ln840_103_fu_9767_p1 = $signed(add_ln840_121_fu_9761_p2);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29389:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_122_reg_17040' generates 9 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29389 | assign sext_ln840_104_fu_9771_p1 = add_ln840_122_reg_17040;
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29391:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12504_p3' generates 9 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29391 | assign sext_ln840_105_fu_9774_p1 = grp_fu_12504_p3;
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29393:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29393 | assign sext_ln840_106_fu_9783_p1 = $signed(add_ln840_125_fu_9777_p2);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29395:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29395 | assign sext_ln840_107_fu_9793_p1 = $signed(add_ln840_126_fu_9787_p2);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29397:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29397 | assign sext_ln840_108_fu_9803_p1 = $signed(add_ln840_127_fu_9797_p2);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29399:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11577_p3' generates 9 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29399 | assign sext_ln840_109_fu_9067_p1 = grp_fu_11577_p3;
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29401:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29401 | assign sext_ln840_10_fu_9259_p1 = $signed(add_ln840_10_reg_16830);
[2025-06-28 15:37:35,133]       |                                 ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29403:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11586_p3' generates 9 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29403 | assign sext_ln840_110_fu_9070_p1 = grp_fu_11586_p3;
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29405:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29405 | assign sext_ln840_111_fu_9807_p1 = $signed(add_ln840_130_reg_17050);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29407:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_131_reg_17055' generates 9 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29407 | assign sext_ln840_112_fu_9810_p1 = add_ln840_131_reg_17055;
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29409:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12513_p3' generates 9 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29409 | assign sext_ln840_113_fu_9813_p1 = grp_fu_12513_p3;
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29411:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29411 | assign sext_ln840_114_fu_9822_p1 = $signed(add_ln840_134_fu_9816_p2);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29413:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29413 | assign sext_ln840_115_fu_9832_p1 = $signed(add_ln840_135_fu_9826_p2);
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29415:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_136_reg_17065' generates 9 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29415 | assign sext_ln840_116_fu_9836_p1 = add_ln840_136_reg_17065;
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,133] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29417:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12522_p3' generates 9 bits.
[2025-06-28 15:37:35,133]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,133] 29417 | assign sext_ln840_117_fu_9839_p1 = grp_fu_12522_p3;
[2025-06-28 15:37:35,133]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29419:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29419 | assign sext_ln840_118_fu_9848_p1 = $signed(add_ln840_139_fu_9842_p2);
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29421:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_140_reg_17075' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29421 | assign sext_ln840_119_fu_9852_p1 = add_ln840_140_reg_17075;
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29423:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_11_reg_16835' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29423 | assign sext_ln840_11_fu_9262_p1 = add_ln840_11_reg_16835;
[2025-06-28 15:37:35,134]       |                                 ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29425:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12531_p3' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29425 | assign sext_ln840_120_fu_9855_p1 = grp_fu_12531_p3;
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29427:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29427 | assign sext_ln840_121_fu_9864_p1 = $signed(add_ln840_143_fu_9858_p2);
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29429:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29429 | assign sext_ln840_122_fu_9874_p1 = $signed(add_ln840_144_fu_9868_p2);
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29431:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29431 | assign sext_ln840_123_fu_9884_p1 = $signed(add_ln840_145_fu_9878_p2);
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29433:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29433 | assign sext_ln840_124_fu_9894_p1 = $signed(add_ln840_146_fu_9888_p2);
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29435:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12424_p3' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29435 | assign sext_ln840_126_fu_9079_p1 = grp_fu_12424_p3;
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29437:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12415_p3' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29437 | assign sext_ln840_127_fu_9082_p1 = grp_fu_12415_p3;
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29439:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29439 | assign sext_ln840_128_fu_9910_p1 = $signed(add_ln840_151_reg_17085);
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29441:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_152_reg_17090' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29441 | assign sext_ln840_129_fu_9913_p1 = add_ln840_152_reg_17090;
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29443:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12621_p3' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29443 | assign sext_ln840_12_fu_9265_p1 = grp_fu_12621_p3;
[2025-06-28 15:37:35,134]       |                                 ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29445:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12828_p3' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29445 | assign sext_ln840_130_fu_9916_p1 = grp_fu_12828_p3;
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29447:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29447 | assign sext_ln840_131_fu_9925_p1 = $signed(add_ln840_155_fu_9919_p2);
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29449:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29449 | assign sext_ln840_132_fu_9935_p1 = $signed(add_ln840_156_fu_9929_p2);
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29451:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12365_p3' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29451 | assign sext_ln840_133_fu_9091_p1 = grp_fu_12365_p3;
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29453:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12374_p3' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29453 | assign sext_ln840_134_fu_9094_p1 = grp_fu_12374_p3;
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29455:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29455 | assign sext_ln840_135_fu_9939_p1 = $signed(add_ln840_159_reg_17100);
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29457:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_160_reg_17105' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29457 | assign sext_ln840_136_fu_9942_p1 = add_ln840_160_reg_17105;
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29459:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12819_p3' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29459 | assign sext_ln840_137_fu_9945_p1 = grp_fu_12819_p3;
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29461:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29461 | assign sext_ln840_138_fu_9954_p1 = $signed(add_ln840_163_fu_9948_p2);
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29463:34: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29463 | assign sext_ln840_139_fu_9964_p1 = $signed(add_ln840_164_fu_9958_p2);
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29465:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29465 | assign sext_ln840_13_fu_9274_p1 = $signed(add_ln840_14_fu_9268_p2);
[2025-06-28 15:37:35,134]       |                                 ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29467:34: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29467 | assign sext_ln840_140_fu_9974_p1 = $signed(add_ln840_165_fu_9968_p2);
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29469:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12299_p3' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29469 | assign sext_ln840_141_fu_9103_p1 = grp_fu_12299_p3;
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29471:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12308_p3' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29471 | assign sext_ln840_142_fu_9106_p1 = grp_fu_12308_p3;
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29473:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29473 | assign sext_ln840_143_fu_9978_p1 = $signed(add_ln840_168_reg_17115);
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29475:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_169_reg_17120' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29475 | assign sext_ln840_144_fu_9981_p1 = add_ln840_169_reg_17120;
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29477:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12792_p3' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29477 | assign sext_ln840_145_fu_9984_p1 = grp_fu_12792_p3;
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29479:34: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29479 | assign sext_ln840_146_fu_9993_p1 = $signed(add_ln840_172_fu_9987_p2);
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29481:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29481 | assign sext_ln840_147_fu_10003_p1 = $signed(add_ln840_173_fu_9997_p2);
[2025-06-28 15:37:35,134]       |                                   ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29483:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_174_reg_17130' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29483 | assign sext_ln840_148_fu_10007_p1 = add_ln840_174_reg_17130;
[2025-06-28 15:37:35,134]       |                                   ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29485:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12801_p3' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29485 | assign sext_ln840_149_fu_10010_p1 = grp_fu_12801_p3;
[2025-06-28 15:37:35,134]       |                                   ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29487:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29487 | assign sext_ln840_14_fu_9284_p1 = $signed(add_ln840_15_fu_9278_p2);
[2025-06-28 15:37:35,134]       |                                 ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29489:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29489 | assign sext_ln840_150_fu_10019_p1 = $signed(add_ln840_177_fu_10013_p2);
[2025-06-28 15:37:35,134]       |                                   ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29491:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_178_reg_17140' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29491 | assign sext_ln840_151_fu_10023_p1 = add_ln840_178_reg_17140;
[2025-06-28 15:37:35,134]       |                                   ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29493:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12810_p3' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29493 | assign sext_ln840_152_fu_10026_p1 = grp_fu_12810_p3;
[2025-06-28 15:37:35,134]       |                                   ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29495:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29495 | assign sext_ln840_153_fu_10035_p1 = $signed(add_ln840_181_fu_10029_p2);
[2025-06-28 15:37:35,134]       |                                   ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29497:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29497 | assign sext_ln840_154_fu_10045_p1 = $signed(add_ln840_182_fu_10039_p2);
[2025-06-28 15:37:35,134]       |                                   ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29499:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29499 | assign sext_ln840_155_fu_10055_p1 = $signed(add_ln840_183_fu_10049_p2);
[2025-06-28 15:37:35,134]       |                                   ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29501:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29501 | assign sext_ln840_156_fu_10065_p1 = $signed(add_ln840_184_fu_10059_p2);
[2025-06-28 15:37:35,134]       |                                   ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29503:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12167_p3' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29503 | assign sext_ln840_157_fu_9115_p1 = grp_fu_12167_p3;
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29505:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12176_p3' generates 9 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29505 | assign sext_ln840_158_fu_9118_p1 = grp_fu_12176_p3;
[2025-06-28 15:37:35,134]       |                                  ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29507:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29507 | assign sext_ln840_159_fu_10069_p1 = $signed(add_ln840_187_reg_17150);
[2025-06-28 15:37:35,134]       |                                   ^
[2025-06-28 15:37:35,134] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29509:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,134]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,134] 29509 | assign sext_ln840_15_fu_9294_p1 = $signed(add_ln840_16_fu_9288_p2);
[2025-06-28 15:37:35,135]       |                                 ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29511:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_188_reg_17155' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29511 | assign sext_ln840_160_fu_10072_p1 = add_ln840_188_reg_17155;
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29513:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12738_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29513 | assign sext_ln840_161_fu_10075_p1 = grp_fu_12738_p3;
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29515:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29515 | assign sext_ln840_162_fu_10084_p1 = $signed(add_ln840_191_fu_10078_p2);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29517:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29517 | assign sext_ln840_163_fu_10094_p1 = $signed(add_ln840_192_fu_10088_p2);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29519:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_193_reg_17165' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29519 | assign sext_ln840_164_fu_10098_p1 = add_ln840_193_reg_17165;
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29521:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12747_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29521 | assign sext_ln840_165_fu_10101_p1 = grp_fu_12747_p3;
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29523:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29523 | assign sext_ln840_166_fu_10110_p1 = $signed(add_ln840_196_fu_10104_p2);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29525:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_197_reg_17175' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29525 | assign sext_ln840_167_fu_10114_p1 = add_ln840_197_reg_17175;
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29527:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12756_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29527 | assign sext_ln840_168_fu_10117_p1 = grp_fu_12756_p3;
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29529:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29529 | assign sext_ln840_169_fu_10126_p1 = $signed(add_ln840_200_fu_10120_p2);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29531:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11767_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29531 | assign sext_ln840_16_fu_8983_p1 = grp_fu_11767_p3;
[2025-06-28 15:37:35,135]       |                                 ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29533:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29533 | assign sext_ln840_170_fu_10136_p1 = $signed(add_ln840_201_fu_10130_p2);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29535:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29535 | assign sext_ln840_171_fu_10146_p1 = $signed(add_ln840_202_fu_10140_p2);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29537:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12233_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29537 | assign sext_ln840_172_fu_9127_p1 = grp_fu_12233_p3;
[2025-06-28 15:37:35,135]       |                                  ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29539:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12242_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29539 | assign sext_ln840_173_fu_9130_p1 = grp_fu_12242_p3;
[2025-06-28 15:37:35,135]       |                                  ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29541:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29541 | assign sext_ln840_174_fu_10150_p1 = $signed(add_ln840_205_reg_17185);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29543:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_206_reg_17190' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29543 | assign sext_ln840_175_fu_10153_p1 = add_ln840_206_reg_17190;
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29545:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12765_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29545 | assign sext_ln840_176_fu_10156_p1 = grp_fu_12765_p3;
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29547:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29547 | assign sext_ln840_177_fu_10165_p1 = $signed(add_ln840_209_fu_10159_p2);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29549:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29549 | assign sext_ln840_178_fu_10175_p1 = $signed(add_ln840_210_fu_10169_p2);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29551:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_211_reg_17200' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29551 | assign sext_ln840_179_fu_10179_p1 = add_ln840_211_reg_17200;
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29553:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11776_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29553 | assign sext_ln840_17_fu_8986_p1 = grp_fu_11776_p3;
[2025-06-28 15:37:35,135]       |                                 ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29555:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12774_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29555 | assign sext_ln840_180_fu_10182_p1 = grp_fu_12774_p3;
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29557:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29557 | assign sext_ln840_181_fu_10191_p1 = $signed(add_ln840_214_fu_10185_p2);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29559:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_215_reg_17210' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29559 | assign sext_ln840_182_fu_10195_p1 = add_ln840_215_reg_17210;
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29561:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12783_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29561 | assign sext_ln840_183_fu_10198_p1 = grp_fu_12783_p3;
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29563:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29563 | assign sext_ln840_184_fu_10207_p1 = $signed(add_ln840_218_fu_10201_p2);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29565:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29565 | assign sext_ln840_185_fu_10217_p1 = $signed(add_ln840_219_fu_10211_p2);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29567:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29567 | assign sext_ln840_186_fu_10227_p1 = $signed(add_ln840_220_fu_10221_p2);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29569:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29569 | assign sext_ln840_187_fu_10237_p1 = $signed(add_ln840_221_fu_10231_p2);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29571:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11909_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29571 | assign sext_ln840_188_fu_9139_p1 = grp_fu_11909_p3;
[2025-06-28 15:37:35,135]       |                                  ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29573:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11918_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29573 | assign sext_ln840_189_fu_9142_p1 = grp_fu_11918_p3;
[2025-06-28 15:37:35,135]       |                                  ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29575:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29575 | assign sext_ln840_18_fu_9298_p1 = $signed(add_ln840_19_reg_16845);
[2025-06-28 15:37:35,135]       |                                 ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29577:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29577 | assign sext_ln840_190_fu_10247_p1 = $signed(add_ln840_225_reg_17220);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29579:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_226_reg_17225' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29579 | assign sext_ln840_191_fu_10250_p1 = add_ln840_226_reg_17225;
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29581:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12639_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29581 | assign sext_ln840_192_fu_10253_p1 = grp_fu_12639_p3;
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29583:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29583 | assign sext_ln840_193_fu_10262_p1 = $signed(add_ln840_229_fu_10256_p2);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29585:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29585 | assign sext_ln840_194_fu_10272_p1 = $signed(add_ln840_230_fu_10266_p2);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29587:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11943_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29587 | assign sext_ln840_195_fu_9151_p1 = grp_fu_11943_p3;
[2025-06-28 15:37:35,135]       |                                  ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29589:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11952_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29589 | assign sext_ln840_196_fu_9154_p1 = grp_fu_11952_p3;
[2025-06-28 15:37:35,135]       |                                  ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29591:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29591 | assign sext_ln840_197_fu_10276_p1 = $signed(add_ln840_233_reg_17235);
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29593:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_234_reg_17240' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29593 | assign sext_ln840_198_fu_10279_p1 = add_ln840_234_reg_17240;
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29595:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12648_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29595 | assign sext_ln840_199_fu_10282_p1 = grp_fu_12648_p3;
[2025-06-28 15:37:35,135]       |                                   ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29597:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_20_reg_16850' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29597 | assign sext_ln840_19_fu_9301_p1 = add_ln840_20_reg_16850;
[2025-06-28 15:37:35,135]       |                                 ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29599:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11892_p3' generates 9 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29599 | assign sext_ln840_1_fu_8959_p1 = grp_fu_11892_p3;
[2025-06-28 15:37:35,135]       |                                ^
[2025-06-28 15:37:35,135] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29601:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,135]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,135] 29601 | assign sext_ln840_200_fu_10291_p1 = $signed(add_ln840_237_fu_10285_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29603:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29603 | assign sext_ln840_201_fu_10301_p1 = $signed(add_ln840_238_fu_10295_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29605:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29605 | assign sext_ln840_202_fu_10311_p1 = $signed(add_ln840_239_fu_10305_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29607:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11977_p3' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29607 | assign sext_ln840_203_fu_9163_p1 = grp_fu_11977_p3;
[2025-06-28 15:37:35,136]       |                                  ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29609:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11986_p3' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29609 | assign sext_ln840_204_fu_9166_p1 = grp_fu_11986_p3;
[2025-06-28 15:37:35,136]       |                                  ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29611:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29611 | assign sext_ln840_205_fu_10315_p1 = $signed(add_ln840_242_reg_17250);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29613:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_243_reg_17255' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29613 | assign sext_ln840_206_fu_10318_p1 = add_ln840_243_reg_17255;
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29615:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12657_p3' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29615 | assign sext_ln840_207_fu_10321_p1 = grp_fu_12657_p3;
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29617:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29617 | assign sext_ln840_208_fu_10330_p1 = $signed(add_ln840_246_fu_10324_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29619:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29619 | assign sext_ln840_209_fu_10340_p1 = $signed(add_ln840_247_fu_10334_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29621:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12594_p3' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29621 | assign sext_ln840_20_fu_9304_p1 = grp_fu_12594_p3;
[2025-06-28 15:37:35,136]       |                                 ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29623:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_248_reg_17265' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29623 | assign sext_ln840_210_fu_10344_p1 = add_ln840_248_reg_17265;
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29625:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12666_p3' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29625 | assign sext_ln840_211_fu_10347_p1 = grp_fu_12666_p3;
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29627:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29627 | assign sext_ln840_212_fu_10356_p1 = $signed(add_ln840_251_fu_10350_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29629:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_252_reg_17275' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29629 | assign sext_ln840_213_fu_10360_p1 = add_ln840_252_reg_17275;
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29631:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12675_p3' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29631 | assign sext_ln840_214_fu_10363_p1 = grp_fu_12675_p3;
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29633:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29633 | assign sext_ln840_215_fu_10372_p1 = $signed(add_ln840_255_fu_10366_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29635:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29635 | assign sext_ln840_216_fu_10382_p1 = $signed(add_ln840_256_fu_10376_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29637:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29637 | assign sext_ln840_217_fu_10392_p1 = $signed(add_ln840_257_fu_10386_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29639:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29639 | assign sext_ln840_218_fu_10402_p1 = $signed(add_ln840_258_fu_10396_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29641:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12043_p3' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29641 | assign sext_ln840_219_fu_9175_p1 = grp_fu_12043_p3;
[2025-06-28 15:37:35,136]       |                                  ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29643:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29643 | assign sext_ln840_21_fu_9313_p1 = $signed(add_ln840_23_fu_9307_p2);
[2025-06-28 15:37:35,136]       |                                 ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29645:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12052_p3' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29645 | assign sext_ln840_220_fu_9178_p1 = grp_fu_12052_p3;
[2025-06-28 15:37:35,136]       |                                  ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29647:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29647 | assign sext_ln840_221_fu_10406_p1 = $signed(add_ln840_261_reg_17285);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29649:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_262_reg_17290' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29649 | assign sext_ln840_222_fu_10409_p1 = add_ln840_262_reg_17290;
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29651:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12684_p3' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29651 | assign sext_ln840_223_fu_10412_p1 = grp_fu_12684_p3;
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29653:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29653 | assign sext_ln840_224_fu_10421_p1 = $signed(add_ln840_265_fu_10415_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29655:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29655 | assign sext_ln840_225_fu_10431_p1 = $signed(add_ln840_266_fu_10425_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29657:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_267_reg_17300' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29657 | assign sext_ln840_226_fu_10435_p1 = add_ln840_267_reg_17300;
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29659:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12693_p3' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29659 | assign sext_ln840_227_fu_10438_p1 = grp_fu_12693_p3;
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29661:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29661 | assign sext_ln840_228_fu_10447_p1 = $signed(add_ln840_270_fu_10441_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29663:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_271_reg_17310' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29663 | assign sext_ln840_229_fu_10451_p1 = add_ln840_271_reg_17310;
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29665:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29665 | assign sext_ln840_22_fu_9323_p1 = $signed(add_ln840_24_fu_9317_p2);
[2025-06-28 15:37:35,136]       |                                 ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29667:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12702_p3' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29667 | assign sext_ln840_230_fu_10454_p1 = grp_fu_12702_p3;
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29669:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29669 | assign sext_ln840_231_fu_10463_p1 = $signed(add_ln840_274_fu_10457_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29671:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29671 | assign sext_ln840_232_fu_10473_p1 = $signed(add_ln840_275_fu_10467_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29673:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29673 | assign sext_ln840_233_fu_10483_p1 = $signed(add_ln840_276_fu_10477_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29675:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12109_p3' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29675 | assign sext_ln840_234_fu_9187_p1 = grp_fu_12109_p3;
[2025-06-28 15:37:35,136]       |                                  ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29677:34: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12118_p3' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29677 | assign sext_ln840_235_fu_9190_p1 = grp_fu_12118_p3;
[2025-06-28 15:37:35,136]       |                                  ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29679:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29679 | assign sext_ln840_236_fu_10487_p1 = $signed(add_ln840_279_reg_17320);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29681:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_280_reg_17325' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29681 | assign sext_ln840_237_fu_10490_p1 = add_ln840_280_reg_17325;
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29683:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12711_p3' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29683 | assign sext_ln840_238_fu_10493_p1 = grp_fu_12711_p3;
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29685:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29685 | assign sext_ln840_239_fu_10502_p1 = $signed(add_ln840_283_fu_10496_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29687:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_25_reg_16860' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29687 | assign sext_ln840_23_fu_9327_p1 = add_ln840_25_reg_16860;
[2025-06-28 15:37:35,136]       |                                 ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29689:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29689 | assign sext_ln840_240_fu_10512_p1 = $signed(add_ln840_284_fu_10506_p2);
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29691:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_285_reg_17335' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29691 | assign sext_ln840_241_fu_10516_p1 = add_ln840_285_reg_17335;
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,136] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29693:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12720_p3' generates 9 bits.
[2025-06-28 15:37:35,136]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,136] 29693 | assign sext_ln840_242_fu_10519_p1 = grp_fu_12720_p3;
[2025-06-28 15:37:35,136]       |                                   ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29695:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29695 | assign sext_ln840_243_fu_10528_p1 = $signed(add_ln840_288_fu_10522_p2);
[2025-06-28 15:37:35,137]       |                                   ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29697:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_289_reg_17345' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29697 | assign sext_ln840_244_fu_10532_p1 = add_ln840_289_reg_17345;
[2025-06-28 15:37:35,137]       |                                   ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29699:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12729_p3' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29699 | assign sext_ln840_245_fu_10535_p1 = grp_fu_12729_p3;
[2025-06-28 15:37:35,137]       |                                   ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29701:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29701 | assign sext_ln840_246_fu_10544_p1 = $signed(add_ln840_292_fu_10538_p2);
[2025-06-28 15:37:35,137]       |                                   ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29703:35: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29703 | assign sext_ln840_247_fu_10554_p1 = $signed(add_ln840_293_fu_10548_p2);
[2025-06-28 15:37:35,137]       |                                   ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29705:35: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29705 | assign sext_ln840_248_fu_10564_p1 = $signed(add_ln840_294_fu_10558_p2);
[2025-06-28 15:37:35,137]       |                                   ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29707:35: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29707 | assign sext_ln840_249_fu_10574_p1 = $signed(add_ln840_295_fu_10568_p2);
[2025-06-28 15:37:35,137]       |                                   ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29709:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12603_p3' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29709 | assign sext_ln840_24_fu_9330_p1 = grp_fu_12603_p3;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29711:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29711 | assign sext_ln840_25_fu_9339_p1 = $signed(add_ln840_28_fu_9333_p2);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29713:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_29_reg_16870' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29713 | assign sext_ln840_26_fu_9343_p1 = add_ln840_29_reg_16870;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29715:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12612_p3' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29715 | assign sext_ln840_27_fu_9346_p1 = grp_fu_12612_p3;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29717:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29717 | assign sext_ln840_28_fu_9355_p1 = $signed(add_ln840_32_fu_9349_p2);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29719:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29719 | assign sext_ln840_29_fu_9365_p1 = $signed(add_ln840_33_fu_9359_p2);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29721:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11883_p3' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29721 | assign sext_ln840_2_fu_8962_p1 = grp_fu_11883_p3;
[2025-06-28 15:37:35,137]       |                                ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29723:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29723 | assign sext_ln840_30_fu_9375_p1 = $signed(add_ln840_34_fu_9369_p2);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29725:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29725 | assign sext_ln840_31_fu_9385_p1 = $signed(add_ln840_35_fu_9379_p2);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29727:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11635_p3' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29727 | assign sext_ln840_32_fu_8995_p1 = grp_fu_11635_p3;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29729:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11644_p3' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29729 | assign sext_ln840_33_fu_8998_p1 = grp_fu_11644_p3;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29731:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29731 | assign sext_ln840_34_fu_9389_p1 = $signed(add_ln840_38_reg_16880);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29733:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_39_reg_16885' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29733 | assign sext_ln840_35_fu_9392_p1 = add_ln840_39_reg_16885;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29735:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12540_p3' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29735 | assign sext_ln840_36_fu_9395_p1 = grp_fu_12540_p3;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29737:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29737 | assign sext_ln840_37_fu_9404_p1 = $signed(add_ln840_42_fu_9398_p2);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29739:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29739 | assign sext_ln840_38_fu_9414_p1 = $signed(add_ln840_43_fu_9408_p2);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29741:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_44_reg_16895' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29741 | assign sext_ln840_39_fu_9418_p1 = add_ln840_44_reg_16895;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29743:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29743 | assign sext_ln840_3_fu_9230_p1 = $signed(add_ln840_2_reg_16815);
[2025-06-28 15:37:35,137]       |                                ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29745:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12549_p3' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29745 | assign sext_ln840_40_fu_9421_p1 = grp_fu_12549_p3;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29747:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29747 | assign sext_ln840_41_fu_9430_p1 = $signed(add_ln840_47_fu_9424_p2);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29749:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_48_reg_16905' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29749 | assign sext_ln840_42_fu_9434_p1 = add_ln840_48_reg_16905;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29751:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12558_p3' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29751 | assign sext_ln840_43_fu_9437_p1 = grp_fu_12558_p3;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29753:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29753 | assign sext_ln840_44_fu_9446_p1 = $signed(add_ln840_51_fu_9440_p2);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29755:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29755 | assign sext_ln840_45_fu_9456_p1 = $signed(add_ln840_52_fu_9450_p2);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29757:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29757 | assign sext_ln840_46_fu_9466_p1 = $signed(add_ln840_53_fu_9460_p2);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29759:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11701_p3' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29759 | assign sext_ln840_47_fu_9007_p1 = grp_fu_11701_p3;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29761:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11710_p3' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29761 | assign sext_ln840_48_fu_9010_p1 = grp_fu_11710_p3;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29763:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29763 | assign sext_ln840_49_fu_9470_p1 = $signed(add_ln840_56_reg_16915);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29765:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_3_reg_16820' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29765 | assign sext_ln840_4_fu_9233_p1 = add_ln840_3_reg_16820;
[2025-06-28 15:37:35,137]       |                                ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29767:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_reg_16920' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29767 | assign sext_ln840_50_fu_9473_p1 = add_ln840_57_reg_16920;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29769:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12567_p3' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29769 | assign sext_ln840_51_fu_9476_p1 = grp_fu_12567_p3;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29771:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29771 | assign sext_ln840_52_fu_9485_p1 = $signed(add_ln840_60_fu_9479_p2);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29773:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29773 | assign sext_ln840_53_fu_9495_p1 = $signed(add_ln840_61_fu_9489_p2);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29775:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_62_reg_16930' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29775 | assign sext_ln840_54_fu_9499_p1 = add_ln840_62_reg_16930;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29777:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12576_p3' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29777 | assign sext_ln840_55_fu_9502_p1 = grp_fu_12576_p3;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29779:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29779 | assign sext_ln840_56_fu_9511_p1 = $signed(add_ln840_65_fu_9505_p2);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29781:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_66_reg_16940' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29781 | assign sext_ln840_57_fu_9515_p1 = add_ln840_66_reg_16940;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29783:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12585_p3' generates 9 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29783 | assign sext_ln840_58_fu_9518_p1 = grp_fu_12585_p3;
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29785:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,137]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,137] 29785 | assign sext_ln840_59_fu_9527_p1 = $signed(add_ln840_69_fu_9521_p2);
[2025-06-28 15:37:35,137]       |                                 ^
[2025-06-28 15:37:35,137] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29787:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12630_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29787 | assign sext_ln840_5_fu_9236_p1 = grp_fu_12630_p3;
[2025-06-28 15:37:35,138]       |                                ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29789:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29789 | assign sext_ln840_60_fu_9537_p1 = $signed(add_ln840_70_fu_9531_p2);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29791:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29791 | assign sext_ln840_61_fu_9547_p1 = $signed(add_ln840_71_fu_9541_p2);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29793:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29793 | assign sext_ln840_62_fu_9557_p1 = $signed(add_ln840_72_fu_9551_p2);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29795:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11377_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29795 | assign sext_ln840_63_fu_9019_p1 = grp_fu_11377_p3;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29797:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11386_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29797 | assign sext_ln840_64_fu_9022_p1 = grp_fu_11386_p3;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29799:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29799 | assign sext_ln840_65_fu_9567_p1 = $signed(add_ln840_76_reg_16950);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29801:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_77_reg_16955' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29801 | assign sext_ln840_66_fu_9570_p1 = add_ln840_77_reg_16955;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29803:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12441_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29803 | assign sext_ln840_67_fu_9573_p1 = grp_fu_12441_p3;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29805:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29805 | assign sext_ln840_68_fu_9582_p1 = $signed(add_ln840_80_fu_9576_p2);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29807:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29807 | assign sext_ln840_69_fu_9592_p1 = $signed(add_ln840_81_fu_9586_p2);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29809:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29809 | assign sext_ln840_6_fu_9245_p1 = $signed(add_ln840_6_fu_9239_p2);
[2025-06-28 15:37:35,138]       |                                ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29811:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11411_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29811 | assign sext_ln840_70_fu_9031_p1 = grp_fu_11411_p3;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29813:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11420_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29813 | assign sext_ln840_71_fu_9034_p1 = grp_fu_11420_p3;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29815:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29815 | assign sext_ln840_72_fu_9596_p1 = $signed(add_ln840_84_reg_16965);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29817:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_85_reg_16970' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29817 | assign sext_ln840_73_fu_9599_p1 = add_ln840_85_reg_16970;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29819:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12450_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29819 | assign sext_ln840_74_fu_9602_p1 = grp_fu_12450_p3;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29821:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29821 | assign sext_ln840_75_fu_9611_p1 = $signed(add_ln840_88_fu_9605_p2);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29823:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29823 | assign sext_ln840_76_fu_9621_p1 = $signed(add_ln840_89_fu_9615_p2);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29825:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29825 | assign sext_ln840_77_fu_9631_p1 = $signed(add_ln840_90_fu_9625_p2);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29827:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11445_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29827 | assign sext_ln840_78_fu_9043_p1 = grp_fu_11445_p3;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29829:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11454_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29829 | assign sext_ln840_79_fu_9046_p1 = grp_fu_11454_p3;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29831:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29831 | assign sext_ln840_7_fu_9255_p1 = $signed(add_ln840_7_fu_9249_p2);
[2025-06-28 15:37:35,138]       |                                ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29833:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29833 | assign sext_ln840_80_fu_9635_p1 = $signed(add_ln840_93_reg_16980);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29835:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_94_reg_16985' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29835 | assign sext_ln840_81_fu_9638_p1 = add_ln840_94_reg_16985;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29837:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12459_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29837 | assign sext_ln840_82_fu_9641_p1 = grp_fu_12459_p3;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29839:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29839 | assign sext_ln840_83_fu_9650_p1 = $signed(add_ln840_97_fu_9644_p2);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29841:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29841 | assign sext_ln840_84_fu_9660_p1 = $signed(add_ln840_98_fu_9654_p2);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29843:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_99_reg_16995' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29843 | assign sext_ln840_85_fu_9664_p1 = add_ln840_99_reg_16995;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29845:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12468_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29845 | assign sext_ln840_86_fu_9667_p1 = grp_fu_12468_p3;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29847:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29847 | assign sext_ln840_87_fu_9676_p1 = $signed(add_ln840_102_fu_9670_p2);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29849:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_103_reg_17005' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29849 | assign sext_ln840_88_fu_9680_p1 = add_ln840_103_reg_17005;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29851:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12477_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29851 | assign sext_ln840_89_fu_9683_p1 = grp_fu_12477_p3;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29853:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11833_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29853 | assign sext_ln840_8_fu_8971_p1 = grp_fu_11833_p3;
[2025-06-28 15:37:35,138]       |                                ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29855:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29855 | assign sext_ln840_90_fu_9692_p1 = $signed(add_ln840_106_fu_9686_p2);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29857:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29857 | assign sext_ln840_91_fu_9702_p1 = $signed(add_ln840_107_fu_9696_p2);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29859:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29859 | assign sext_ln840_92_fu_9712_p1 = $signed(add_ln840_108_fu_9706_p2);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29861:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29861 | assign sext_ln840_93_fu_9722_p1 = $signed(add_ln840_109_fu_9716_p2);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29863:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11511_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29863 | assign sext_ln840_94_fu_9055_p1 = grp_fu_11511_p3;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29865:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11520_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29865 | assign sext_ln840_95_fu_9058_p1 = grp_fu_11520_p3;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29867:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29867 | assign sext_ln840_96_fu_9726_p1 = $signed(add_ln840_112_reg_17015);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29869:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_113_reg_17020' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29869 | assign sext_ln840_97_fu_9729_p1 = add_ln840_113_reg_17020;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29871:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_12486_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29871 | assign sext_ln840_98_fu_9732_p1 = grp_fu_12486_p3;
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29873:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29873 | assign sext_ln840_99_fu_9741_p1 = $signed(add_ln840_116_fu_9735_p2);
[2025-06-28 15:37:35,138]       |                                 ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29875:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_11842_p3' generates 9 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29875 | assign sext_ln840_9_fu_8974_p1 = grp_fu_11842_p3;
[2025-06-28 15:37:35,138]       |                                ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29933:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_6_q0' generates 10 bits.
[2025-06-28 15:37:35,138]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,138] 29933 | assign zext_ln1039_1_fu_11004_p1 = p_ZL7threshs_1_6_q0;
[2025-06-28 15:37:35,138]       |                                  ^
[2025-06-28 15:37:35,138] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29935:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_7_q0' generates 10 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29935 | assign zext_ln1039_2_fu_11024_p1 = p_ZL7threshs_1_7_q0;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29937:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_8_q0' generates 10 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29937 | assign zext_ln1039_3_fu_11044_p1 = p_ZL7threshs_1_8_q0;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29939:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_9_q0' generates 10 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29939 | assign zext_ln1039_4_fu_11064_p1 = p_ZL7threshs_1_9_q0;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29941:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_10_q0' generates 10 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29941 | assign zext_ln1039_5_fu_11084_p1 = p_ZL7threshs_1_10_q0;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29943:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_11_q0' generates 11 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29943 | assign zext_ln1039_6_fu_11104_p1 = p_ZL7threshs_1_11_q0;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29945:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_12_q0' generates 11 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29945 | assign zext_ln1039_7_fu_11124_p1 = p_ZL7threshs_1_12_q0;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29947:34: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_13_q0' generates 11 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29947 | assign zext_ln1039_8_fu_11144_p1 = p_ZL7threshs_1_13_q0;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29949:32: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_5_q0' generates 10 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29949 | assign zext_ln1039_fu_10984_p1 = p_ZL7threshs_1_5_q0;
[2025-06-28 15:37:35,139]       |                                ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29951:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_10790_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29951 | assign zext_ln218_10_fu_10796_p1 = xor_ln1039_11_fu_10790_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29953:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_10810_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29953 | assign zext_ln218_11_fu_10816_p1 = xor_ln1039_12_fu_10810_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29955:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_15_fu_11316_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29955 | assign zext_ln218_12_fu_11321_p1 = xor_ln1039_15_fu_11316_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29957:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_16_fu_11325_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29957 | assign zext_ln218_13_fu_11330_p1 = xor_ln1039_16_fu_11325_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29959:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_17_fu_10954_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29959 | assign zext_ln218_14_fu_10960_p1 = xor_ln1039_17_fu_10954_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29961:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_18_fu_10974_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29961 | assign zext_ln218_15_fu_10980_p1 = xor_ln1039_18_fu_10974_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29963:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_19_fu_10994_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29963 | assign zext_ln218_16_fu_11000_p1 = xor_ln1039_19_fu_10994_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29965:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_20_fu_11014_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29965 | assign zext_ln218_17_fu_11020_p1 = xor_ln1039_20_fu_11014_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29967:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_21_fu_11034_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29967 | assign zext_ln218_18_fu_11040_p1 = xor_ln1039_21_fu_11034_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29969:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_22_fu_11054_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29969 | assign zext_ln218_19_fu_11060_p1 = xor_ln1039_22_fu_11054_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29971:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_11260_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29971 | assign zext_ln218_1_fu_11265_p1 = xor_ln1039_2_fu_11260_p2;
[2025-06-28 15:37:35,139]       |                                 ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29973:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_23_fu_11074_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29973 | assign zext_ln218_20_fu_11080_p1 = xor_ln1039_23_fu_11074_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29975:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_24_fu_11094_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29975 | assign zext_ln218_21_fu_11100_p1 = xor_ln1039_24_fu_11094_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29977:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_25_fu_11114_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29977 | assign zext_ln218_22_fu_11120_p1 = xor_ln1039_25_fu_11114_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29979:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_26_fu_11134_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29979 | assign zext_ln218_23_fu_11140_p1 = xor_ln1039_26_fu_11134_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29981:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_10630_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29981 | assign zext_ln218_2_fu_10636_p1 = xor_ln1039_3_fu_10630_p2;
[2025-06-28 15:37:35,139]       |                                 ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29983:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_10650_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29983 | assign zext_ln218_3_fu_10656_p1 = xor_ln1039_4_fu_10650_p2;
[2025-06-28 15:37:35,139]       |                                 ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29985:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_10670_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29985 | assign zext_ln218_4_fu_10676_p1 = xor_ln1039_5_fu_10670_p2;
[2025-06-28 15:37:35,139]       |                                 ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29987:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_10690_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29987 | assign zext_ln218_5_fu_10696_p1 = xor_ln1039_6_fu_10690_p2;
[2025-06-28 15:37:35,139]       |                                 ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29989:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_10710_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29989 | assign zext_ln218_6_fu_10716_p1 = xor_ln1039_7_fu_10710_p2;
[2025-06-28 15:37:35,139]       |                                 ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29991:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_10730_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29991 | assign zext_ln218_7_fu_10736_p1 = xor_ln1039_8_fu_10730_p2;
[2025-06-28 15:37:35,139]       |                                 ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29993:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_10750_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29993 | assign zext_ln218_8_fu_10756_p1 = xor_ln1039_9_fu_10750_p2;
[2025-06-28 15:37:35,139]       |                                 ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29995:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_10770_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29995 | assign zext_ln218_9_fu_10776_p1 = xor_ln1039_10_fu_10770_p2;
[2025-06-28 15:37:35,139]       |                                 ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29997:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_11251_p2' generates 1 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29997 | assign zext_ln218_fu_11256_p1 = xor_ln1039_1_fu_11251_p2;
[2025-06-28 15:37:35,139]       |                               ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:29999:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_311_fu_11334_p2' generates 2 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 29999 | assign zext_ln840_10_fu_11340_p1 = add_ln840_311_fu_11334_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30001:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_313_fu_11164_p2' generates 2 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 30001 | assign zext_ln840_11_fu_11170_p1 = add_ln840_313_fu_11164_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30003:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_314_fu_11174_p2' generates 2 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 30003 | assign zext_ln840_12_fu_11180_p1 = add_ln840_314_fu_11174_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30005:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_315_reg_17535' generates 3 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 30005 | assign zext_ln840_13_fu_11350_p1 = add_ln840_315_reg_17535;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30007:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_318_fu_11196_p2' generates 2 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 30007 | assign zext_ln840_14_fu_11202_p1 = add_ln840_318_fu_11196_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30009:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_319_fu_11206_p2' generates 2 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 30009 | assign zext_ln840_15_fu_11212_p1 = add_ln840_319_fu_11206_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30011:34: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_320_fu_11216_p2' generates 2 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 30011 | assign zext_ln840_16_fu_11222_p1 = add_ln840_320_fu_11216_p2;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30013:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_322_reg_17540' generates 3 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 30013 | assign zext_ln840_17_fu_11359_p1 = add_ln840_322_reg_17540;
[2025-06-28 15:37:35,139]       |                                  ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30015:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_298_fu_11269_p2' generates 2 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 30015 | assign zext_ln840_1_fu_11275_p1 = add_ln840_298_fu_11269_p2;
[2025-06-28 15:37:35,139]       |                                 ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30017:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_300_fu_10840_p2' generates 2 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 30017 | assign zext_ln840_2_fu_10846_p1 = add_ln840_300_fu_10840_p2;
[2025-06-28 15:37:35,139]       |                                 ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30019:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_301_fu_10850_p2' generates 2 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 30019 | assign zext_ln840_3_fu_10856_p1 = add_ln840_301_fu_10850_p2;
[2025-06-28 15:37:35,139]       |                                 ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30021:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_302_reg_17510' generates 3 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 30021 | assign zext_ln840_4_fu_11285_p1 = add_ln840_302_reg_17510;
[2025-06-28 15:37:35,139]       |                                 ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30023:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_305_fu_10872_p2' generates 2 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 30023 | assign zext_ln840_5_fu_10878_p1 = add_ln840_305_fu_10872_p2;
[2025-06-28 15:37:35,139]       |                                 ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30025:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_306_fu_10882_p2' generates 2 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,139] 30025 | assign zext_ln840_6_fu_10888_p1 = add_ln840_306_fu_10882_p2;
[2025-06-28 15:37:35,139]       |                                 ^
[2025-06-28 15:37:35,139] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30027:33: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_307_fu_10892_p2' generates 2 bits.
[2025-06-28 15:37:35,139]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,140] 30027 | assign zext_ln840_7_fu_10898_p1 = add_ln840_307_fu_10892_p2;
[2025-06-28 15:37:35,140]       |                                 ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30029:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_309_reg_17515' generates 3 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,140] 30029 | assign zext_ln840_8_fu_11294_p1 = add_ln840_309_reg_17515;
[2025-06-28 15:37:35,140]       |                                 ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30031:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_27_fu_11154_p2' generates 1 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,140] 30031 | assign zext_ln840_9_fu_11160_p1 = xor_ln1039_27_fu_11154_p2;
[2025-06-28 15:37:35,140]       |                                 ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:30033:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_10830_p2' generates 1 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_86
[2025-06-28 15:37:35,140] 30033 | assign zext_ln840_fu_10836_p1 = xor_ln1039_13_fu_10830_p2;
[2025-06-28 15:37:35,140]       |                               ^
[2025-06-28 15:37:35,140] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:13023:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,140]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 13023 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-28 15:37:35,140]       |  ^
[2025-06-28 15:37:35,140] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:13024:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,140]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 13024 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-28 15:37:35,140]       |  ^
[2025-06-28 15:37:35,140] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:13025:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,140]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 13025 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-06-28 15:37:35,140]       |  ^
[2025-06-28 15:37:35,140] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:13026:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,140]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 13026 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-06-28 15:37:35,140]       |  ^
[2025-06-28 15:37:35,140] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:13027:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,140]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 13027 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-06-28 15:37:35,140]       |  ^
[2025-06-28 15:37:35,140] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:13028:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,140]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 13028 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-06-28 15:37:35,140]       |  ^
[2025-06-28 15:37:35,140] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:13029:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,140]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 13029 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:37:35,140]       |  ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14007:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14007 |             ap_NS_iter0_fsm = 'bx;
[2025-06-28 15:37:35,140]       |                             ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14031:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14031 |             ap_NS_iter1_fsm = 'bx;
[2025-06-28 15:37:35,140]       |                             ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14055:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14055 |             ap_NS_iter2_fsm = 'bx;
[2025-06-28 15:37:35,140]       |                             ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14079:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14079 |             ap_NS_iter3_fsm = 'bx;
[2025-06-28 15:37:35,140]       |                             ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14103:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14103 |             ap_NS_iter4_fsm = 'bx;
[2025-06-28 15:37:35,140]       |                             ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14127:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14127 |             ap_NS_iter5_fsm = 'bx;
[2025-06-28 15:37:35,140]       |                             ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14216:48: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14216 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_405 = 'bx;
[2025-06-28 15:37:35,140]       |                                                ^~~
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14270:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_1548_pp0_iter3_reg' generates 32 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14270 | assign idxprom2_i_fu_961_p1 = nf_2_reg_1548_pp0_iter3_reg;
[2025-06-28 15:37:35,140]       |                             ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14278:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_1372_p2' generates 4 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14278 | assign out_V_TDATA = result_V_2_fu_1372_p2;
[2025-06-28 15:37:35,140]       |                    ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14280:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14280 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:37:35,140]       |                                ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14282:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14282 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:37:35,140]       |                                 ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14284:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14284 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:37:35,140]       |                                 ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14286:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14286 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:37:35,140]       |                                 ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14288:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14288 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:37:35,140]       |                                 ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14290:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14290 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:37:35,140]       |                                ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14292:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14292 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:37:35,140]       |                                ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14294:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14294 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:37:35,140]       |                                ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14296:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14296 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:37:35,140]       |                                ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14298:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14298 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:37:35,140]       |                                ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14300:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14300 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:37:35,140]       |                                ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14302:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14302 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:37:35,140]       |                                ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14304:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14304 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:37:35,140]       |                                ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14306:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_961_p1' generates 64 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14306 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_961_p1;
[2025-06-28 15:37:35,140]       |                                ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14320:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14320 | assign sext_ln1039_1_fu_1080_p1 = $signed(p_ZL7threshs_4_q0);
[2025-06-28 15:37:35,140]       |                                 ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14322:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14322 | assign sext_ln1039_2_fu_1100_p1 = $signed(p_ZL7threshs_5_q0);
[2025-06-28 15:37:35,140]       |                                 ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14324:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14324 | assign sext_ln1039_3_fu_1120_p1 = $signed(p_ZL7threshs_6_q0);
[2025-06-28 15:37:35,140]       |                                 ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14326:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14326 | assign sext_ln1039_4_fu_1140_p1 = $signed(p_ZL7threshs_7_q0);
[2025-06-28 15:37:35,140]       |                                 ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14328:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14328 | assign sext_ln1039_5_fu_1160_p1 = $signed(p_ZL7threshs_8_q0);
[2025-06-28 15:37:35,140]       |                                 ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14330:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14330 | assign sext_ln1039_6_fu_1180_p1 = $signed(p_ZL7threshs_9_q0);
[2025-06-28 15:37:35,140]       |                                 ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14332:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14332 | assign sext_ln1039_7_fu_1200_p1 = $signed(p_ZL7threshs_10_q0);
[2025-06-28 15:37:35,140]       |                                 ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14334:31: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14334 | assign sext_ln1039_fu_1060_p1 = $signed(p_ZL7threshs_3_q0);
[2025-06-28 15:37:35,140]       |                               ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14336:31: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1430_p3' generates 9 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14336 | assign sext_ln840_2_fu_978_p1 = grp_fu_1430_p3;
[2025-06-28 15:37:35,140]       |                               ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14338:31: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1412_p3' generates 9 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14338 | assign sext_ln840_3_fu_986_p1 = grp_fu_1412_p3;
[2025-06-28 15:37:35,140]       |                               ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14340:31: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1439_p3' generates 9 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14340 | assign sext_ln840_4_fu_989_p1 = grp_fu_1439_p3;
[2025-06-28 15:37:35,140]       |                               ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14342:31: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14342 | assign sext_ln840_5_fu_998_p1 = $signed(add_ln840_8_fu_992_p2);
[2025-06-28 15:37:35,140]       |                               ^
[2025-06-28 15:37:35,140] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14378:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_1226_p2' generates 1 bits.
[2025-06-28 15:37:35,140]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,140] 14378 | assign zext_ln218_10_fu_1232_p1 = xor_ln1039_11_fu_1226_p2;
[2025-06-28 15:37:35,140]       |                                 ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14380:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_1242_p2' generates 1 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14380 | assign zext_ln218_11_fu_1248_p1 = xor_ln1039_12_fu_1242_p2;
[2025-06-28 15:37:35,141]       |                                 ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14382:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_1050_p2' generates 1 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14382 | assign zext_ln218_1_fu_1056_p1 = xor_ln1039_2_fu_1050_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14384:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_1070_p2' generates 1 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14384 | assign zext_ln218_2_fu_1076_p1 = xor_ln1039_3_fu_1070_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14386:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_1090_p2' generates 1 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14386 | assign zext_ln218_3_fu_1096_p1 = xor_ln1039_4_fu_1090_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14388:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_1110_p2' generates 1 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14388 | assign zext_ln218_4_fu_1116_p1 = xor_ln1039_5_fu_1110_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14390:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_1130_p2' generates 1 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14390 | assign zext_ln218_5_fu_1136_p1 = xor_ln1039_6_fu_1130_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14392:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_1150_p2' generates 1 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14392 | assign zext_ln218_6_fu_1156_p1 = xor_ln1039_7_fu_1150_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14394:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_1170_p2' generates 1 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14394 | assign zext_ln218_7_fu_1176_p1 = xor_ln1039_8_fu_1170_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14396:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_1190_p2' generates 1 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14396 | assign zext_ln218_8_fu_1196_p1 = xor_ln1039_9_fu_1190_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14398:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_1210_p2' generates 1 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14398 | assign zext_ln218_9_fu_1216_p1 = xor_ln1039_10_fu_1210_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14400:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_1034_p2' generates 1 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14400 | assign zext_ln218_fu_1040_p1 = xor_ln1039_1_fu_1034_p2;
[2025-06-28 15:37:35,141]       |                              ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14402:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_10_fu_1268_p2' generates 2 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14402 | assign zext_ln840_1_fu_1274_p1 = add_ln840_10_fu_1268_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14404:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_12_fu_1284_p2' generates 2 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14404 | assign zext_ln840_2_fu_1290_p1 = add_ln840_12_fu_1284_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14406:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_13_fu_1294_p2' generates 2 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14406 | assign zext_ln840_3_fu_1300_p1 = add_ln840_13_fu_1294_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14408:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_14_fu_1304_p2' generates 3 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14408 | assign zext_ln840_4_fu_1310_p1 = add_ln840_14_fu_1304_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14410:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_17_fu_1326_p2' generates 2 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14410 | assign zext_ln840_5_fu_1332_p1 = add_ln840_17_fu_1326_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14412:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_fu_1336_p2' generates 2 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14412 | assign zext_ln840_6_fu_1342_p1 = add_ln840_18_fu_1336_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14414:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_fu_1346_p2' generates 2 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14414 | assign zext_ln840_7_fu_1352_p1 = add_ln840_19_fu_1346_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14416:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_21_fu_1362_p2' generates 3 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14416 | assign zext_ln840_8_fu_1368_p1 = add_ln840_21_fu_1362_p2;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14418:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_1258_p2' generates 1 bits.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141] 14418 | assign zext_ln840_fu_1264_p1 = xor_ln1039_13_fu_1258_p2;
[2025-06-28 15:37:35,141]       |                              ^
[2025-06-28 15:37:35,141] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:7729:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  7729 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-06-28 15:37:35,141]       |  ^
[2025-06-28 15:37:35,141] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:7730:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  7730 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-06-28 15:37:35,141]       |  ^
[2025-06-28 15:37:35,141] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:7731:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  7731 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-06-28 15:37:35,141]       |  ^
[2025-06-28 15:37:35,141] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:7732:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  7732 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-06-28 15:37:35,141]       |  ^
[2025-06-28 15:37:35,141] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:7733:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  7733 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-06-28 15:37:35,141]       |  ^
[2025-06-28 15:37:35,141] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:7734:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  7734 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-06-28 15:37:35,141]       |  ^
[2025-06-28 15:37:35,141] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:7735:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,141]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  7735 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:37:35,141]       |  ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9598:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9598 |             ap_NS_iter0_fsm = 'bx;
[2025-06-28 15:37:35,141]       |                             ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9622:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9622 |             ap_NS_iter1_fsm = 'bx;
[2025-06-28 15:37:35,141]       |                             ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9646:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9646 |             ap_NS_iter2_fsm = 'bx;
[2025-06-28 15:37:35,141]       |                             ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9670:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9670 |             ap_NS_iter3_fsm = 'bx;
[2025-06-28 15:37:35,141]       |                             ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9694:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9694 |             ap_NS_iter4_fsm = 'bx;
[2025-06-28 15:37:35,141]       |                             ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9718:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9718 |             ap_NS_iter5_fsm = 'bx;
[2025-06-28 15:37:35,141]       |                             ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9839:48: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9839 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_543 = 'bx;
[2025-06-28 15:37:35,141]       |                                                ^~~
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9891:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_3239_pp0_iter3_reg' generates 32 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9891 | assign idxprom2_i_fu_2257_p1 = nf_2_reg_3239_pp0_iter3_reg;
[2025-06-28 15:37:35,141]       |                              ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9899:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2887_p2' generates 4 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9899 | assign out_V_TDATA = result_V_2_fu_2887_p2;
[2025-06-28 15:37:35,141]       |                    ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9901:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9901 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9903:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9903 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:37:35,141]       |                                 ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9905:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9905 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:37:35,141]       |                                 ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9907:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9907 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:37:35,141]       |                                 ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9909:33: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9909 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:37:35,141]       |                                 ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9911:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9911 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9913:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9913 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9915:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9915 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9917:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9917 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9919:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:37:35,141]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,141]  9919 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:37:35,141]       |                                ^
[2025-06-28 15:37:35,141] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9921:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9921 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:37:35,142]       |                                ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9923:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9923 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:37:35,142]       |                                ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9925:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9925 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:37:35,142]       |                                ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9927:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_2257_p1' generates 64 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9927 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_2257_p1;
[2025-06-28 15:37:35,142]       |                                ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9975:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9975 | assign sext_ln1039_10_fu_2703_p1 = $signed(p_ZL7threshs_10_q0);
[2025-06-28 15:37:35,142]       |                                  ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9977:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9977 | assign sext_ln1039_11_fu_2723_p1 = $signed(p_ZL7threshs_11_q0);
[2025-06-28 15:37:35,142]       |                                  ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9979:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9979 | assign sext_ln1039_12_fu_2743_p1 = $signed(p_ZL7threshs_12_q0);
[2025-06-28 15:37:35,142]       |                                  ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9981:34: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9981 | assign sext_ln1039_13_fu_2763_p1 = $signed(p_ZL7threshs_13_q0);
[2025-06-28 15:37:35,142]       |                                  ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9983:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9983 | assign sext_ln1039_1_fu_2523_p1 = $signed(p_ZL7threshs_1_q0);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9985:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9985 | assign sext_ln1039_2_fu_2543_p1 = $signed(p_ZL7threshs_2_q0);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9987:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9987 | assign sext_ln1039_3_fu_2563_p1 = $signed(p_ZL7threshs_3_q0);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9989:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9989 | assign sext_ln1039_4_fu_2583_p1 = $signed(p_ZL7threshs_4_q0);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9991:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9991 | assign sext_ln1039_5_fu_2603_p1 = $signed(p_ZL7threshs_5_q0);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9993:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9993 | assign sext_ln1039_6_fu_2623_p1 = $signed(p_ZL7threshs_6_q0);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9995:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9995 | assign sext_ln1039_7_fu_2643_p1 = $signed(p_ZL7threshs_7_q0);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9997:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9997 | assign sext_ln1039_8_fu_2663_p1 = $signed(p_ZL7threshs_8_q0);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:9999:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,142]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142]  9999 | assign sext_ln1039_9_fu_2683_p1 = $signed(p_ZL7threshs_9_q0);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10001:31: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10001 | assign sext_ln1039_fu_2499_p1 = $signed(p_ZL7threshs_0_q0);
[2025-06-28 15:37:35,142]       |                               ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10003:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_18_reg_4127' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10003 | assign sext_ln840_10_fu_2343_p1 = add_ln840_18_reg_4127;
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10005:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_19_reg_4132' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10005 | assign sext_ln840_11_fu_2346_p1 = add_ln840_19_reg_4132;
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10007:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10007 | assign sext_ln840_12_fu_2361_p1 = $signed(add_ln840_21_fu_2355_p2);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10009:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10009 | assign sext_ln840_13_fu_2371_p1 = $signed(add_ln840_22_fu_2365_p2);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10011:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3055_p3' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10011 | assign sext_ln840_14_fu_2381_p1 = grp_fu_3055_p3;
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10013:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3064_p3' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10013 | assign sext_ln840_15_fu_2384_p1 = grp_fu_3064_p3;
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10015:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10015 | assign sext_ln840_16_fu_2393_p1 = $signed(add_ln840_28_fu_2387_p2);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10017:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3073_p3' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10017 | assign sext_ln840_17_fu_2397_p1 = grp_fu_3073_p3;
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10019:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_31_reg_4152' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10019 | assign sext_ln840_18_fu_2400_p1 = add_ln840_31_reg_4152;
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10021:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_32_reg_4157' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10021 | assign sext_ln840_19_fu_2403_p1 = add_ln840_32_reg_4157;
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10023:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_reg_4092' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10023 | assign sext_ln840_1_fu_2284_p1 = add_ln840_reg_4092;
[2025-06-28 15:37:35,142]       |                                ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10025:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10025 | assign sext_ln840_20_fu_2418_p1 = $signed(add_ln840_34_fu_2412_p2);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10027:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10027 | assign sext_ln840_21_fu_2428_p1 = $signed(add_ln840_35_fu_2422_p2);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10029:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3082_p3' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10029 | assign sext_ln840_22_fu_2432_p1 = grp_fu_3082_p3;
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10031:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3091_p3' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10031 | assign sext_ln840_23_fu_2435_p1 = grp_fu_3091_p3;
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10033:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10033 | assign sext_ln840_24_fu_2444_p1 = $signed(add_ln840_40_fu_2438_p2);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10035:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3100_p3' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10035 | assign sext_ln840_25_fu_2448_p1 = grp_fu_3100_p3;
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10037:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_43_reg_4177' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10037 | assign sext_ln840_26_fu_2451_p1 = add_ln840_43_reg_4177;
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10039:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_44_reg_4182' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10039 | assign sext_ln840_27_fu_2454_p1 = add_ln840_44_reg_4182;
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10041:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10041 | assign sext_ln840_28_fu_2469_p1 = $signed(add_ln840_46_fu_2463_p2);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10043:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10043 | assign sext_ln840_29_fu_2479_p1 = $signed(add_ln840_47_fu_2473_p2);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10045:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3154_p3' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10045 | assign sext_ln840_2_fu_2293_p1 = grp_fu_3154_p3;
[2025-06-28 15:37:35,142]       |                                ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10047:33: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10047 | assign sext_ln840_30_fu_2489_p1 = $signed(add_ln840_48_fu_2483_p2);
[2025-06-28 15:37:35,142]       |                                 ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10049:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3145_p3' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10049 | assign sext_ln840_3_fu_2302_p1 = grp_fu_3145_p3;
[2025-06-28 15:37:35,142]       |                                ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10051:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3127_p3' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10051 | assign sext_ln840_4_fu_2305_p1 = grp_fu_3127_p3;
[2025-06-28 15:37:35,142]       |                                ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10053:32: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10053 | assign sext_ln840_5_fu_2314_p1 = $signed(add_ln840_9_fu_2308_p2);
[2025-06-28 15:37:35,142]       |                                ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10055:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3136_p3' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10055 | assign sext_ln840_6_fu_2324_p1 = grp_fu_3136_p3;
[2025-06-28 15:37:35,142]       |                                ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10057:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3109_p3' generates 9 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10057 | assign sext_ln840_7_fu_2327_p1 = grp_fu_3109_p3;
[2025-06-28 15:37:35,142]       |                                ^
[2025-06-28 15:37:35,142] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10059:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,142]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,142] 10059 | assign sext_ln840_8_fu_2336_p1 = $signed(add_ln840_15_fu_2330_p2);
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10061:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_3118_p3' generates 9 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10061 | assign sext_ln840_9_fu_2340_p1 = grp_fu_3118_p3;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10097:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_11_fu_2733_p2' generates 1 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10097 | assign zext_ln218_10_fu_2739_p1 = xor_ln1039_11_fu_2733_p2;
[2025-06-28 15:37:35,143]       |                                 ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10099:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_12_fu_2753_p2' generates 1 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10099 | assign zext_ln218_11_fu_2759_p1 = xor_ln1039_12_fu_2753_p2;
[2025-06-28 15:37:35,143]       |                                 ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10101:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_2_fu_2553_p2' generates 1 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10101 | assign zext_ln218_1_fu_2559_p1 = xor_ln1039_2_fu_2553_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10103:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_3_fu_2573_p2' generates 1 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10103 | assign zext_ln218_2_fu_2579_p1 = xor_ln1039_3_fu_2573_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10105:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_4_fu_2593_p2' generates 1 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10105 | assign zext_ln218_3_fu_2599_p1 = xor_ln1039_4_fu_2593_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10107:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_5_fu_2613_p2' generates 1 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10107 | assign zext_ln218_4_fu_2619_p1 = xor_ln1039_5_fu_2613_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10109:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_6_fu_2633_p2' generates 1 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10109 | assign zext_ln218_5_fu_2639_p1 = xor_ln1039_6_fu_2633_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10111:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_7_fu_2653_p2' generates 1 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10111 | assign zext_ln218_6_fu_2659_p1 = xor_ln1039_7_fu_2653_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10113:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_8_fu_2673_p2' generates 1 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10113 | assign zext_ln218_7_fu_2679_p1 = xor_ln1039_8_fu_2673_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10115:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_9_fu_2693_p2' generates 1 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10115 | assign zext_ln218_8_fu_2699_p1 = xor_ln1039_9_fu_2693_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10117:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_10_fu_2713_p2' generates 1 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10117 | assign zext_ln218_9_fu_2719_p1 = xor_ln1039_10_fu_2713_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10119:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_2533_p2' generates 1 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10119 | assign zext_ln218_fu_2539_p1 = xor_ln1039_1_fu_2533_p2;
[2025-06-28 15:37:35,143]       |                              ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10121:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_50_fu_2783_p2' generates 2 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10121 | assign zext_ln840_1_fu_2789_p1 = add_ln840_50_fu_2783_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10123:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_52_fu_2799_p2' generates 2 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10123 | assign zext_ln840_2_fu_2805_p1 = add_ln840_52_fu_2799_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10125:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_53_fu_2809_p2' generates 2 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10125 | assign zext_ln840_3_fu_2815_p1 = add_ln840_53_fu_2809_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10127:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_54_fu_2819_p2' generates 3 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10127 | assign zext_ln840_4_fu_2825_p1 = add_ln840_54_fu_2819_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10129:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_57_fu_2841_p2' generates 2 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10129 | assign zext_ln840_5_fu_2847_p1 = add_ln840_57_fu_2841_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10131:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_58_fu_2851_p2' generates 2 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10131 | assign zext_ln840_6_fu_2857_p1 = add_ln840_58_fu_2851_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10133:32: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_59_fu_2861_p2' generates 2 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10133 | assign zext_ln840_7_fu_2867_p1 = add_ln840_59_fu_2861_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10135:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_61_fu_2877_p2' generates 3 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10135 | assign zext_ln840_8_fu_2883_p1 = add_ln840_61_fu_2877_p2;
[2025-06-28 15:37:35,143]       |                                ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10137:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_13_fu_2773_p2' generates 1 bits.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_58
[2025-06-28 15:37:35,143] 10137 | assign zext_ln840_fu_2779_p1 = xor_ln1039_13_fu_2773_p2;
[2025-06-28 15:37:35,143]       |                              ^
[2025-06-28 15:37:35,143] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6567:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:37:35,143]  6567 | #0 ap_CS_fsm = 1'd1;
[2025-06-28 15:37:35,143]       |  ^
[2025-06-28 15:37:35,143] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6568:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:37:35,143]  6568 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:37:35,143]       |  ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6766:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:37:35,143]  6766 |             ap_NS_fsm = 'bx;
[2025-06-28 15:37:35,143]       |                       ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6781:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:37:35,143]  6781 | assign buf_V_1_address0 = i_cast_fu_148_p1;
[2025-06-28 15:37:35,143]       |                         ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6785:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:37:35,143]  6785 | assign buf_V_2_address0 = i_cast_fu_148_p1;
[2025-06-28 15:37:35,143]       |                         ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6789:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:37:35,143]  6789 | assign buf_V_3_address0 = i_cast_fu_148_p1;
[2025-06-28 15:37:35,143]       |                         ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6793:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:37:35,143]  6793 | assign buf_V_4_address0 = i_cast_fu_148_p1;
[2025-06-28 15:37:35,143]       |                         ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6797:25: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:37:35,143]  6797 | assign buf_V_5_address0 = i_cast_fu_148_p1;
[2025-06-28 15:37:35,143]       |                         ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6801:23: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_148_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:37:35,143]  6801 | assign buf_V_address0 = i_cast_fu_148_p1;
[2025-06-28 15:37:35,143]       |                       ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6805:25: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_i_1' generates 4 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178
[2025-06-28 15:37:35,143]  6805 | assign i_cast_fu_148_p1 = ap_sig_allocacmp_i_1;
[2025-06-28 15:37:35,143]       |                         ^
[2025-06-28 15:37:35,143] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:5942:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,143]  5942 | #0 ap_CS_fsm = 1'd1;
[2025-06-28 15:37:35,143]       |  ^
[2025-06-28 15:37:35,143] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:5943:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,143]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,143]  5943 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:37:35,143]       |  ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6301:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,143]  6301 |             ap_NS_fsm = 'bx;
[2025-06-28 15:37:35,143]       |                       ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6316:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,143]  6316 | assign buf_V_10_address0 = i_cast_fu_308_p1;
[2025-06-28 15:37:35,143]       |                          ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6320:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,143]  6320 | assign buf_V_11_address0 = i_cast_fu_308_p1;
[2025-06-28 15:37:35,143]       |                          ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6324:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,143]  6324 | assign buf_V_12_address0 = i_cast_fu_308_p1;
[2025-06-28 15:37:35,143]       |                          ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6328:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,143]  6328 | assign buf_V_13_address0 = i_cast_fu_308_p1;
[2025-06-28 15:37:35,143]       |                          ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6332:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,143]  6332 | assign buf_V_14_address0 = i_cast_fu_308_p1;
[2025-06-28 15:37:35,143]       |                          ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6336:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,143]  6336 | assign buf_V_15_address0 = i_cast_fu_308_p1;
[2025-06-28 15:37:35,143]       |                          ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6340:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,143]  6340 | assign buf_V_1_address0 = i_cast_fu_308_p1;
[2025-06-28 15:37:35,143]       |                         ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6344:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,143]  6344 | assign buf_V_2_address0 = i_cast_fu_308_p1;
[2025-06-28 15:37:35,143]       |                         ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6348:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,143]  6348 | assign buf_V_3_address0 = i_cast_fu_308_p1;
[2025-06-28 15:37:35,143]       |                         ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6352:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,143]  6352 | assign buf_V_4_address0 = i_cast_fu_308_p1;
[2025-06-28 15:37:35,143]       |                         ^
[2025-06-28 15:37:35,143] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6356:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:37:35,143]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,143]  6356 | assign buf_V_5_address0 = i_cast_fu_308_p1;
[2025-06-28 15:37:35,144]       |                         ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6360:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,144]  6360 | assign buf_V_6_address0 = i_cast_fu_308_p1;
[2025-06-28 15:37:35,144]       |                         ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6364:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,144]  6364 | assign buf_V_7_address0 = i_cast_fu_308_p1;
[2025-06-28 15:37:35,144]       |                         ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6368:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,144]  6368 | assign buf_V_8_address0 = i_cast_fu_308_p1;
[2025-06-28 15:37:35,144]       |                         ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6372:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,144]  6372 | assign buf_V_9_address0 = i_cast_fu_308_p1;
[2025-06-28 15:37:35,144]       |                         ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6376:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'i_cast_fu_308_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,144]  6376 | assign buf_V_address0 = i_cast_fu_308_p1;
[2025-06-28 15:37:35,144]       |                       ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:6380:25: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_i_1' generates 3 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338
[2025-06-28 15:37:35,144]  6380 | assign i_cast_fu_308_p1 = ap_sig_allocacmp_i_1;
[2025-06-28 15:37:35,144]       |                         ^
[2025-06-28 15:37:35,144] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2155:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2155 | #0 ap_CS_fsm = 1'd1;
[2025-06-28 15:37:35,144]       |  ^
[2025-06-28 15:37:35,144] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2156:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2156 | #0 ap_done_reg = 1'b0;
[2025-06-28 15:37:35,144]       |  ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2818:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2818 |             ap_NS_fsm = 'bx;
[2025-06-28 15:37:35,144]       |                       ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2835:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2835 | assign buf_V_10_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:37:35,144]       |                          ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2839:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2839 | assign buf_V_11_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:37:35,144]       |                          ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2843:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2843 | assign buf_V_12_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:37:35,144]       |                          ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2847:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2847 | assign buf_V_13_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:37:35,144]       |                          ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2851:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2851 | assign buf_V_14_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:37:35,144]       |                          ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2855:26: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2855 | assign buf_V_15_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:37:35,144]       |                          ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2859:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2859 | assign buf_V_1_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:37:35,144]       |                         ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2863:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2863 | assign buf_V_2_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:37:35,144]       |                         ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2867:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2867 | assign buf_V_3_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:37:35,144]       |                         ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2871:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2871 | assign buf_V_4_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:37:35,144]       |                         ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2875:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2875 | assign buf_V_5_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:37:35,144]       |                         ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2879:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2879 | assign buf_V_6_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:37:35,144]       |                         ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2883:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2883 | assign buf_V_7_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:37:35,144]       |                         ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2887:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2887 | assign buf_V_8_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:37:35,144]       |                         ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2891:25: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2891 | assign buf_V_9_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:37:35,144]       |                         ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:2895:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_cast_fu_554_p1' generates 64 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  2895 | assign buf_V_address0 = zext_ln156_cast_fu_554_p1;
[2025-06-28 15:37:35,144]       |                       ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3001:34: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156' generates 3 bits.
[2025-06-28 15:37:35,144]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28.grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396
[2025-06-28 15:37:35,144]  3001 | assign zext_ln156_cast_fu_554_p1 = zext_ln156;
[2025-06-28 15:37:35,144]       |                                  ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14859:54: Operator EQ expects 32 or 6 bits on the LHS, but LHS's VARREF 'addr_' generates 5 bits.
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:37:35,144] 14859 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-06-28 15:37:35,144]       |                                                      ^~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14916:10: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 6 bits.
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:37:35,144] 14916 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-06-28 15:37:35,144]       |          ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14924:25: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:37:35,144] 14924 |         srlo_       <=  'bx;
[2025-06-28 15:37:35,144]       |                         ^~~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14927:21: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:37:35,144] 14927 |         addr_       <=  'bx;
[2025-06-28 15:37:35,144]       |                     ^~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14940:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:37:35,144] 14940 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,144]       |                   ^~~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14950:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:37:35,144] 14950 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,144]       |                   ^~~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14964:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:37:35,144] 14964 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,144]       |                   ^~~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14971:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:37:35,144] 14971 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,144]       |                   ^~~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14984:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:37:35,144] 14984 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,144]       |                   ^~~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15002:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:37:35,144] 15002 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,144]       |                   ^~~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15016:19: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:37:35,144] 15016 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,144]       |                   ^~~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15033:20: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:37:35,144] 15033 |    srlo_       <=  'bx;
[2025-06-28 15:37:35,144]       |                    ^~~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15036:16: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-06-28 15:37:35,144] 15036 |    addr_       <=  'bx;
[2025-06-28 15:37:35,144]       |                ^~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14859:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-06-28 15:37:35,144] 14859 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-06-28 15:37:35,144]       |                                                      ^~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14916:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-06-28 15:37:35,144] 14916 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-06-28 15:37:35,144]       |          ^
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14927:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-06-28 15:37:35,144] 14927 |         addr_       <=  'bx;
[2025-06-28 15:37:35,144]       |                     ^~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15036:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-06-28 15:37:35,144] 15036 |    addr_       <=  'bx;
[2025-06-28 15:37:35,144]       |                ^~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14924:25: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:37:35,144] 14924 |         srlo_       <=  'bx;
[2025-06-28 15:37:35,144]       |                         ^~~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14940:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:37:35,144] 14940 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,144]       |                   ^~~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14950:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,144]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:37:35,144] 14950 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,144]       |                   ^~~
[2025-06-28 15:37:35,144] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14964:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:37:35,145] 14964 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14971:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:37:35,145] 14971 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14984:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:37:35,145] 14984 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15002:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:37:35,145] 15002 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15016:19: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:37:35,145] 15016 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15033:20: Unsized constant being X/Z extended to 600 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-06-28 15:37:35,145] 15033 |    srlo_       <=  'bx;
[2025-06-28 15:37:35,145]       |                    ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14924:21: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:37:35,145] 14924 |         srlo_       <=  'bx;
[2025-06-28 15:37:35,145]       |                     ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14940:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:37:35,145] 14940 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14950:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:37:35,145] 14950 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14964:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:37:35,145] 14964 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14971:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:37:35,145] 14971 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14984:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:37:35,145] 14984 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15002:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:37:35,145] 15002 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15016:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:37:35,145] 15016 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15033:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-06-28 15:37:35,145] 15033 |    srlo_       <=  'bx;
[2025-06-28 15:37:35,145]       |                ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/pyverilator_vh/axis_infrastructure_v1_1_0.vh:120:13: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'done' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                                                   : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst
[2025-06-28 15:37:35,145]   120 |       while(!done)
[2025-06-28 15:37:35,145]       |             ^
[2025-06-28 15:37:35,145]                 /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:44403:4: ... note: In file included from finn_design_wrapper.v
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:44569:58: Logical operator COND expects 1 bit on the Conditional Test, but Conditional Test's VARREF 'C_IS_ACLK_ASYNC' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst
[2025-06-28 15:37:35,145] 44569 | wire                            m_aclk = C_IS_ACLK_ASYNC ? m_axis_aclk : s_axis_aclk;
[2025-06-28 15:37:35,145]       |                                                          ^
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:44868:45: Operator OR expects 32 bits on the LHS, but LHS's VARREF 'wr_data_count' generates 11 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst
[2025-06-28 15:37:35,145] 44868 |   assign axis_wr_data_count = wr_data_count | 32'h0;
[2025-06-28 15:37:35,145]       |                                             ^
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:44869:45: Operator OR expects 32 bits on the LHS, but LHS's VARREF 'rd_data_count' generates 11 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst
[2025-06-28 15:37:35,145] 44869 |   assign axis_rd_data_count = rd_data_count | 32'h0;
[2025-06-28 15:37:35,145]       |                                             ^
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14924:21: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:37:35,145] 14924 |         srlo_       <=  'bx;
[2025-06-28 15:37:35,145]       |                     ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14940:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:37:35,145] 14940 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14950:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:37:35,145] 14950 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14964:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:37:35,145] 14964 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14971:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:37:35,145] 14971 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14984:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:37:35,145] 14984 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15002:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:37:35,145] 15002 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15016:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:37:35,145] 15016 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15033:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-06-28 15:37:35,145] 15033 |    srlo_       <=  'bx;
[2025-06-28 15:37:35,145]       |                ^~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14924:25: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:37:35,145] 14924 |         srlo_       <=  'bx;
[2025-06-28 15:37:35,145]       |                         ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14940:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:37:35,145] 14940 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14950:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:37:35,145] 14950 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14964:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:37:35,145] 14964 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14971:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:37:35,145] 14971 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14984:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:37:35,145] 14984 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15002:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:37:35,145] 15002 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15016:19: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:37:35,145] 15016 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15033:20: Unsized constant being X/Z extended to 40 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2025-06-28 15:37:35,145] 15033 |    srlo_       <=  'bx;
[2025-06-28 15:37:35,145]       |                    ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14924:25: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:37:35,145] 14924 |         srlo_       <=  'bx;
[2025-06-28 15:37:35,145]       |                         ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14940:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:37:35,145] 14940 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14950:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:37:35,145] 14950 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14964:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:37:35,145] 14964 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14971:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:37:35,145] 14971 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14984:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:37:35,145] 14984 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15002:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:37:35,145] 15002 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15016:19: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:37:35,145] 15016 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,145]       |                   ^~~
[2025-06-28 15:37:35,145] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15033:20: Unsized constant being X/Z extended to 200 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-06-28 15:37:35,145]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst.impl
[2025-06-28 15:37:35,145] 15033 |    srlo_       <=  'bx;
[2025-06-28 15:37:35,145]       |                    ^~~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14927:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-06-28 15:37:35,146] 14927 |         addr_       <=  'bx;
[2025-06-28 15:37:35,146]       |                     ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15036:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-06-28 15:37:35,146] 15036 |    addr_       <=  'bx;
[2025-06-28 15:37:35,146]       |                ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14924:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 14924 |         srlo_       <=  'bx;
[2025-06-28 15:37:35,146]       |                     ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14940:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 14940 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,146]       |                ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14950:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 14950 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,146]       |                ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14964:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 14964 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,146]       |                ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14971:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 14971 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,146]       |                ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14984:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 14984 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,146]       |                ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15002:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 15002 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,146]       |                ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15016:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 15016 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,146]       |                ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15033:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 15033 |    srlo_       <=  'bx;
[2025-06-28 15:37:35,146]       |                ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3137:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-28 15:37:35,146]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:37:35,146]  3137 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-06-28 15:37:35,146]       |                                                ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3141:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-28 15:37:35,146]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:37:35,146]  3141 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-06-28 15:37:35,146]       |                                                ^
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3141:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,146]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:37:35,146]  3141 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-06-28 15:37:35,146]       |                                                                          ^
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3142:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-28 15:37:35,146]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:37:35,146]  3142 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-06-28 15:37:35,146]       |                                                ^
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3142:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 10 bits.
[2025-06-28 15:37:35,146]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:37:35,146]  3142 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-06-28 15:37:35,146]       |                                                                          ^
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3149:37: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 10 bits.
[2025-06-28 15:37:35,146]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:37:35,146]  3149 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-06-28 15:37:35,146]       |                                     ^
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3175:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 9 bits.
[2025-06-28 15:37:35,146]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:37:35,146]  3175 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-06-28 15:37:35,146]       |                                                                               ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3178:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-28 15:37:35,146]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:37:35,146]  3178 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-06-28 15:37:35,146]       |                                          ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3182:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-28 15:37:35,146]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:37:35,146]  3182 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-06-28 15:37:35,146]       |                                           ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3201:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 11 bits.
[2025-06-28 15:37:35,146]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:37:35,146]  3201 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-06-28 15:37:35,146]       |                         ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3201:43: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:37:35,146]  3201 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-06-28 15:37:35,146]       |                                           ^
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3203:45: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 11 bits.
[2025-06-28 15:37:35,146]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:37:35,146]  3203 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-06-28 15:37:35,146]       |                                             ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3206:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 9 bits.
[2025-06-28 15:37:35,146]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:37:35,146]  3206 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-06-28 15:37:35,146]       |                                                           ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3213:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 10 bits.
[2025-06-28 15:37:35,146]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:37:35,146]  3213 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-06-28 15:37:35,146]       |                                  ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3230:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 10 bits.
[2025-06-28 15:37:35,146]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-06-28 15:37:35,146]  3230 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-06-28 15:37:35,146]       |                                                                       ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:41561:67: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:37:35,146] 41561 |     logic        [$clog2(LAST_READ_ELEM+1)+1-1:0]  Current_elem = FIRST_WRITE_ELEM;
[2025-06-28 15:37:35,146]       |                                                                   ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:41570:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 9 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:37:35,146] 41570 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-06-28 15:37:35,146]       |                                                ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:41604:26: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:37:35,146] 41604 |             Current_elem <= FIRST_WRITE_ELEM;
[2025-06-28 15:37:35,146]       |                          ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:41616:34: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:37:35,146] 41616 |                     Current_elem <= FIRST_WRITE_ELEM;
[2025-06-28 15:37:35,146]       |                                  ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:41612:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 9 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:37:35,146] 41612 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-06-28 15:37:35,146]       |                                           ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:41629:38: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:37:35,146] 41629 |                         Current_elem <= FIRST_WRITE_ELEM;
[2025-06-28 15:37:35,146]       |                                      ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:41626:75: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 9 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:37:35,146] 41626 |                     if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-06-28 15:37:35,146]       |                                                                           ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:41634:59: Operator ADD expects 9 bits on the RHS, but RHS's VARREF 'addr_incr' generates 4 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:37:35,146] 41634 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-06-28 15:37:35,146]       |                                                           ^
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:41623:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 9 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-06-28 15:37:35,146] 41623 |                 if (Current_elem == LAST_WRITE_ELEM) begin
[2025-06-28 15:37:35,146]       |                                  ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:43684:67: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 43684 |     logic        [$clog2(LAST_READ_ELEM+1)+1-1:0]  Current_elem = FIRST_WRITE_ELEM;
[2025-06-28 15:37:35,146]       |                                                                   ^~~~~~~~~~~~~~~~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:43693:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 43693 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-06-28 15:37:35,146]       |                                                ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:43727:26: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 43727 |             Current_elem <= FIRST_WRITE_ELEM;
[2025-06-28 15:37:35,146]       |                          ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:43739:34: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 43739 |                     Current_elem <= FIRST_WRITE_ELEM;
[2025-06-28 15:37:35,146]       |                                  ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:43735:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 43735 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-06-28 15:37:35,146]       |                                           ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:43752:38: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'FIRST_WRITE_ELEM' generates 32 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 43752 |                         Current_elem <= FIRST_WRITE_ELEM;
[2025-06-28 15:37:35,146]       |                                      ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:43749:75: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 11 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 43749 |                     if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-06-28 15:37:35,146]       |                                                                           ^~
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:43757:59: Operator ADD expects 11 bits on the RHS, but RHS's VARREF 'addr_incr' generates 4 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 43757 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-06-28 15:37:35,146]       |                                                           ^
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:43746:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 11 bits.
[2025-06-28 15:37:35,146]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-06-28 15:37:35,146] 43746 |                 if (Current_elem == LAST_WRITE_ELEM) begin
[2025-06-28 15:37:35,146]       |                                  ^~
[2025-06-28 15:37:35,146] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:48149:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,146]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-06-28 15:37:35,146] 48149 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1'b0;
[2025-06-28 15:37:35,146]       |  ^
[2025-06-28 15:37:35,146] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:48150:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,146]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-06-28 15:37:35,146] 48150 | #0 ap_CS_fsm = 4'd1;
[2025-06-28 15:37:35,146]       |  ^
[2025-06-28 15:37:35,146] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:48292:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-06-28 15:37:35,147] 48292 |             ap_NS_fsm = 'bx;
[2025-06-28 15:37:35,147]       |                       ^
[2025-06-28 15:37:35,147] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:47242:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,147]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-06-28 15:37:35,147] 47242 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_58_ap_start_reg = 1'b0;
[2025-06-28 15:37:35,147]       |  ^
[2025-06-28 15:37:35,147] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:47243:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,147]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-06-28 15:37:35,147] 47243 | #0 ap_CS_fsm = 4'd1;
[2025-06-28 15:37:35,147]       |  ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:47385:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-06-28 15:37:35,147] 47385 |             ap_NS_fsm = 'bx;
[2025-06-28 15:37:35,147]       |                       ^
[2025-06-28 15:37:35,147] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31933:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,147]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 31933 | #0 ap_CS_fsm = 8'd1;
[2025-06-28 15:37:35,147]       |  ^
[2025-06-28 15:37:35,147] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31934:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,147]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 31934 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_178_ap_start_reg = 1'b0;
[2025-06-28 15:37:35,147]       |  ^
[2025-06-28 15:37:35,147] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31935:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,147]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 31935 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_194_ap_start_reg = 1'b0;
[2025-06-28 15:37:35,147]       |  ^
[2025-06-28 15:37:35,147] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:31936:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,147]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 31936 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_206_ap_start_reg = 1'b0;
[2025-06-28 15:37:35,147]       |  ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32305:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32305 |         buf_V_1_address0 = zext_ln156_fu_271_p1;
[2025-06-28 15:37:35,147]       |                          ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32313:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32313 |         buf_V_1_address0 = 'bx;
[2025-06-28 15:37:35,147]       |                          ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32339:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32339 |         buf_V_1_d0 = 'bx;
[2025-06-28 15:37:35,147]       |                    ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32357:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32357 |         buf_V_2_address0 = zext_ln156_fu_271_p1;
[2025-06-28 15:37:35,147]       |                          ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32365:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32365 |         buf_V_2_address0 = 'bx;
[2025-06-28 15:37:35,147]       |                          ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32391:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32391 |         buf_V_2_d0 = 'bx;
[2025-06-28 15:37:35,147]       |                    ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32409:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32409 |         buf_V_3_address0 = zext_ln156_fu_271_p1;
[2025-06-28 15:37:35,147]       |                          ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32417:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32417 |         buf_V_3_address0 = 'bx;
[2025-06-28 15:37:35,147]       |                          ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32443:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32443 |         buf_V_3_d0 = 'bx;
[2025-06-28 15:37:35,147]       |                    ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32461:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32461 |         buf_V_4_address0 = zext_ln156_fu_271_p1;
[2025-06-28 15:37:35,147]       |                          ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32469:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32469 |         buf_V_4_address0 = 'bx;
[2025-06-28 15:37:35,147]       |                          ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32495:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32495 |         buf_V_4_d0 = 'bx;
[2025-06-28 15:37:35,147]       |                    ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32513:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32513 |         buf_V_5_address0 = zext_ln156_fu_271_p1;
[2025-06-28 15:37:35,147]       |                          ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32521:26: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32521 |         buf_V_5_address0 = 'bx;
[2025-06-28 15:37:35,147]       |                          ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32547:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32547 |         buf_V_5_d0 = 'bx;
[2025-06-28 15:37:35,147]       |                    ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32565:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_271_p1' generates 64 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32565 |         buf_V_address0 = zext_ln156_fu_271_p1;
[2025-06-28 15:37:35,147]       |                        ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32573:24: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32573 |         buf_V_address0 = 'bx;
[2025-06-28 15:37:35,147]       |                        ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32599:18: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32599 |         buf_V_d0 = 'bx;
[2025-06-28 15:37:35,147]       |                  ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32674:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32674 |             ap_NS_fsm = 'bx;
[2025-06-28 15:37:35,147]       |                       ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:32721:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln155_fu_263_p3' generates 4 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28
[2025-06-28 15:37:35,147] 32721 | assign zext_ln156_fu_271_p1 = select_ln155_fu_263_p3;
[2025-06-28 15:37:35,147]       |                             ^
[2025-06-28 15:37:35,147] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:17380:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,147]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-06-28 15:37:35,147] 17380 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg = 1'b0;
[2025-06-28 15:37:35,147]       |  ^
[2025-06-28 15:37:35,147] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:17381:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,147]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-06-28 15:37:35,147] 17381 | #0 ap_CS_fsm = 4'd1;
[2025-06-28 15:37:35,147]       |  ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:17523:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-06-28 15:37:35,147] 17523 |             ap_NS_fsm = 'bx;
[2025-06-28 15:37:35,147]       |                       ^
[2025-06-28 15:37:35,147] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10753:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,147]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,147] 10753 | #0 ap_CS_fsm = 8'd1;
[2025-06-28 15:37:35,147]       |  ^
[2025-06-28 15:37:35,147] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10754:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,147]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,147] 10754 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg = 1'b0;
[2025-06-28 15:37:35,147]       |  ^
[2025-06-28 15:37:35,147] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10755:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,147]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,147] 10755 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg = 1'b0;
[2025-06-28 15:37:35,147]       |  ^
[2025-06-28 15:37:35,147] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:10756:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,147]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,147] 10756 | #0 grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg = 1'b0;
[2025-06-28 15:37:35,147]       |  ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11415:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,147] 11415 |         buf_V_10_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:37:35,147]       |                           ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11423:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,147] 11423 |         buf_V_10_address0 = 'bx;
[2025-06-28 15:37:35,147]       |                           ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11449:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,147] 11449 |         buf_V_10_d0 = 'bx;
[2025-06-28 15:37:35,147]       |                     ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11467:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,147] 11467 |         buf_V_11_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:37:35,147]       |                           ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11475:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,147] 11475 |         buf_V_11_address0 = 'bx;
[2025-06-28 15:37:35,147]       |                           ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11501:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,147] 11501 |         buf_V_11_d0 = 'bx;
[2025-06-28 15:37:35,147]       |                     ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11519:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,147] 11519 |         buf_V_12_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:37:35,147]       |                           ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11527:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,147] 11527 |         buf_V_12_address0 = 'bx;
[2025-06-28 15:37:35,147]       |                           ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11553:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,147] 11553 |         buf_V_12_d0 = 'bx;
[2025-06-28 15:37:35,147]       |                     ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11571:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,147] 11571 |         buf_V_13_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:37:35,147]       |                           ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11579:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,147] 11579 |         buf_V_13_address0 = 'bx;
[2025-06-28 15:37:35,147]       |                           ^
[2025-06-28 15:37:35,147] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11605:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,147]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11605 |         buf_V_13_d0 = 'bx;
[2025-06-28 15:37:35,148]       |                     ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11623:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11623 |         buf_V_14_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:37:35,148]       |                           ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11631:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11631 |         buf_V_14_address0 = 'bx;
[2025-06-28 15:37:35,148]       |                           ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11657:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11657 |         buf_V_14_d0 = 'bx;
[2025-06-28 15:37:35,148]       |                     ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11675:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11675 |         buf_V_15_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:37:35,148]       |                           ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11683:27: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11683 |         buf_V_15_address0 = 'bx;
[2025-06-28 15:37:35,148]       |                           ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11709:21: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11709 |         buf_V_15_d0 = 'bx;
[2025-06-28 15:37:35,148]       |                     ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11727:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11727 |         buf_V_1_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11735:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11735 |         buf_V_1_address0 = 'bx;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11761:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11761 |         buf_V_1_d0 = 'bx;
[2025-06-28 15:37:35,148]       |                    ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11779:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11779 |         buf_V_2_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11787:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11787 |         buf_V_2_address0 = 'bx;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11813:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11813 |         buf_V_2_d0 = 'bx;
[2025-06-28 15:37:35,148]       |                    ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11831:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11831 |         buf_V_3_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11839:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11839 |         buf_V_3_address0 = 'bx;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11865:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11865 |         buf_V_3_d0 = 'bx;
[2025-06-28 15:37:35,148]       |                    ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11883:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11883 |         buf_V_4_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11891:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11891 |         buf_V_4_address0 = 'bx;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11917:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11917 |         buf_V_4_d0 = 'bx;
[2025-06-28 15:37:35,148]       |                    ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11935:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11935 |         buf_V_5_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11943:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11943 |         buf_V_5_address0 = 'bx;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11969:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11969 |         buf_V_5_d0 = 'bx;
[2025-06-28 15:37:35,148]       |                    ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11987:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11987 |         buf_V_6_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:11995:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 11995 |         buf_V_6_address0 = 'bx;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12021:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 12021 |         buf_V_6_d0 = 'bx;
[2025-06-28 15:37:35,148]       |                    ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12039:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 12039 |         buf_V_7_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12047:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 12047 |         buf_V_7_address0 = 'bx;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12073:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 12073 |         buf_V_7_d0 = 'bx;
[2025-06-28 15:37:35,148]       |                    ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12091:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 12091 |         buf_V_8_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12099:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 12099 |         buf_V_8_address0 = 'bx;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12125:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 12125 |         buf_V_8_d0 = 'bx;
[2025-06-28 15:37:35,148]       |                    ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12143:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 12143 |         buf_V_9_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12151:26: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 12151 |         buf_V_9_address0 = 'bx;
[2025-06-28 15:37:35,148]       |                          ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12177:20: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 12177 |         buf_V_9_d0 = 'bx;
[2025-06-28 15:37:35,148]       |                    ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12195:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln156_fu_481_p1' generates 64 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 12195 |         buf_V_address0 = zext_ln156_fu_481_p1;
[2025-06-28 15:37:35,148]       |                        ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12203:24: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 12203 |         buf_V_address0 = 'bx;
[2025-06-28 15:37:35,148]       |                        ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12229:18: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 12229 |         buf_V_d0 = 'bx;
[2025-06-28 15:37:35,148]       |                  ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12304:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 12304 |             ap_NS_fsm = 'bx;
[2025-06-28 15:37:35,148]       |                       ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:12351:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln155_fu_473_p3' generates 3 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28
[2025-06-28 15:37:35,148] 12351 | assign zext_ln156_fu_481_p1 = select_ln155_fu_473_p3;
[2025-06-28 15:37:35,148]       |                             ^
[2025-06-28 15:37:35,148] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3416:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-06-28 15:37:35,148]  3416 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_58_ap_start_reg = 1'b0;
[2025-06-28 15:37:35,148]       |  ^
[2025-06-28 15:37:35,148] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3417:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-06-28 15:37:35,148]  3417 | #0 ap_CS_fsm = 4'd1;
[2025-06-28 15:37:35,148]       |  ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3559:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-06-28 15:37:35,148]  3559 |             ap_NS_fsm = 'bx;
[2025-06-28 15:37:35,148]       |                       ^
[2025-06-28 15:37:35,148] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:55262:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,148]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-06-28 15:37:35,148] 55262 | #0 grp_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_fu_28_ap_start_reg = 1'b0;
[2025-06-28 15:37:35,148]       |  ^
[2025-06-28 15:37:35,148] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:55263:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,148]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-06-28 15:37:35,148] 55263 | #0 ap_CS_fsm = 4'd1;
[2025-06-28 15:37:35,148]       |  ^
[2025-06-28 15:37:35,148] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:55380:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,148]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-06-28 15:37:35,148] 55380 |             ap_NS_fsm = 'bx;
[2025-06-28 15:37:35,148]       |                       ^
[2025-06-28 15:37:35,148] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:48794:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,148]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-06-28 15:37:35,148] 48794 | #0 grp_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_fu_28_ap_start_reg = 1'b0;
[2025-06-28 15:37:35,148]       |  ^
[2025-06-28 15:37:35,148] %Warning-STMTDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:48795:2: Unsupported: Ignoring delay on this delayed statement.
[2025-06-28 15:37:35,148]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-06-28 15:37:35,148] 48795 | #0 ap_CS_fsm = 4'd1;
[2025-06-28 15:37:35,148]       |  ^
[2025-06-28 15:37:35,149] %Warning-WIDTH: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:48912:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-06-28 15:37:35,149]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-06-28 15:37:35,149] 48912 |             ap_NS_fsm = 'bx;
[2025-06-28 15:37:35,149]       |                       ^
[2025-06-28 15:37:35,149] %Warning-CASEINCOMPLETE: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:3990:16: Case values incompletely covered (example pattern 0x6)
[2025-06-28 15:37:35,149]  3990 |         unique case (State)
[2025-06-28 15:37:35,149]       |                ^~~~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14924:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14924 |         srlo_       <=  'bx;
[2025-06-28 15:37:35,149]       |                     ^~
[2025-06-28 15:37:35,149]                   *** See https://verilator.org/warn/COMBDLY before disabling this,
[2025-06-28 15:37:35,149]                   else you may end up with different sim results.
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14925:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14925 |         shift_en_o_ <= 1'bx;
[2025-06-28 15:37:35,149]       |                     ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14926:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14926 |         shift_en_   <= 1'bx;
[2025-06-28 15:37:35,149]       |                     ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14927:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14927 |         addr_       <=  'bx;
[2025-06-28 15:37:35,149]       |                     ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14928:21: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14928 |         state_      <= 2'bx;
[2025-06-28 15:37:35,149]       |                     ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14933:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14933 |    srlo_       <= i_d;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14934:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14934 |    shift_en_o_ <= 1;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14935:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14935 |    shift_en_   <= 1'bx;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14936:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14936 |    addr_       <= 0;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14937:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14937 |    state_      <= state_one;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14940:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14940 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14941:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14941 |    shift_en_o_ <= 0;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14942:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14942 |    shift_en_   <= 1'bx;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14943:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14943 |    addr_       <= 0;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14944:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14944 |    state_      <= state_empty;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14950:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14950 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14951:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14951 |    shift_en_o_ <= 0;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14952:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14952 |    shift_en_   <= 1;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14953:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14953 |    addr_       <= 0;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14954:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14954 |    state_      <= state_more;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14957:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14957 |    srlo_       <= i_d;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14958:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14958 |    shift_en_o_ <= 1;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14959:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14959 |    shift_en_   <= 1;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14960:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14960 |    addr_       <= 0;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14961:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14961 |    state_      <= state_one;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14964:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14964 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14965:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14965 |    shift_en_o_ <= 0;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14966:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14966 |    shift_en_   <= 1'bx;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14967:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14967 |    addr_       <= 0;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14968:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14968 |    state_      <= state_one;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14971:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14971 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14972:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14972 |    shift_en_o_ <= 0;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14973:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14973 |    shift_en_   <= 1'bx;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14974:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14974 |    addr_       <= 0;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14975:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14975 |    state_      <= state_empty;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14984:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14984 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14985:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14985 |    shift_en_o_ <= 0;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14986:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14986 |    shift_en_   <= 0;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14987:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14987 |    addr_       <= addr;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14988:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14988 |    state_      <= state_more;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14991:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14991 |    srlo_       <= srl[addr];
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14992:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14992 |    shift_en_o_ <= 1;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14993:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14993 |    shift_en_   <= 0;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,149] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14996:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,149]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,149] 14996 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-06-28 15:37:35,149]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:14997:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 14997 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15033:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15033 |    srlo_       <=  'bx;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15034:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15034 |    shift_en_o_ <= 1'bx;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15035:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15035 |    shift_en_   <= 1'bx;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15036:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15036 |    addr_       <=  'bx;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15037:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15037 |    state_      <= 2'bx;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15002:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15002 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15003:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15003 |    shift_en_o_ <= 0;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15004:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15004 |    shift_en_   <= 1;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15005:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15005 |    addr_       <= addr+1;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15006:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15006 |    state_      <= state_more;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15009:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15009 |    srlo_       <= srl[addr];
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15010:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15010 |    shift_en_o_ <= 1;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15011:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15011 |    shift_en_   <= 1;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15012:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15012 |    addr_       <= addr;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15013:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15013 |    state_      <= state_more;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15016:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15016 |    srlo_       <= 'bx;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15017:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15017 |    shift_en_o_ <= 0;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15018:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15018 |    shift_en_   <= 0;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15019:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15019 |    addr_       <= addr;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15020:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15020 |    state_      <= state_more;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15023:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15023 |    srlo_       <= srl[addr];
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15024:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15024 |    shift_en_o_ <= 1;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15025:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15025 |    shift_en_   <= 0;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15026:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15026 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:35,150] %Warning-COMBDLY: /tmp/finn_dev_root/vivado_stitch_proj_ra4lf43m/finn_design_wrapper.v:15027:16: Non-blocking assignment '<=' in combinational logic process
[2025-06-28 15:37:35,150]                                                                                                : ... This will be executed as a blocking assignment '='!
[2025-06-28 15:37:35,150] 15027 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-06-28 15:37:35,150]       |                ^~
[2025-06-28 15:37:37,853] make: Entering directory '/tmp/finn_dev_root/verilator_fifosim_zonr76vb'
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0__Slow.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.cpp
[2025-06-28 15:37:37,853] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-06-28 15:37:37,853] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-06-28 15:37:37,853] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.o Vfinn_design_wrapper__Syms.o
[2025-06-28 15:37:37,853] g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
[2025-06-28 15:37:37,853] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-06-28 15:37:37,853] make: Leaving directory '/tmp/finn_dev_root/verilator_fifosim_zonr76vb'
[2025-06-28 15:37:37,901] [0] -Info: xpm_memory.sv:493: Assertion failed in TOP.finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. TOP.finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
[2025-06-28 15:37:37,901] Simulation starting
[2025-06-28 15:37:37,901] Number of inputs to write 1024
[2025-06-28 15:37:37,901] Number of outputs to expect 10
[2025-06-28 15:37:37,901] No-output timeout clock cycles 100000000
[2025-06-28 15:37:37,901] Elapsed iters 1000 inps 999 outs 0
[2025-06-28 15:37:37,901] Elapsed since last report = 0[s]
[2025-06-28 15:37:37,901] All inputs written at cycle 1024
[2025-06-28 15:37:37,901] Elapsed iters 2000 inps 1024 outs 0
[2025-06-28 15:37:37,901] Elapsed since last report = 0[s]
[2025-06-28 15:37:37,901] Elapsed iters 3000 inps 1024 outs 0
[2025-06-28 15:37:37,901] Elapsed since last report = 0[s]
[2025-06-28 15:37:37,901] Elapsed iters 4000 inps 1024 outs 0
[2025-06-28 15:37:37,901] Elapsed since last report = 0[s]
[2025-06-28 15:37:37,901] Elapsed iters 5000 inps 1024 outs 2
[2025-06-28 15:37:37,901] Elapsed since last report = 0[s]
[2025-06-28 15:37:37,901] Simulation finished
[2025-06-28 15:37:37,901] Number of inputs consumed 1024
[2025-06-28 15:37:37,901] Number of outputs produced 10
[2025-06-28 15:37:37,901] Number of clock cycles 5654
[2025-06-28 15:37:37,903] Running step: step_out_of_context_synthesis [16/19]
[2025-06-28 15:45:27,672] ap_clk
[2025-06-28 15:45:27,672] xcu50-fsvh2104-2L-e
[2025-06-28 15:45:27,672] 10.000000
[2025-06-28 15:45:27,672] 0
[2025-06-28 15:45:27,672] 
[2025-06-28 15:45:27,672] ****** Vivado v2022.2 (64-bit)
[2025-06-28 15:45:27,672]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-06-28 15:45:27,672]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-06-28 15:45:27,672]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-28 15:45:27,672] 
[2025-06-28 15:45:27,672] INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
[2025-06-28 15:45:27,672] source finn_design_wrapper.tcl
[2025-06-28 15:45:27,672] # set fpga_part "xcu50-fsvh2104-2L-e"
[2025-06-28 15:45:27,672] # set origin_dir "."
[2025-06-28 15:45:27,672] # if { [info exists ::origin_dir_loc] } {
[2025-06-28 15:45:27,672] #   set origin_dir $::origin_dir_loc
[2025-06-28 15:45:27,672] # }
[2025-06-28 15:45:27,672] # variable script_file
[2025-06-28 15:45:27,672] # set script_file "vivadocompile.tcl"
[2025-06-28 15:45:27,672] # proc help {} {
[2025-06-28 15:45:27,672] #   variable script_file
[2025-06-28 15:45:27,672] #   puts "\nDescription:"
[2025-06-28 15:45:27,672] #   puts "Recreate a Vivado project from this script. The created project will be"
[2025-06-28 15:45:27,672] #   puts "functionally equivalent to the original project for which this script was"
[2025-06-28 15:45:27,672] #   puts "generated. The script contains commands for creating a project, filesets,"
[2025-06-28 15:45:27,672] #   puts "runs, adding/importing sources and setting properties on various objects.\n"
[2025-06-28 15:45:27,672] #   puts "Syntax:"
[2025-06-28 15:45:27,672] #   puts "$script_file"
[2025-06-28 15:45:27,672] #   puts "$script_file -tclargs \[--origin_dir <path>\]"
[2025-06-28 15:45:27,672] #   puts "$script_file -tclargs \[--help\]\n"
[2025-06-28 15:45:27,672] #   puts "Usage:"
[2025-06-28 15:45:27,672] #   puts "Name                   Description"
[2025-06-28 15:45:27,672] #   puts "-------------------------------------------------------------------------"
[2025-06-28 15:45:27,672] #   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
[2025-06-28 15:45:27,672] #   puts "                       origin_dir path value is \".\", otherwise, the value"
[2025-06-28 15:45:27,672] #   puts "                       that was set with the \"-paths_relative_to\" switch"
[2025-06-28 15:45:27,672] #   puts "                       when this script was generated.\n"
[2025-06-28 15:45:27,672] #   puts "\[--help\]               Print help information for this script"
[2025-06-28 15:45:27,672] #   puts "-------------------------------------------------------------------------\n"
[2025-06-28 15:45:27,672] #   exit 0
[2025-06-28 15:45:27,672] # }
[2025-06-28 15:45:27,672] # if { $::argc > 0 } {
[2025-06-28 15:45:27,672] #   for {set i 0} {$i < [llength $::argc]} {incr i} {
[2025-06-28 15:45:27,672] #     set option [string trim [lindex $::argv $i]]
[2025-06-28 15:45:27,672] #     switch -regexp -- $option {
[2025-06-28 15:45:27,672] #       "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
[2025-06-28 15:45:27,672] #       "--help"       { help }
[2025-06-28 15:45:27,672] #       default {
[2025-06-28 15:45:27,672] #         if { [regexp {^-} $option] } {
[2025-06-28 15:45:27,672] #           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
[2025-06-28 15:45:27,672] #           return 1
[2025-06-28 15:45:27,672] #         }
[2025-06-28 15:45:27,672] #       }
[2025-06-28 15:45:27,672] #     }
[2025-06-28 15:45:27,672] #   }
[2025-06-28 15:45:27,672] # }
[2025-06-28 15:45:27,672] # set orig_proj_dir "[file normalize "$origin_dir/vivadocompile"]"
[2025-06-28 15:45:27,672] # create_project -force vivadocompile ./vivadocompile -part $fpga_part
[2025-06-28 15:45:27,672] # set proj_dir [get_property directory [current_project]]
[2025-06-28 15:45:27,672] # set obj [get_projects vivadocompile]
[2025-06-28 15:45:27,672] # set_property "default_lib" "xil_defaultlib" $obj
[2025-06-28 15:45:27,672] # set_property "sim.ip.auto_export_scripts" "1" $obj
[2025-06-28 15:45:27,672] # set_property "simulator_language" "Mixed" $obj
[2025-06-28 15:45:27,672] # if {[string equal [get_filesets -quiet sources_1] ""]} {
[2025-06-28 15:45:27,672] #   create_fileset -srcset sources_1
[2025-06-28 15:45:27,672] # }
[2025-06-28 15:45:27,672] # set obj [get_filesets sources_1]
[2025-06-28 15:45:27,672] # source sources.tcl
[2025-06-28 15:45:27,672] ## set files [list \
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/axilite_if.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/axis_data_fifo_v2_0_vl_rfs.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/axis_infrastructure_v1_1_vl_rfs.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_0_wrapper.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_1_wrapper.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_2_wrapper.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_0_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_1_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_2_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_fifo_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_wstrm_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_wstrm_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_2_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_2_wstrm_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_3_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_3_wstrm_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_0_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_0_wstrm_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_0_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_1_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_2_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_3_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_0_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_10_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_1_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_11_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_12_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_13_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_14_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_3_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_4_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_5_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_6_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_7_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_8_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_9_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingMaxPool_hls_0_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_StreamingMaxPool_hls_1_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/finn_design_wrapper.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/memstream_axi_wrapper.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx0_monitor.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx1_monitor.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_0_mul_8s_4s_12_1_1.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_0_regslice_both.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_0.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx0_monitor.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx1_monitor.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4s_4s_8s_9_4_1.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4s_4s_9s_9_4_1.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,672] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_mul_4s_4s_8_1_1.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1_regslice_both.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_1.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_hls_deadlock_idx0_monitor.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_hls_deadlock_idx1_monitor.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_mac_muladd_4s_4s_8s_9_4_1.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_mul_4s_4s_8_1_1.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_mux_83_200_1_1.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2_regslice_both.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_2.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_hls_deadlock_idx0_monitor.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_hls_deadlock_idx1_monitor.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_mac_muladd_4s_4s_14s_14_4_1.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_mac_muladd_4s_4s_8s_9_4_1.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_mac_muladd_4s_4s_9s_9_4_1.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_mul_4s_4s_8_1_1.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_mux_124_40_1_1.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3_regslice_both.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_hls_3.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/MVAU_rtl_0_wrapper.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/Q_srl.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_0.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_1.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_2.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_3.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_0.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_10.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_11.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_12.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_13.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_14.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_1.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_3.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_4.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_5.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_6.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_7.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_8.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_9.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_hls_deadlock_idx0_monitor.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_hls_deadlock_idx1_monitor.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_regslice_both.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s_buf_V_RAM_AUTO_1R1W.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_int_4_8_24_s.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_hls_deadlock_idx0_monitor.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_hls_deadlock_idx1_monitor.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_regslice_both.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s_buf_V_RAM_AUTO_1R1W.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_int_4_8_64_s.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1.v"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_0_impl.sv"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_1_impl.sv"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_2_impl.sv"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/dummy_sv_file.sv"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/dwc_axi.sv"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/dwc.sv"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/memstream_axi.sv"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/memstream.sv"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/mvu_4sx4u.sv"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/mvu_8sx8u_dsp48.sv"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/mvu_vvu_8sx9_dsp58.sv"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/mvu_vvu_axi.sv"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/replay_buffer.sv"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/swg_common.sv"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/swg_pkg.sv"]"\
[2025-06-28 15:45:27,673] ## "[file normalize "$origin_dir/dummy_vhdl_file.vhd"]"\
[2025-06-28 15:45:27,673] ## ]
[2025-06-28 15:45:27,673] ## add_files -norecurse -fileset $obj $files
[2025-06-28 15:45:27,673] # add_files -norecurse -fileset $obj $files
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/dummy_nachiket_fooling_zsh_for_loops.h' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/axilite_if.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/axis_data_fifo_v2_0_vl_rfs.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/axis_infrastructure_v1_1_vl_rfs.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_0_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_1_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_2_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_fifo_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_MVAU_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_MVAU_hls_0_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_MVAU_hls_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_MVAU_hls_1_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_MVAU_hls_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_MVAU_hls_2_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_MVAU_hls_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_MVAU_hls_3_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_MVAU_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_MVAU_rtl_0_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_10_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_11_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_12_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_13_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_14_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_4_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_5_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_6_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_7_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_8_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_9_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingMaxPool_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_StreamingMaxPool_hls_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/memstream_axi_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_0_mul_8s_4s_12_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_0_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4s_4s_8s_9_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4s_4s_9s_9_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,673] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_mul_4s_4s_8_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_2_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_2_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_2_mac_muladd_4s_4s_8s_9_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-28 15:45:27,674] INFO: [Common 17-14] Message 'filemgmt 56-12' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
[2025-06-28 15:45:27,674] # source headers.tcl
[2025-06-28 15:45:27,674] ## set file "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"
[2025-06-28 15:45:27,674] ## set file [file normalize $file]
[2025-06-28 15:45:27,674] ## set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
[2025-06-28 15:45:27,674] ## set_property "file_type" "Verilog Header" $file_obj
[2025-06-28 15:45:27,674] # set obj [get_filesets sources_1]
[2025-06-28 15:45:27,674] # set_property "top" "$argv" $obj
[2025-06-28 15:45:27,674] # if {[string equal [get_filesets -quiet constrs_1] ""]} {
[2025-06-28 15:45:27,674] #   create_fileset -constrset constrs_1
[2025-06-28 15:45:27,674] # }
[2025-06-28 15:45:27,674] # set obj [get_filesets constrs_1]
[2025-06-28 15:45:27,674] # set file "[file normalize "$origin_dir/$argv.xdc"]"
[2025-06-28 15:45:27,674] # set file_added [add_files -norecurse -fileset $obj $file]
[2025-06-28 15:45:27,674] # set file "$origin_dir/$argv.xdc"
[2025-06-28 15:45:27,674] # set file [file normalize $file]
[2025-06-28 15:45:27,674] # set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
[2025-06-28 15:45:27,674] # set_property "file_type" "XDC" $file_obj
[2025-06-28 15:45:27,674] # set obj [get_filesets constrs_1]
[2025-06-28 15:45:27,674] # if {[string equal [get_filesets -quiet sim_1] ""]} {
[2025-06-28 15:45:27,674] #   create_fileset -simset sim_1
[2025-06-28 15:45:27,674] # }
[2025-06-28 15:45:27,674] # set obj [get_filesets sim_1]
[2025-06-28 15:45:27,674] # set obj [get_filesets sim_1]
[2025-06-28 15:45:27,674] # set_property "top" "$argv" $obj
[2025-06-28 15:45:27,674] # set_property "xelab.nosort" "1" $obj
[2025-06-28 15:45:27,674] # set_property "xelab.unifast" "" $obj
[2025-06-28 15:45:27,674] # set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
[2025-06-28 15:45:27,674] # set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
[2025-06-28 15:45:27,674] # set_param synth.elaboration.rodinMoreOptions {rt::set_parameter ignoreVhdlAssertStmts false}
[2025-06-28 15:45:27,674] # set obj [get_runs synth_1]
[2025-06-28 15:45:27,674] # set_property -name {steps.synth_design.args.more options} -value {-mode out_of_context} -objects $obj
[2025-06-28 15:45:27,674] # set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
[2025-06-28 15:45:27,674] # current_run -synthesis [get_runs synth_1]
[2025-06-28 15:45:27,674] # set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
[2025-06-28 15:45:27,674] # current_run -implementation [get_runs impl_1]
[2025-06-28 15:45:27,674] # puts "INFO: Project created:vivadocompile"
[2025-06-28 15:45:27,674] INFO: Project created:vivadocompile
[2025-06-28 15:45:27,674] # launch_runs -jobs 8 impl_1 -to_step route_design
[2025-06-28 15:45:27,674] [Sat Jun 28 15:37:44 2025] Launched synth_1...
[2025-06-28 15:45:27,674] Run output will be captured here: /tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/synth_1/runme.log
[2025-06-28 15:45:27,674] [Sat Jun 28 15:37:44 2025] Launched impl_1...
[2025-06-28 15:45:27,674] Run output will be captured here: /tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/runme.log
[2025-06-28 15:45:27,674] # wait_on_run impl_1
[2025-06-28 15:45:27,674] [Sat Jun 28 15:37:44 2025] Waiting for impl_1 to finish...
[2025-06-28 15:45:27,674] 
[2025-06-28 15:45:27,674] *** Running vivado
[2025-06-28 15:45:27,674]     with args -log finn_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source finn_design_wrapper.tcl -notrace
[2025-06-28 15:45:27,674] 
[2025-06-28 15:45:27,674] 
[2025-06-28 15:45:27,674] ****** Vivado v2022.2 (64-bit)
[2025-06-28 15:45:27,674]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-06-28 15:45:27,674]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-06-28 15:45:27,674]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-28 15:45:27,674] 
[2025-06-28 15:45:27,674] INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
[2025-06-28 15:45:27,674] source finn_design_wrapper.tcl -notrace
[2025-06-28 15:45:27,674] Command: link_design -top finn_design_wrapper -part xcu50-fsvh2104-2L-e
[2025-06-28 15:45:27,674] Design is defaulting to srcset: sources_1
[2025-06-28 15:45:27,674] Design is defaulting to constrset: constrs_1
[2025-06-28 15:45:27,674] INFO: [Device 21-403] Loading part xcu50-fsvh2104-2L-e
[2025-06-28 15:45:27,674] Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3342.633 ; gain = 0.000 ; free physical = 27841 ; free virtual = 33783
[2025-06-28 15:45:27,674] INFO: [Netlist 29-17] Analyzing 3367 Unisim elements for replacement
[2025-06-28 15:45:27,674] INFO: [Netlist 29-28] Unisim Transformation completed in 33 CPU seconds
[2025-06-28 15:45:27,674] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-06-28 15:45:27,674] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-06-28 15:45:27,674] Parsing XDC File [/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-06-28 15:45:27,674] Finished Parsing XDC File [/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-06-28 15:45:27,674] INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
[2025-06-28 15:45:27,674] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-06-28 15:45:27,674] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3697.230 ; gain = 0.000 ; free physical = 27648 ; free virtual = 33575
[2025-06-28 15:45:27,674] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-06-28 15:45:27,674]   A total of 1815 instances were transformed.
[2025-06-28 15:45:27,674]   DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 511 instances
[2025-06-28 15:45:27,674]   DSP48E2 => DSP48E2 (inverted pins: OPMODE[5], OPMODE[2], OPMODE[0]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance
[2025-06-28 15:45:27,674]   RAM16X1S => RAM32X1S (RAMS32): 1270 instances
[2025-06-28 15:45:27,674]   RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 4 instances
[2025-06-28 15:45:27,674]   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 12 instances
[2025-06-28 15:45:27,674]   RAM512X1S => RAM512X1S (MUXF7(x4), MUXF8(x2), MUXF9, RAMS64E1(x8)): 4 instances
[2025-06-28 15:45:27,674]   RAM64M8 => RAM64M8 (RAMD64E(x8)): 9 instances
[2025-06-28 15:45:27,674]   RAM64X1S => RAM64X1S (RAMS64E): 4 instances
[2025-06-28 15:45:27,674] 
[2025-06-28 15:45:27,674] 8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-28 15:45:27,674] link_design completed successfully
[2025-06-28 15:45:27,674] link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 3697.230 ; gain = 1692.512 ; free physical = 27648 ; free virtual = 33575
[2025-06-28 15:45:27,674] Command: opt_design
[2025-06-28 15:45:27,674] Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
[2025-06-28 15:45:27,674] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
[2025-06-28 15:45:27,674] Running DRC as a precondition to command opt_design
[2025-06-28 15:45:27,674] 
[2025-06-28 15:45:27,674] Starting DRC Task
[2025-06-28 15:45:27,674] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-28 15:45:27,674] INFO: [Project 1-461] DRC finished with 0 Errors
[2025-06-28 15:45:27,674] INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
[2025-06-28 15:45:27,674] 
[2025-06-28 15:45:27,674] Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3778.105 ; gain = 80.875 ; free physical = 27613 ; free virtual = 33540
[2025-06-28 15:45:27,674] 
[2025-06-28 15:45:27,674] Starting Cache Timing Information Task
[2025-06-28 15:45:27,674] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-28 15:45:27,674] Ending Cache Timing Information Task | Checksum: dd659170
[2025-06-28 15:45:27,674] 
[2025-06-28 15:45:27,674] Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 4357.574 ; gain = 579.469 ; free physical = 27146 ; free virtual = 33074
[2025-06-28 15:45:27,674] 
[2025-06-28 15:45:27,674] Starting Logic Optimization Task
[2025-06-28 15:45:27,674] 
[2025-06-28 15:45:27,674] Phase 1 Retarget
[2025-06-28 15:45:27,674] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_86/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_12862[0]_i_1 into driver instance finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_86/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_2__2, which resulted in an inversion of 4 pins
[2025-06-28 15:45:27,674] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/flow_control_loop_pipe_sequential_init_U/i_fu_298[5]_i_1 into driver instance finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/flow_control_loop_pipe_sequential_init_U/i_fu_298[5]_i_3, which resulted in an inversion of 9 pins
[2025-06-28 15:45:27,674] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_3/MVAU_hls_3/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_1553[0]_i_1 into driver instance finn_design_i/MVAU_hls_3/MVAU_hls_3/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3, which resulted in an inversion of 6 pins
[2025-06-28 15:45:27,674] INFO: [Opt 31-138] Pushed 2 inverter(s) to 1791 load pin(s).
[2025-06-28 15:45:27,674] INFO: [Opt 31-49] Retargeted 0 cell(s).
[2025-06-28 15:45:27,674] Phase 1 Retarget | Checksum: 18999dd56
[2025-06-28 15:45:27,674] 
[2025-06-28 15:45:27,674] Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4629.465 ; gain = 0.000 ; free physical = 26886 ; free virtual = 32814
[2025-06-28 15:45:27,674] INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells
[2025-06-28 15:45:27,674] 
[2025-06-28 15:45:27,674] Phase 2 Constant propagation
[2025-06-28 15:45:27,674] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-06-28 15:45:27,674] Phase 2 Constant propagation | Checksum: edb12177
[2025-06-28 15:45:27,674] 
[2025-06-28 15:45:27,674] Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4629.465 ; gain = 0.000 ; free physical = 26894 ; free virtual = 32821
[2025-06-28 15:45:27,674] INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 3 Sweep
[2025-06-28 15:45:27,675] Phase 3 Sweep | Checksum: 1886ce36d
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4629.465 ; gain = 0.000 ; free physical = 26894 ; free virtual = 32822
[2025-06-28 15:45:27,675] INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 4 BUFG optimization
[2025-06-28 15:45:27,675] INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
[2025-06-28 15:45:27,675] Phase 4 BUFG optimization | Checksum: 1886ce36d
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4661.480 ; gain = 32.016 ; free physical = 26891 ; free virtual = 32819
[2025-06-28 15:45:27,675] INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 5 Shift Register Optimization
[2025-06-28 15:45:27,675] INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
[2025-06-28 15:45:27,675] Phase 5 Shift Register Optimization | Checksum: 1886ce36d
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4661.480 ; gain = 32.016 ; free physical = 26889 ; free virtual = 32817
[2025-06-28 15:45:27,675] INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 6 Post Processing Netlist
[2025-06-28 15:45:27,675] Phase 6 Post Processing Netlist | Checksum: 1886ce36d
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4661.480 ; gain = 32.016 ; free physical = 26907 ; free virtual = 32835
[2025-06-28 15:45:27,675] INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
[2025-06-28 15:45:27,675] Opt_design Change Summary
[2025-06-28 15:45:27,675] =========================
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] -------------------------------------------------------------------------------------------------------------------------
[2025-06-28 15:45:27,675] |  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
[2025-06-28 15:45:27,675] -------------------------------------------------------------------------------------------------------------------------
[2025-06-28 15:45:27,675] |  Retarget                     |               0  |               5  |                                              0  |
[2025-06-28 15:45:27,675] |  Constant propagation         |               0  |               0  |                                              0  |
[2025-06-28 15:45:27,675] |  Sweep                        |               0  |               0  |                                              0  |
[2025-06-28 15:45:27,675] |  BUFG optimization            |               0  |               0  |                                              0  |
[2025-06-28 15:45:27,675] |  Shift Register Optimization  |               0  |               0  |                                              0  |
[2025-06-28 15:45:27,675] |  Post Processing Netlist      |               0  |               0  |                                              0  |
[2025-06-28 15:45:27,675] -------------------------------------------------------------------------------------------------------------------------
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Starting Connectivity Check Task
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4661.480 ; gain = 0.000 ; free physical = 26907 ; free virtual = 32835
[2025-06-28 15:45:27,675] Ending Logic Optimization Task | Checksum: 10a470eca
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4661.480 ; gain = 32.016 ; free physical = 26907 ; free virtual = 32835
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Starting Power Optimization Task
[2025-06-28 15:45:27,675] INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
[2025-06-28 15:45:27,675] INFO: [Pwropt 34-9] Applying IDT optimizations ...
[2025-06-28 15:45:27,675] INFO: [Pwropt 34-10] Applying ODC optimizations ...
[2025-06-28 15:45:27,675] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-28 15:45:27,675] Running Vector-less Activity Propagation...
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Finished Running Vector-less Activity Propagation
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Starting PowerOpt Patch Enables Task
[2025-06-28 15:45:27,675] INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 37 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
[2025-06-28 15:45:27,675] INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
[2025-06-28 15:45:27,675] Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 74
[2025-06-28 15:45:27,675] Ending PowerOpt Patch Enables Task | Checksum: 18941a868
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.2 . Memory (MB): peak = 5601.918 ; gain = 0.000 ; free physical = 26612 ; free virtual = 32542
[2025-06-28 15:45:27,675] Ending Power Optimization Task | Checksum: 18941a868
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 5601.918 ; gain = 940.438 ; free physical = 26655 ; free virtual = 32585
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Starting Final Cleanup Task
[2025-06-28 15:45:27,675] Ending Final Cleanup Task | Checksum: 18941a868
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5601.918 ; gain = 0.000 ; free physical = 26655 ; free virtual = 32585
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Starting Netlist Obfuscation Task
[2025-06-28 15:45:27,675] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5601.918 ; gain = 0.000 ; free physical = 26655 ; free virtual = 32585
[2025-06-28 15:45:27,675] Ending Netlist Obfuscation Task | Checksum: 19630b2f0
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5601.918 ; gain = 0.000 ; free physical = 26655 ; free virtual = 32585
[2025-06-28 15:45:27,675] INFO: [Common 17-83] Releasing license: Implementation
[2025-06-28 15:45:27,675] 34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-28 15:45:27,675] opt_design completed successfully
[2025-06-28 15:45:27,675] opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 5601.918 ; gain = 1904.688 ; free physical = 26655 ; free virtual = 32585
[2025-06-28 15:45:27,675] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-28 15:45:27,675] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-06-28 15:45:27,675] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_opt.dcp' has been generated.
[2025-06-28 15:45:27,675] write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 5601.918 ; gain = 0.000 ; free physical = 26495 ; free virtual = 32443
[2025-06-28 15:45:27,675] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-06-28 15:45:27,675] Command: report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-06-28 15:45:27,675] INFO: [IP_Flow 19-234] Refreshing IP repositories
[2025-06-28 15:45:27,675] INFO: [IP_Flow 19-1704] No user IP repositories specified
[2025-06-28 15:45:27,675] INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
[2025-06-28 15:45:27,675] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-28 15:45:27,675] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_opted.rpt.
[2025-06-28 15:45:27,675] report_drc completed successfully
[2025-06-28 15:45:27,675] Command: place_design
[2025-06-28 15:45:27,675] Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
[2025-06-28 15:45:27,675] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
[2025-06-28 15:45:27,675] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-28 15:45:27,675] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-06-28 15:45:27,675] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-06-28 15:45:27,675] Running DRC as a precondition to command place_design
[2025-06-28 15:45:27,675] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-28 15:45:27,675] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-06-28 15:45:27,675] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Starting Placer Task
[2025-06-28 15:45:27,675] INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 1 Placer Initialization
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 1.1 Placer Initialization Netlist Sorting
[2025-06-28 15:45:27,675] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5609.922 ; gain = 0.000 ; free physical = 26423 ; free virtual = 32373
[2025-06-28 15:45:27,675] Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c6a0b969
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5609.922 ; gain = 0.000 ; free physical = 26423 ; free virtual = 32373
[2025-06-28 15:45:27,675] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5609.922 ; gain = 0.000 ; free physical = 26423 ; free virtual = 32373
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[2025-06-28 15:45:27,675] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c4bbfed0
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 5905.883 ; gain = 295.961 ; free physical = 25731 ; free virtual = 31816
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 1.3 Build Placer Netlist Model
[2025-06-28 15:45:27,675] Phase 1.3 Build Placer Netlist Model | Checksum: fd3d9c19
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 6184.359 ; gain = 574.438 ; free physical = 25500 ; free virtual = 31585
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 1.4 Constrain Clocks/Macros
[2025-06-28 15:45:27,675] Phase 1.4 Constrain Clocks/Macros | Checksum: fd3d9c19
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 6184.359 ; gain = 574.438 ; free physical = 25500 ; free virtual = 31585
[2025-06-28 15:45:27,675] Phase 1 Placer Initialization | Checksum: fd3d9c19
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 6184.359 ; gain = 574.438 ; free physical = 25499 ; free virtual = 31585
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 2 Global Placement
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 2.1 Floorplanning
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 2.1.1 Partition Driven Placement
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 2.1.1.1 PBP: Partition Driven Placement
[2025-06-28 15:45:27,675] Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: ef2cb8c2
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6288.410 ; gain = 678.488 ; free physical = 25507 ; free virtual = 31598
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 2.1.1.2 PBP: Clock Region Placement
[2025-06-28 15:45:27,675] Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: ef2cb8c2
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6288.410 ; gain = 678.488 ; free physical = 25507 ; free virtual = 31598
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 2.1.1.3 PBP: Compute Congestion
[2025-06-28 15:45:27,675] Phase 2.1.1.3 PBP: Compute Congestion | Checksum: ef2cb8c2
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 6525.777 ; gain = 915.855 ; free physical = 25193 ; free virtual = 31336
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 2.1.1.4 PBP: UpdateTiming
[2025-06-28 15:45:27,675] Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 117191697
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 6555.793 ; gain = 945.871 ; free physical = 25162 ; free virtual = 31305
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 2.1.1.5 PBP: Add part constraints
[2025-06-28 15:45:27,675] Phase 2.1.1.5 PBP: Add part constraints | Checksum: 117191697
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 6555.793 ; gain = 945.871 ; free physical = 25162 ; free virtual = 31305
[2025-06-28 15:45:27,675] Phase 2.1.1 Partition Driven Placement | Checksum: 117191697
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 6555.793 ; gain = 945.871 ; free physical = 25162 ; free virtual = 31305
[2025-06-28 15:45:27,675] Phase 2.1 Floorplanning | Checksum: 175106c6a
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 6555.793 ; gain = 945.871 ; free physical = 25160 ; free virtual = 31303
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Phase 2.2 Physical Synthesis After Floorplan
[2025-06-28 15:45:27,675] INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
[2025-06-28 15:45:27,675] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6555.793 ; gain = 0.000 ; free physical = 25146 ; free virtual = 31291
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] Summary of Physical Synthesis Optimizations
[2025-06-28 15:45:27,675] ============================================
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] -----------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-28 15:45:27,675] |  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2025-06-28 15:45:27,675] -----------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-28 15:45:27,675] |  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-28 15:45:27,675] |  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-28 15:45:27,675] -----------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,675] 
[2025-06-28 15:45:27,676] Phase 2.2 Physical Synthesis After Floorplan | Checksum: 175106c6a
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 6555.793 ; gain = 945.871 ; free physical = 25146 ; free virtual = 31291
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 2.3 Update Timing before SLR Path Opt
[2025-06-28 15:45:27,676] Phase 2.3 Update Timing before SLR Path Opt | Checksum: 175106c6a
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 6555.793 ; gain = 945.871 ; free physical = 25146 ; free virtual = 31291
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 2.4 Post-Processing in Floorplanning
[2025-06-28 15:45:27,676] Phase 2.4 Post-Processing in Floorplanning | Checksum: 175106c6a
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 6555.793 ; gain = 945.871 ; free physical = 25145 ; free virtual = 31291
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 2.5 Global Placement Core
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[2025-06-28 15:45:27,676] Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1021f5e2d
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:01:18 ; elapsed = 00:00:46 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24897 ; free virtual = 31043
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 2.5.2 Physical Synthesis In Placer
[2025-06-28 15:45:27,676] INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2237 LUT instances to create LUTNM shape
[2025-06-28 15:45:27,676] INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
[2025-06-28 15:45:27,676] INFO: [Physopt 32-1138] End 1 Pass. Optimized 1066 nets or LUTs. Breaked 0 LUT, combined 1066 existing LUTs and moved 0 existing LUT
[2025-06-28 15:45:27,676] INFO: [Physopt 32-1030] Pass 1. Identified 24 candidate driver sets for equivalent driver rewiring.
[2025-06-28 15:45:27,676] INFO: [Physopt 32-661] Optimized 11 nets.  Re-placed 82 instances.
[2025-06-28 15:45:27,676] INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 82 existing cells
[2025-06-28 15:45:27,676] Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6976.012 ; gain = 0.000 ; free physical = 24903 ; free virtual = 31049
[2025-06-28 15:45:27,676] INFO: [Physopt 32-65] No nets found for high-fanout optimization.
[2025-06-28 15:45:27,676] INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
[2025-06-28 15:45:27,676] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-06-28 15:45:27,676] INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
[2025-06-28 15:45:27,676] INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
[2025-06-28 15:45:27,676] INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
[2025-06-28 15:45:27,676] INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
[2025-06-28 15:45:27,676] INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
[2025-06-28 15:45:27,676] INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
[2025-06-28 15:45:27,676] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-06-28 15:45:27,676] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6976.012 ; gain = 0.000 ; free physical = 24907 ; free virtual = 31053
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Summary of Physical Synthesis Optimizations
[2025-06-28 15:45:27,676] ============================================
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-28 15:45:27,676] |  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2025-06-28 15:45:27,676] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-28 15:45:27,676] |  LUT Combining                                    |            0  |           1066  |                  1066  |           0  |           1  |  00:00:01  |
[2025-06-28 15:45:27,676] |  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-06-28 15:45:27,676] |  Equivalent Driver Rewiring                       |            0  |              0  |                    11  |           0  |           1  |  00:00:00  |
[2025-06-28 15:45:27,676] |  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-06-28 15:45:27,676] |  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-28 15:45:27,676] |  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-28 15:45:27,676] |  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-28 15:45:27,676] |  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-28 15:45:27,676] |  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-28 15:45:27,676] |  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-06-28 15:45:27,676] |  Total                                            |            0  |           1066  |                  1077  |           0  |           5  |  00:00:01  |
[2025-06-28 15:45:27,676] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 2.5.2 Physical Synthesis In Placer | Checksum: 160794b1e
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:01:22 ; elapsed = 00:00:49 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24921 ; free virtual = 31067
[2025-06-28 15:45:27,676] Phase 2.5 Global Placement Core | Checksum: 210d38131
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:01:29 ; elapsed = 00:00:53 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24839 ; free virtual = 31058
[2025-06-28 15:45:27,676] Phase 2 Global Placement | Checksum: 210d38131
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:01:30 ; elapsed = 00:00:53 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24851 ; free virtual = 31070
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 3 Detail Placement
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 3.1 Commit Multi Column Macros
[2025-06-28 15:45:27,676] Phase 3.1 Commit Multi Column Macros | Checksum: 17a45e7d7
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:01:33 ; elapsed = 00:00:55 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24857 ; free virtual = 31076
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 3.2 Commit Most Macros & LUTRAMs
[2025-06-28 15:45:27,676] Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20463ef84
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:01:36 ; elapsed = 00:00:57 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24854 ; free virtual = 31073
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 3.3 Small Shape DP
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 3.3.1 Small Shape Clustering
[2025-06-28 15:45:27,676] Phase 3.3.1 Small Shape Clustering | Checksum: 1d247f9e4
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:01:37 ; elapsed = 00:00:58 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24716 ; free virtual = 30935
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 3.3.2 Flow Legalize Slice Clusters
[2025-06-28 15:45:27,676] Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 144c8f710
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:01:38 ; elapsed = 00:00:58 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24726 ; free virtual = 30946
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 3.3.3 Slice Area Swap
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 3.3.3.1 Slice Area Swap Initial
[2025-06-28 15:45:27,676] Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1c05c7998
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:01:39 ; elapsed = 00:00:59 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24720 ; free virtual = 30939
[2025-06-28 15:45:27,676] Phase 3.3.3 Slice Area Swap | Checksum: 1569d5059
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:01:39 ; elapsed = 00:00:59 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24719 ; free virtual = 30939
[2025-06-28 15:45:27,676] Phase 3.3 Small Shape DP | Checksum: 1802e6234
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:01:41 ; elapsed = 00:01:00 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24779 ; free virtual = 30999
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 3.4 Re-assign LUT pins
[2025-06-28 15:45:27,676] Phase 3.4 Re-assign LUT pins | Checksum: 1a83114e1
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:01:42 ; elapsed = 00:01:01 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24785 ; free virtual = 31005
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 3.5 Pipeline Register Optimization
[2025-06-28 15:45:27,676] Phase 3.5 Pipeline Register Optimization | Checksum: 168af90a5
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:01:42 ; elapsed = 00:01:01 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24785 ; free virtual = 31004
[2025-06-28 15:45:27,676] Phase 3 Detail Placement | Checksum: 168af90a5
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:01:42 ; elapsed = 00:01:01 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24785 ; free virtual = 31004
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 4 Post Placement Optimization and Clean-Up
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 4.1 Post Commit Optimization
[2025-06-28 15:45:27,676] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 4.1.1 Post Placement Optimization
[2025-06-28 15:45:27,676] Post Placement Optimization Initialization | Checksum: 19e22a308
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 4.1.1.1 BUFG Insertion
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Starting Physical Synthesis Task
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 1 Physical Synthesis Initialization
[2025-06-28 15:45:27,676] INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
[2025-06-28 15:45:27,676] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.538 | TNS=0.000 |
[2025-06-28 15:45:27,676] Phase 1 Physical Synthesis Initialization | Checksum: 2544ae607
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 6976.012 ; gain = 0.000 ; free physical = 24838 ; free virtual = 31058
[2025-06-28 15:45:27,676] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_weights_V_U/E[0], inserted BUFG to drive 1186 loads.
[2025-06-28 15:45:27,676] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_weights_V_U/B_V_data_1_payload_A[1199]_i_1_n_3, inserted BUFG to drive 1178 loads.
[2025-06-28 15:45:27,676] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_weights_V_U/B_V_data_1_load_B, inserted BUFG to drive 1178 loads.
[2025-06-28 15:45:27,676] INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 3, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
[2025-06-28 15:45:27,676] Ending Physical Synthesis Task | Checksum: 1dcc214ab
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 6976.012 ; gain = 0.000 ; free physical = 24834 ; free virtual = 31054
[2025-06-28 15:45:27,676] Phase 4.1.1.1 BUFG Insertion | Checksum: 162396070
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:02:13 ; elapsed = 00:01:11 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24850 ; free virtual = 31070
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 4.1.1.2 BUFG Replication
[2025-06-28 15:45:27,676] INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
[2025-06-28 15:45:27,676] Phase 4.1.1.2 BUFG Replication | Checksum: 162396070
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:02:13 ; elapsed = 00:01:11 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24952 ; free virtual = 31117
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 4.1.1.3 Post Placement Timing Optimization
[2025-06-28 15:45:27,676] INFO: [Place 30-746] Post Placement Timing Summary WNS=2.538. For the most accurate timing information please run report_timing.
[2025-06-28 15:45:27,676] Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1dd18cdc7
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:02:14 ; elapsed = 00:01:11 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 24999 ; free virtual = 31163
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 4.1.1.4 Replication
[2025-06-28 15:45:27,676] INFO: [Place 46-19] Post Replication Timing Summary WNS=2.538. For the most accurate timing information please run report_timing.
[2025-06-28 15:45:27,676] Phase 4.1.1.4 Replication | Checksum: 1dd18cdc7
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:02:14 ; elapsed = 00:01:12 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 25005 ; free virtual = 31169
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:02:14 ; elapsed = 00:01:12 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 25008 ; free virtual = 31173
[2025-06-28 15:45:27,676] Phase 4.1 Post Commit Optimization | Checksum: 1dd18cdc7
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:02:14 ; elapsed = 00:01:12 . Memory (MB): peak = 6976.012 ; gain = 1366.090 ; free physical = 25002 ; free virtual = 31166
[2025-06-28 15:45:27,676] Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24764 ; free virtual = 30928
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 4.2 Post Placement Cleanup
[2025-06-28 15:45:27,676] Phase 4.2 Post Placement Cleanup | Checksum: 2bb36340c
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Time (s): cpu = 00:02:24 ; elapsed = 00:01:20 . Memory (MB): peak = 7179.363 ; gain = 1569.441 ; free physical = 24798 ; free virtual = 30963
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 4.3 Placer Reporting
[2025-06-28 15:45:27,676] 
[2025-06-28 15:45:27,676] Phase 4.3.1 Print Estimated Congestion
[2025-06-28 15:45:27,676] INFO: [Place 30-612] Post-Placement Estimated Congestion
[2025-06-28 15:45:27,676]  ________________________________________________________________________
[2025-06-28 15:45:27,676] |           | Global Congestion | Long Congestion   | Short Congestion  |
[2025-06-28 15:45:27,676] | Direction | Region Size       | Region Size       | Region Size       |
[2025-06-28 15:45:27,676] |___________|___________________|___________________|___________________|
[2025-06-28 15:45:27,676] |      North|                1x1|                1x1|                1x1|
[2025-06-28 15:45:27,676] |___________|___________________|___________________|___________________|
[2025-06-28 15:45:27,676] |      South|                1x1|                1x1|                1x1|
[2025-06-28 15:45:27,677] |___________|___________________|___________________|___________________|
[2025-06-28 15:45:27,677] |       East|                1x1|                1x1|                1x1|
[2025-06-28 15:45:27,677] |___________|___________________|___________________|___________________|
[2025-06-28 15:45:27,677] |       West|                1x1|                1x1|                1x1|
[2025-06-28 15:45:27,677] |___________|___________________|___________________|___________________|
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 4.3.1 Print Estimated Congestion | Checksum: 2bb36340c
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:02:24 ; elapsed = 00:01:20 . Memory (MB): peak = 7179.363 ; gain = 1569.441 ; free physical = 24801 ; free virtual = 30965
[2025-06-28 15:45:27,677] Phase 4.3 Placer Reporting | Checksum: 2bb36340c
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:02:24 ; elapsed = 00:01:21 . Memory (MB): peak = 7179.363 ; gain = 1569.441 ; free physical = 24812 ; free virtual = 30976
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 4.4 Final Placement Cleanup
[2025-06-28 15:45:27,677] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24812 ; free virtual = 30976
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:02:24 ; elapsed = 00:01:21 . Memory (MB): peak = 7179.363 ; gain = 1569.441 ; free physical = 24812 ; free virtual = 30976
[2025-06-28 15:45:27,677] Phase 4 Post Placement Optimization and Clean-Up | Checksum: 3123d94be
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:02:24 ; elapsed = 00:01:21 . Memory (MB): peak = 7179.363 ; gain = 1569.441 ; free physical = 24812 ; free virtual = 30976
[2025-06-28 15:45:27,677] Ending Placer Task | Checksum: 2406bd25b
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:02:25 ; elapsed = 00:01:21 . Memory (MB): peak = 7179.363 ; gain = 1569.441 ; free physical = 24812 ; free virtual = 30977
[2025-06-28 15:45:27,677] INFO: [Common 17-83] Releasing license: Implementation
[2025-06-28 15:45:27,677] 80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-28 15:45:27,677] place_design completed successfully
[2025-06-28 15:45:27,677] place_design: Time (s): cpu = 00:02:27 ; elapsed = 00:01:22 . Memory (MB): peak = 7179.363 ; gain = 1569.441 ; free physical = 25248 ; free virtual = 31412
[2025-06-28 15:45:27,677] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-06-28 15:45:27,677] Writing XDEF routing.
[2025-06-28 15:45:27,677] Writing XDEF routing logical nets.
[2025-06-28 15:45:27,677] Writing XDEF routing special nets.
[2025-06-28 15:45:27,677] Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 25152 ; free virtual = 31433
[2025-06-28 15:45:27,677] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_placed.dcp' has been generated.
[2025-06-28 15:45:27,677] write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 25312 ; free virtual = 31521
[2025-06-28 15:45:27,677] INFO: [runtcl-4] Executing : report_io -file finn_design_wrapper_io_placed.rpt
[2025-06-28 15:45:27,677] report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.3 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 25281 ; free virtual = 31531
[2025-06-28 15:45:27,677] INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
[2025-06-28 15:45:27,677] INFO: [runtcl-4] Executing : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
[2025-06-28 15:45:27,677] report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.17 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 25290 ; free virtual = 31541
[2025-06-28 15:45:27,677] Command: phys_opt_design
[2025-06-28 15:45:27,677] Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
[2025-06-28 15:45:27,677] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Starting Initial Update Timing Task
[2025-06-28 15:45:27,677] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-06-28 15:45:27,677] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 25292 ; free virtual = 31543
[2025-06-28 15:45:27,677] INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
[2025-06-28 15:45:27,677] INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
[2025-06-28 15:45:27,677] INFO: [Common 17-83] Releasing license: Implementation
[2025-06-28 15:45:27,677] 89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-28 15:45:27,677] phys_opt_design completed successfully
[2025-06-28 15:45:27,677] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-06-28 15:45:27,677] Writing XDEF routing.
[2025-06-28 15:45:27,677] Writing XDEF routing logical nets.
[2025-06-28 15:45:27,677] Writing XDEF routing special nets.
[2025-06-28 15:45:27,677] Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 25195 ; free virtual = 31535
[2025-06-28 15:45:27,677] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_physopt.dcp' has been generated.
[2025-06-28 15:45:27,677] Command: route_design
[2025-06-28 15:45:27,677] Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
[2025-06-28 15:45:27,677] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
[2025-06-28 15:45:27,677] Running DRC as a precondition to command route_design
[2025-06-28 15:45:27,677] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-28 15:45:27,677] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-06-28 15:45:27,677] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Starting Routing Task
[2025-06-28 15:45:27,677] INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 1 Build RT Design
[2025-06-28 15:45:27,677] Checksum: PlaceDB: 99473f40 ConstDB: 0 ShapeSum: c9072cd6 RouteDB: de1d6645
[2025-06-28 15:45:27,677] Nodegraph reading from file.  Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.85 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24865 ; free virtual = 31127
[2025-06-28 15:45:27,677] WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
[2025-06-28 15:45:27,677] WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-28 15:45:27,677] WARNING: [Route 35-198] Port "s_axis_0_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-28 15:45:27,677] WARNING: [Route 35-198] Port "s_axis_0_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-28 15:45:27,677] WARNING: [Route 35-198] Port "s_axis_0_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-28 15:45:27,677] WARNING: [Route 35-198] Port "s_axis_0_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-28 15:45:27,677] WARNING: [Route 35-198] Port "s_axis_0_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-28 15:45:27,677] WARNING: [Route 35-198] Port "s_axis_0_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-28 15:45:27,677] WARNING: [Route 35-198] Port "s_axis_0_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-28 15:45:27,677] WARNING: [Route 35-198] Port "s_axis_0_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-28 15:45:27,677] WARNING: [Route 35-198] Port "s_axis_0_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-28 15:45:27,677] WARNING: [Route 35-198] Port "m_axis_0_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axis_0_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-28 15:45:27,677] Post Restoration Checksum: NetGraph: fa90f3e3 NumContArr: 7216702b Constraints: 16e59e3b Timing: 0
[2025-06-28 15:45:27,677] Phase 1 Build RT Design | Checksum: 1838d0249
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24801 ; free virtual = 31083
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 2 Router Initialization
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 2.1 Fix Topology Constraints
[2025-06-28 15:45:27,677] Phase 2.1 Fix Topology Constraints | Checksum: 1838d0249
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24707 ; free virtual = 30989
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 2.2 Pre Route Cleanup
[2025-06-28 15:45:27,677] Phase 2.2 Pre Route Cleanup | Checksum: 1838d0249
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24706 ; free virtual = 30988
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 2.3 Global Clock Net Routing
[2025-06-28 15:45:27,677]  Number of Nodes with overlaps = 0
[2025-06-28 15:45:27,677] Phase 2.3 Global Clock Net Routing | Checksum: 143043ddc
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24397 ; free virtual = 30688
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 2.4 Update Timing
[2025-06-28 15:45:27,677] Phase 2.4 Update Timing | Checksum: 187d2cb9c
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24493 ; free virtual = 30777
[2025-06-28 15:45:27,677] INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.639  | TNS=0.000  | WHS=-0.018 | THS=-0.214 |
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Router Utilization Summary
[2025-06-28 15:45:27,677]   Global Vertical Routing Utilization    = 3.32176e-06 %
[2025-06-28 15:45:27,677]   Global Horizontal Routing Utilization  = 0 %
[2025-06-28 15:45:27,677]   Routable Net Status*
[2025-06-28 15:45:27,677]   *Does not include unroutable nets such as driverless and loadless.
[2025-06-28 15:45:27,677]   Run report_route_status for detailed report.
[2025-06-28 15:45:27,677]   Number of Failed Nets               = 41757
[2025-06-28 15:45:27,677]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-06-28 15:45:27,677]   Number of Unrouted Nets             = 39645
[2025-06-28 15:45:27,677]   Number of Partially Routed Nets     = 2112
[2025-06-28 15:45:27,677]   Number of Node Overlaps             = 2
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 2 Router Initialization | Checksum: 20e5fc730
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24666 ; free virtual = 30849
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 3 Initial Routing
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 3.1 Global Routing
[2025-06-28 15:45:27,677] Phase 3.1 Global Routing | Checksum: 20e5fc730
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24665 ; free virtual = 30848
[2025-06-28 15:45:27,677] Phase 3 Initial Routing | Checksum: 16701c454
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:00:51 ; elapsed = 00:00:21 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24700 ; free virtual = 30883
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 4 Rip-up And Reroute
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 4.1 Global Iteration 0
[2025-06-28 15:45:27,677]  Number of Nodes with overlaps = 2668
[2025-06-28 15:45:27,677]  Number of Nodes with overlaps = 138
[2025-06-28 15:45:27,677]  Number of Nodes with overlaps = 17
[2025-06-28 15:45:27,677]  Number of Nodes with overlaps = 8
[2025-06-28 15:45:27,677]  Number of Nodes with overlaps = 2
[2025-06-28 15:45:27,677]  Number of Nodes with overlaps = 0
[2025-06-28 15:45:27,677] INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.843  | TNS=0.000  | WHS=0.013  | THS=0.000  |
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 4.1 Global Iteration 0 | Checksum: 17b631df4
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24880 ; free virtual = 31063
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 4.2 Additional Iteration for Hold
[2025-06-28 15:45:27,677] Phase 4.2 Additional Iteration for Hold | Checksum: 1c73e3a2f
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24866 ; free virtual = 31049
[2025-06-28 15:45:27,677] Phase 4 Rip-up And Reroute | Checksum: 1c73e3a2f
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24866 ; free virtual = 31049
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 5 Delay and Skew Optimization
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 5.1 Delay CleanUp
[2025-06-28 15:45:27,677] Phase 5.1 Delay CleanUp | Checksum: 1c73e3a2f
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:01:17 ; elapsed = 00:00:36 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24866 ; free virtual = 31049
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 5.2 Clock Skew Optimization
[2025-06-28 15:45:27,677] Phase 5.2 Clock Skew Optimization | Checksum: 1c73e3a2f
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:01:17 ; elapsed = 00:00:36 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24866 ; free virtual = 31049
[2025-06-28 15:45:27,677] Phase 5 Delay and Skew Optimization | Checksum: 1c73e3a2f
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:01:17 ; elapsed = 00:00:36 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24865 ; free virtual = 31048
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 6 Post Hold Fix
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 6.1 Hold Fix Iter
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 6.1.1 Update Timing
[2025-06-28 15:45:27,677] Phase 6.1.1 Update Timing | Checksum: 20ee59603
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Time (s): cpu = 00:01:23 ; elapsed = 00:00:38 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24860 ; free virtual = 31043
[2025-06-28 15:45:27,677] INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.843  | TNS=0.000  | WHS=0.013  | THS=0.000  |
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,677] Phase 6.1 Hold Fix Iter | Checksum: 20ee59603
[2025-06-28 15:45:27,677] 
[2025-06-28 15:45:27,678] Time (s): cpu = 00:01:23 ; elapsed = 00:00:38 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24866 ; free virtual = 31049
[2025-06-28 15:45:27,678] Phase 6 Post Hold Fix | Checksum: 20ee59603
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Time (s): cpu = 00:01:23 ; elapsed = 00:00:38 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24866 ; free virtual = 31049
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Phase 7 Leaf Clock Prog Delay Opt
[2025-06-28 15:45:27,678] Phase 7 Leaf Clock Prog Delay Opt | Checksum: 197049b10
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Time (s): cpu = 00:01:30 ; elapsed = 00:00:40 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24865 ; free virtual = 31048
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Phase 8 Route finalize
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Router Utilization Summary
[2025-06-28 15:45:27,678]   Global Vertical Routing Utilization    = 0.385407 %
[2025-06-28 15:45:27,678]   Global Horizontal Routing Utilization  = 0.530656 %
[2025-06-28 15:45:27,678]   Routable Net Status*
[2025-06-28 15:45:27,678]   *Does not include unroutable nets such as driverless and loadless.
[2025-06-28 15:45:27,678]   Run report_route_status for detailed report.
[2025-06-28 15:45:27,678]   Number of Failed Nets               = 0
[2025-06-28 15:45:27,678]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-06-28 15:45:27,678]   Number of Unrouted Nets             = 0
[2025-06-28 15:45:27,678]   Number of Partially Routed Nets     = 0
[2025-06-28 15:45:27,678]   Number of Node Overlaps             = 0
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Phase 8 Route finalize | Checksum: 18031f916
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Time (s): cpu = 00:01:30 ; elapsed = 00:00:40 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24854 ; free virtual = 31037
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Phase 9 Verifying routed nets
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678]  Verification completed successfully
[2025-06-28 15:45:27,678] Phase 9 Verifying routed nets | Checksum: 18031f916
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Time (s): cpu = 00:01:31 ; elapsed = 00:00:41 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24846 ; free virtual = 31029
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Phase 10 Depositing Routes
[2025-06-28 15:45:27,678] Phase 10 Depositing Routes | Checksum: 18031f916
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Time (s): cpu = 00:01:32 ; elapsed = 00:00:41 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24840 ; free virtual = 31023
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Phase 11 Resolve XTalk
[2025-06-28 15:45:27,678] Phase 11 Resolve XTalk | Checksum: 18031f916
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Time (s): cpu = 00:01:32 ; elapsed = 00:00:42 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24849 ; free virtual = 31032
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Phase 12 Post Router Timing
[2025-06-28 15:45:27,678] INFO: [Route 35-57] Estimated Timing Summary | WNS=1.843  | TNS=0.000  | WHS=0.013  | THS=0.000  |
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
[2025-06-28 15:45:27,678] Phase 12 Post Router Timing | Checksum: 18031f916
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Time (s): cpu = 00:01:35 ; elapsed = 00:00:42 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24860 ; free virtual = 31043
[2025-06-28 15:45:27,678] INFO: [Route 35-16] Router Completed Successfully
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Time (s): cpu = 00:01:35 ; elapsed = 00:00:42 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 25053 ; free virtual = 31236
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Routing Is Done.
[2025-06-28 15:45:27,678] INFO: [Common 17-83] Releasing license: Implementation
[2025-06-28 15:45:27,678] 103 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-28 15:45:27,678] route_design completed successfully
[2025-06-28 15:45:27,678] route_design: Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 25054 ; free virtual = 31237
[2025-06-28 15:45:27,678] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-06-28 15:45:27,678] Writing XDEF routing.
[2025-06-28 15:45:27,678] Writing XDEF routing logical nets.
[2025-06-28 15:45:27,678] Writing XDEF routing special nets.
[2025-06-28 15:45:27,678] Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24879 ; free virtual = 31186
[2025-06-28 15:45:27,678] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_routed.dcp' has been generated.
[2025-06-28 15:45:27,678] write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 7179.363 ; gain = 0.000 ; free physical = 24946 ; free virtual = 31163
[2025-06-28 15:45:27,678] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-06-28 15:45:27,678] Command: report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-06-28 15:45:27,678] INFO: [IP_Flow 19-1839] IP Catalog is up to date.
[2025-06-28 15:45:27,678] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-28 15:45:27,678] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_routed.rpt.
[2025-06-28 15:45:27,678] report_drc completed successfully
[2025-06-28 15:45:27,678] INFO: [runtcl-4] Executing : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-06-28 15:45:27,678] Command: report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-06-28 15:45:27,678] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-28 15:45:27,678] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-06-28 15:45:27,678] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-06-28 15:45:27,678] INFO: [DRC 23-133] Running Methodology with 8 threads
[2025-06-28 15:45:27,678] INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /tmp/finn_dev_root/synth_out_of_context_r1gm5i7u/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_methodology_drc_routed.rpt.
[2025-06-28 15:45:27,678] report_methodology completed successfully
[2025-06-28 15:45:27,678] report_methodology: Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 7187.363 ; gain = 0.000 ; free physical = 24897 ; free virtual = 31114
[2025-06-28 15:45:27,678] INFO: [runtcl-4] Executing : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-06-28 15:45:27,678] Command: report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-06-28 15:45:27,678] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-28 15:45:27,678] Running Vector-less Activity Propagation...
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Finished Running Vector-less Activity Propagation
[2025-06-28 15:45:27,678] 115 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-28 15:45:27,678] report_power completed successfully
[2025-06-28 15:45:27,678] report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 7211.375 ; gain = 24.012 ; free physical = 24878 ; free virtual = 31106
[2025-06-28 15:45:27,678] INFO: [runtcl-4] Executing : report_route_status -file finn_design_wrapper_route_status.rpt -pb finn_design_wrapper_route_status.pb
[2025-06-28 15:45:27,678] INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
[2025-06-28 15:45:27,678] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
[2025-06-28 15:45:27,678] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-06-28 15:45:27,678] INFO: [runtcl-4] Executing : report_incremental_reuse -file finn_design_wrapper_incremental_reuse_routed.rpt
[2025-06-28 15:45:27,678] INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
[2025-06-28 15:45:27,678] INFO: [runtcl-4] Executing : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
[2025-06-28 15:45:27,678] report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7211.375 ; gain = 0.000 ; free physical = 24864 ; free virtual = 31093
[2025-06-28 15:45:27,678] INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finn_design_wrapper_bus_skew_routed.rpt -pb finn_design_wrapper_bus_skew_routed.pb -rpx finn_design_wrapper_bus_skew_routed.rpx
[2025-06-28 15:45:27,678] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
[2025-06-28 15:45:27,678] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-06-28 15:45:27,678] INFO: [Common 17-206] Exiting Vivado at Sat Jun 28 15:44:10 2025...
[2025-06-28 15:45:27,678] [Sat Jun 28 15:44:16 2025] impl_1 finished
[2025-06-28 15:45:27,678] wait_on_runs: Time (s): cpu = 00:02:01 ; elapsed = 00:06:32 . Memory (MB): peak = 2029.695 ; gain = 0.000 ; free physical = 30152 ; free virtual = 36381
[2025-06-28 15:45:27,678] # open_run impl_1
[2025-06-28 15:45:27,678] INFO: [Device 21-403] Loading part xcu50-fsvh2104-2L-e
[2025-06-28 15:45:27,678] Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3347.562 ; gain = 0.000 ; free physical = 28820 ; free virtual = 35048
[2025-06-28 15:45:27,678] INFO: [Netlist 29-17] Analyzing 3367 Unisim elements for replacement
[2025-06-28 15:45:27,678] INFO: [Netlist 29-28] Unisim Transformation completed in 32 CPU seconds
[2025-06-28 15:45:27,678] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-06-28 15:45:27,678] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-06-28 15:45:27,678] INFO: [Timing 38-478] Restoring timing data from binary archive.
[2025-06-28 15:45:27,678] INFO: [Timing 38-479] Binary timing data restore complete.
[2025-06-28 15:45:27,678] INFO: [Project 1-856] Restoring constraints from binary archive.
[2025-06-28 15:45:27,678] INFO: [Project 1-853] Binary constraint restore complete.
[2025-06-28 15:45:27,678] Reading XDEF placement.
[2025-06-28 15:45:27,678] Reading placer database...
[2025-06-28 15:45:27,678] Reading XDEF routing.
[2025-06-28 15:45:27,678] Read XDEF Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4402.281 ; gain = 80.367 ; free physical = 27860 ; free virtual = 34092
[2025-06-28 15:45:27,678] Restored from archive | CPU: 3.570000 secs | Memory: 89.696579 MB |
[2025-06-28 15:45:27,678] Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4402.281 ; gain = 80.367 ; free physical = 27860 ; free virtual = 34092
[2025-06-28 15:45:27,678] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4660.141 ; gain = 0.000 ; free physical = 27557 ; free virtual = 33789
[2025-06-28 15:45:27,678] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-06-28 15:45:27,678]   A total of 1815 instances were transformed.
[2025-06-28 15:45:27,678]   DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 510 instances
[2025-06-28 15:45:27,678]   DSP48E2 => DSP48E2 (inverted pins: OPMODE[5], OPMODE[2], OPMODE[0], RSTD, RSTM, RSTP) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance
[2025-06-28 15:45:27,678]   DSP48E2 => DSP48E2 (inverted pins: OPMODE[5], OPMODE[4]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance
[2025-06-28 15:45:27,678]   RAM16X1S => RAM32X1S (RAMS32): 1270 instances
[2025-06-28 15:45:27,678]   RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 4 instances
[2025-06-28 15:45:27,678]   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 12 instances
[2025-06-28 15:45:27,678]   RAM512X1S => RAM512X1S (MUXF7(x4), MUXF8(x2), MUXF9, RAMS64E1(x8)): 4 instances
[2025-06-28 15:45:27,678]   RAM64M8 => RAM64M8 (RAMD64E(x8)): 9 instances
[2025-06-28 15:45:27,678]   RAM64X1S => RAM64X1S (RAMS64E): 4 instances
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] open_run: Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 4660.141 ; gain = 2630.445 ; free physical = 27557 ; free virtual = 33789
[2025-06-28 15:45:27,678] # report_utilization
[2025-06-28 15:45:27,678] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-28 15:45:27,678] ------------------------------------------------------------------------------------
[2025-06-28 15:45:27,678] | Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-06-28 15:45:27,678] | Date         : Sat Jun 28 15:45:08 2025
[2025-06-28 15:45:27,678] | Host         : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-06-28 15:45:27,678] | Command      : report_utilization
[2025-06-28 15:45:27,678] | Design       : finn_design_wrapper
[2025-06-28 15:45:27,678] | Device       : xcu50-fsvh2104-2L-e
[2025-06-28 15:45:27,678] | Speed File   : -2L
[2025-06-28 15:45:27,678] | Design State : Routed
[2025-06-28 15:45:27,678] ------------------------------------------------------------------------------------
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Utilization Design Information
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] Table of Contents
[2025-06-28 15:45:27,678] -----------------
[2025-06-28 15:45:27,678] 1. CLB Logic
[2025-06-28 15:45:27,678] 1.1 Summary of Registers by Type
[2025-06-28 15:45:27,678] 2. CLB Logic Distribution
[2025-06-28 15:45:27,678] 3. BLOCKRAM
[2025-06-28 15:45:27,678] 4. ARITHMETIC
[2025-06-28 15:45:27,678] 5. I/O
[2025-06-28 15:45:27,678] 6. CLOCK
[2025-06-28 15:45:27,678] 7. ADVANCED
[2025-06-28 15:45:27,678] 8. CONFIGURATION
[2025-06-28 15:45:27,678] 9. Primitives
[2025-06-28 15:45:27,678] 10. Black Boxes
[2025-06-28 15:45:27,678] 11. Instantiated Netlists
[2025-06-28 15:45:27,678] 12. SLR Connectivity
[2025-06-28 15:45:27,678] 13. SLR Connectivity Matrix
[2025-06-28 15:45:27,678] 14. SLR CLB Logic and Dedicated Block Utilization
[2025-06-28 15:45:27,678] 15. SLR IO Utilization
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] 1. CLB Logic
[2025-06-28 15:45:27,678] ------------
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,678] +----------------------------+-------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,678] |          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
[2025-06-28 15:45:27,678] +----------------------------+-------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,678] | CLB LUTs                   | 12261 |     0 |          0 |    871680 |  1.41 |
[2025-06-28 15:45:27,678] |   LUT as Logic             |  9342 |     0 |          0 |    871680 |  1.07 |
[2025-06-28 15:45:27,678] |   LUT as Memory            |  2919 |     0 |          0 |    403200 |  0.72 |
[2025-06-28 15:45:27,678] |     LUT as Distributed RAM |   855 |     0 |            |           |       |
[2025-06-28 15:45:27,678] |     LUT as Shift Register  |  2064 |     0 |            |           |       |
[2025-06-28 15:45:27,678] | CLB Registers              | 15519 |     0 |          0 |   1743360 |  0.89 |
[2025-06-28 15:45:27,678] |   Register as Flip Flop    | 15519 |     0 |          0 |   1743360 |  0.89 |
[2025-06-28 15:45:27,678] |   Register as Latch        |     0 |     0 |          0 |   1743360 |  0.00 |
[2025-06-28 15:45:27,678] | CARRY8                     |   507 |     0 |          0 |    108960 |  0.47 |
[2025-06-28 15:45:27,678] | F7 Muxes                   |   869 |     0 |          0 |    435840 |  0.20 |
[2025-06-28 15:45:27,678] | F8 Muxes                   |   212 |     0 |          0 |    217920 |  0.10 |
[2025-06-28 15:45:27,678] | F9 Muxes                   |     4 |     0 |          0 |    108960 | <0.01 |
[2025-06-28 15:45:27,678] +----------------------------+-------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,678] * Warning! LUT value is adjusted to account for LUT combining.
[2025-06-28 15:45:27,678] 
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 1.1 Summary of Registers by Type
[2025-06-28 15:45:27,679] --------------------------------
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] +-------+--------------+-------------+--------------+
[2025-06-28 15:45:27,679] | Total | Clock Enable | Synchronous | Asynchronous |
[2025-06-28 15:45:27,679] +-------+--------------+-------------+--------------+
[2025-06-28 15:45:27,679] | 0     |            _ |           - |            - |
[2025-06-28 15:45:27,679] | 0     |            _ |           - |          Set |
[2025-06-28 15:45:27,679] | 0     |            _ |           - |        Reset |
[2025-06-28 15:45:27,679] | 0     |            _ |         Set |            - |
[2025-06-28 15:45:27,679] | 0     |            _ |       Reset |            - |
[2025-06-28 15:45:27,679] | 0     |          Yes |           - |            - |
[2025-06-28 15:45:27,679] | 0     |          Yes |           - |          Set |
[2025-06-28 15:45:27,679] | 0     |          Yes |           - |        Reset |
[2025-06-28 15:45:27,679] | 159   |          Yes |         Set |            - |
[2025-06-28 15:45:27,679] | 15360 |          Yes |       Reset |            - |
[2025-06-28 15:45:27,679] +-------+--------------+-------------+--------------+
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 2. CLB Logic Distribution
[2025-06-28 15:45:27,679] -------------------------
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] |                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
[2025-06-28 15:45:27,679] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] | CLB                                        |  3285 |     0 |          0 |    108960 |  3.01 |
[2025-06-28 15:45:27,679] |   CLBL                                     |  1480 |     0 |            |           |       |
[2025-06-28 15:45:27,679] |   CLBM                                     |  1805 |     0 |            |           |       |
[2025-06-28 15:45:27,679] | LUT as Logic                               |  9342 |     0 |          0 |    871680 |  1.07 |
[2025-06-28 15:45:27,679] |   using O5 output only                     |   210 |       |            |           |       |
[2025-06-28 15:45:27,679] |   using O6 output only                     |  7177 |       |            |           |       |
[2025-06-28 15:45:27,679] |   using O5 and O6                          |  1955 |       |            |           |       |
[2025-06-28 15:45:27,679] | LUT as Memory                              |  2919 |     0 |          0 |    403200 |  0.72 |
[2025-06-28 15:45:27,679] |   LUT as Distributed RAM                   |   855 |     0 |            |           |       |
[2025-06-28 15:45:27,679] |     using O5 output only                   |     0 |       |            |           |       |
[2025-06-28 15:45:27,679] |     using O6 output only                   |   124 |       |            |           |       |
[2025-06-28 15:45:27,679] |     using O5 and O6                        |   731 |       |            |           |       |
[2025-06-28 15:45:27,679] |   LUT as Shift Register                    |  2064 |     0 |            |           |       |
[2025-06-28 15:45:27,679] |     using O5 output only                   |     0 |       |            |           |       |
[2025-06-28 15:45:27,679] |     using O6 output only                   |  2064 |       |            |           |       |
[2025-06-28 15:45:27,679] |     using O5 and O6                        |     0 |       |            |           |       |
[2025-06-28 15:45:27,679] | CLB Registers                              | 15519 |     0 |          0 |   1743360 |  0.89 |
[2025-06-28 15:45:27,679] |   Register driven from within the CLB      |  4490 |       |            |           |       |
[2025-06-28 15:45:27,679] |   Register driven from outside the CLB     | 11029 |       |            |           |       |
[2025-06-28 15:45:27,679] |     LUT in front of the register is unused |  8277 |       |            |           |       |
[2025-06-28 15:45:27,679] |     LUT in front of the register is used   |  2752 |       |            |           |       |
[2025-06-28 15:45:27,679] | Unique Control Sets                        |   211 |       |          0 |    217920 |  0.10 |
[2025-06-28 15:45:27,679] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] * * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 3. BLOCKRAM
[2025-06-28 15:45:27,679] -----------
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] +-------------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] |     Site Type     | Used | Fixed | Prohibited | Available | Util% |
[2025-06-28 15:45:27,679] +-------------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] | Block RAM Tile    | 22.5 |     0 |          0 |      1344 |  1.67 |
[2025-06-28 15:45:27,679] |   RAMB36/FIFO*    |    8 |     0 |          0 |      1344 |  0.60 |
[2025-06-28 15:45:27,679] |     RAMB36E2 only |    8 |       |            |           |       |
[2025-06-28 15:45:27,679] |   RAMB18          |   29 |     0 |          0 |      2688 |  1.08 |
[2025-06-28 15:45:27,679] |     RAMB18E2 only |   29 |       |            |           |       |
[2025-06-28 15:45:27,679] | URAM              |    0 |     0 |          0 |       640 |  0.00 |
[2025-06-28 15:45:27,679] +-------------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 4. ARITHMETIC
[2025-06-28 15:45:27,679] -------------
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] +----------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] |    Site Type   | Used | Fixed | Prohibited | Available | Util% |
[2025-06-28 15:45:27,679] +----------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] | DSPs           |  512 |     0 |          0 |      5952 |  8.60 |
[2025-06-28 15:45:27,679] |   DSP48E2 only |  512 |       |            |           |       |
[2025-06-28 15:45:27,679] +----------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 5. I/O
[2025-06-28 15:45:27,679] ------
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] +------------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] |     Site Type    | Used | Fixed | Prohibited | Available | Util% |
[2025-06-28 15:45:27,679] +------------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] | Bonded IOB       |    0 |     0 |          0 |       416 |  0.00 |
[2025-06-28 15:45:27,679] | HPIOB_M          |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-28 15:45:27,679] | HPIOB_S          |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-28 15:45:27,679] | HPIOB_SNGL       |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-28 15:45:27,679] | HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-28 15:45:27,679] | HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-28 15:45:27,679] | BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
[2025-06-28 15:45:27,679] | BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
[2025-06-28 15:45:27,679] | BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
[2025-06-28 15:45:27,679] | RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-28 15:45:27,679] +------------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 6. CLOCK
[2025-06-28 15:45:27,679] --------
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] +----------------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] |       Site Type      | Used | Fixed | Prohibited | Available | Util% |
[2025-06-28 15:45:27,679] +----------------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] | GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       672 |  0.45 |
[2025-06-28 15:45:27,679] |   BUFGCE             |    3 |     0 |          0 |       192 |  1.56 |
[2025-06-28 15:45:27,679] |   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-28 15:45:27,679] |   BUFG_GT            |    0 |     0 |          0 |       384 |  0.00 |
[2025-06-28 15:45:27,679] |   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
[2025-06-28 15:45:27,679] | PLL                  |    0 |     0 |          0 |        16 |  0.00 |
[2025-06-28 15:45:27,679] | MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
[2025-06-28 15:45:27,679] +----------------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] * Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 7. ADVANCED
[2025-06-28 15:45:27,679] -----------
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] +----------------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] |       Site Type      | Used | Fixed | Prohibited | Available | Util% |
[2025-06-28 15:45:27,679] +----------------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] | CMACE4               |    0 |     0 |          0 |         5 |  0.00 |
[2025-06-28 15:45:27,679] | GTYE4_CHANNEL        |    0 |     0 |          0 |        20 |  0.00 |
[2025-06-28 15:45:27,679] | GTYE4_COMMON         |    0 |     0 |          0 |         5 |  0.00 |
[2025-06-28 15:45:27,679] | HBM_REF_CLK          |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-28 15:45:27,679] | HBM_SNGLBLI_INTF_APB |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-28 15:45:27,679] | HBM_SNGLBLI_INTF_AXI |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-28 15:45:27,679] | ILKNE4               |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-28 15:45:27,679] | OBUFDS_GTE4          |    0 |     0 |          0 |        10 |  0.00 |
[2025-06-28 15:45:27,679] | OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        10 |  0.00 |
[2025-06-28 15:45:27,679] | PCIE40E4             |    0 |     0 |          0 |         1 |  0.00 |
[2025-06-28 15:45:27,679] | PCIE4CE4             |    0 |     0 |          0 |         4 |  0.00 |
[2025-06-28 15:45:27,679] | SYSMONE4             |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-28 15:45:27,679] +----------------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 8. CONFIGURATION
[2025-06-28 15:45:27,679] ----------------
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] +-------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] |  Site Type  | Used | Fixed | Prohibited | Available | Util% |
[2025-06-28 15:45:27,679] +-------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] | BSCANE2     |    0 |     0 |          0 |         8 |  0.00 |
[2025-06-28 15:45:27,679] | DNA_PORTE2  |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-28 15:45:27,679] | EFUSE_USR   |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-28 15:45:27,679] | FRAME_ECCE4 |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-28 15:45:27,679] | ICAPE3      |    0 |     0 |          0 |         4 |  0.00 |
[2025-06-28 15:45:27,679] | MASTER_JTAG |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-28 15:45:27,679] | STARTUPE3   |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-28 15:45:27,679] +-------------+------+-------+------------+-----------+-------+
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 9. Primitives
[2025-06-28 15:45:27,679] -------------
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] +----------+-------+---------------------+
[2025-06-28 15:45:27,679] | Ref Name |  Used | Functional Category |
[2025-06-28 15:45:27,679] +----------+-------+---------------------+
[2025-06-28 15:45:27,679] | FDRE     | 15360 |            Register |
[2025-06-28 15:45:27,679] | LUT3     |  3646 |                 CLB |
[2025-06-28 15:45:27,679] | LUT2     |  2622 |                 CLB |
[2025-06-28 15:45:27,679] | SRLC32E  |  2064 |                 CLB |
[2025-06-28 15:45:27,679] | LUT4     |  1788 |                 CLB |
[2025-06-28 15:45:27,679] | LUT6     |  1603 |                 CLB |
[2025-06-28 15:45:27,679] | LUT5     |  1435 |                 CLB |
[2025-06-28 15:45:27,679] | RAMS32   |  1294 |                 CLB |
[2025-06-28 15:45:27,679] | MUXF7    |   869 |                 CLB |
[2025-06-28 15:45:27,679] | DSP48E2  |   512 |          Arithmetic |
[2025-06-28 15:45:27,679] | CARRY8   |   507 |                 CLB |
[2025-06-28 15:45:27,679] | MUXF8    |   212 |                 CLB |
[2025-06-28 15:45:27,679] | LUT1     |   203 |                 CLB |
[2025-06-28 15:45:27,679] | RAMD32   |   168 |                 CLB |
[2025-06-28 15:45:27,679] | FDSE     |   159 |            Register |
[2025-06-28 15:45:27,679] | RAMD64E  |    72 |                 CLB |
[2025-06-28 15:45:27,679] | RAMS64E1 |    32 |                 CLB |
[2025-06-28 15:45:27,679] | RAMB18E2 |    29 |            BLOCKRAM |
[2025-06-28 15:45:27,679] | RAMS64E  |    20 |                 CLB |
[2025-06-28 15:45:27,679] | RAMB36E2 |     8 |            BLOCKRAM |
[2025-06-28 15:45:27,679] | MUXF9    |     4 |                 CLB |
[2025-06-28 15:45:27,679] | BUFGCE   |     3 |               Clock |
[2025-06-28 15:45:27,679] +----------+-------+---------------------+
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 10. Black Boxes
[2025-06-28 15:45:27,679] ---------------
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] +----------+------+
[2025-06-28 15:45:27,679] | Ref Name | Used |
[2025-06-28 15:45:27,679] +----------+------+
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,679] 11. Instantiated Netlists
[2025-06-28 15:45:27,679] -------------------------
[2025-06-28 15:45:27,679] 
[2025-06-28 15:45:27,680] +----------+------+
[2025-06-28 15:45:27,680] | Ref Name | Used |
[2025-06-28 15:45:27,680] +----------+------+
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680] 12. SLR Connectivity
[2025-06-28 15:45:27,680] --------------------
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680] +----------------------------------+------+-------+-----------+-------+
[2025-06-28 15:45:27,680] |                                  | Used | Fixed | Available | Util% |
[2025-06-28 15:45:27,680] +----------------------------------+------+-------+-----------+-------+
[2025-06-28 15:45:27,680] | SLR1 <-> SLR0                    |    0 |       |     23040 |  0.00 |
[2025-06-28 15:45:27,680] |   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
[2025-06-28 15:45:27,680] |     Using TX_REG only            |    0 |     0 |           |       |
[2025-06-28 15:45:27,680] |     Using RX_REG only            |    0 |     0 |           |       |
[2025-06-28 15:45:27,680] |     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
[2025-06-28 15:45:27,680] |   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
[2025-06-28 15:45:27,680] |     Using TX_REG only            |    0 |     0 |           |       |
[2025-06-28 15:45:27,680] |     Using RX_REG only            |    0 |     0 |           |       |
[2025-06-28 15:45:27,680] |     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
[2025-06-28 15:45:27,680] +----------------------------------+------+-------+-----------+-------+
[2025-06-28 15:45:27,680] | Total SLLs Used                  |    0 |       |           |       |
[2025-06-28 15:45:27,680] +----------------------------------+------+-------+-----------+-------+
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680] 13. SLR Connectivity Matrix
[2025-06-28 15:45:27,680] ---------------------------
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680] +-----------+------+------+
[2025-06-28 15:45:27,680] | FROM \ TO | SLR1 | SLR0 |
[2025-06-28 15:45:27,680] +-----------+------+------+
[2025-06-28 15:45:27,680] | SLR1      |    0 |    0 |
[2025-06-28 15:45:27,680] | SLR0      |    0 |    0 |
[2025-06-28 15:45:27,680] +-----------+------+------+
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680] 14. SLR CLB Logic and Dedicated Block Utilization
[2025-06-28 15:45:27,680] -------------------------------------------------
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680] +----------------------------+-------+------+--------+--------+
[2025-06-28 15:45:27,680] |          Site Type         |  SLR0 | SLR1 | SLR0 % | SLR1 % |
[2025-06-28 15:45:27,680] +----------------------------+-------+------+--------+--------+
[2025-06-28 15:45:27,680] | CLB                        |  3285 |    0 |   5.98 |   0.00 |
[2025-06-28 15:45:27,680] |   CLBL                     |  1480 |    0 |   5.05 |   0.00 |
[2025-06-28 15:45:27,680] |   CLBM                     |  1805 |    0 |   7.03 |   0.00 |
[2025-06-28 15:45:27,680] | CLB LUTs                   | 12261 |    0 |   2.79 |   0.00 |
[2025-06-28 15:45:27,680] |   LUT as Logic             |  9342 |    0 |   2.12 |   0.00 |
[2025-06-28 15:45:27,680] |   LUT as Memory            |  2919 |    0 |   1.42 |   0.00 |
[2025-06-28 15:45:27,680] |     LUT as Distributed RAM |   855 |    0 |   0.42 |   0.00 |
[2025-06-28 15:45:27,680] |     LUT as Shift Register  |  2064 |    0 |   1.00 |   0.00 |
[2025-06-28 15:45:27,680] | CLB Registers              | 15519 |    0 |   1.76 |   0.00 |
[2025-06-28 15:45:27,680] | CARRY8                     |   507 |    0 |   0.92 |   0.00 |
[2025-06-28 15:45:27,680] | F7 Muxes                   |   869 |    0 |   0.40 |   0.00 |
[2025-06-28 15:45:27,680] | F8 Muxes                   |   212 |    0 |   0.19 |   0.00 |
[2025-06-28 15:45:27,680] | F9 Muxes                   |     4 |    0 |  <0.01 |   0.00 |
[2025-06-28 15:45:27,680] | Block RAM Tile             |  22.5 |    0 |   3.35 |   0.00 |
[2025-06-28 15:45:27,680] |   RAMB36/FIFO              |     8 |    0 |   1.19 |   0.00 |
[2025-06-28 15:45:27,680] |   RAMB18                   |    29 |    0 |   2.16 |   0.00 |
[2025-06-28 15:45:27,680] | URAM                       |     0 |    0 |   0.00 |   0.00 |
[2025-06-28 15:45:27,680] | DSPs                       |   512 |    0 |  17.78 |   0.00 |
[2025-06-28 15:45:27,680] | Unique Control Sets        |   211 |    0 |   0.19 |   0.00 |
[2025-06-28 15:45:27,680] +----------------------------+-------+------+--------+--------+
[2025-06-28 15:45:27,680] * Note: Available Control Sets based on CLB Registers / 8
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680] 15. SLR IO Utilization
[2025-06-28 15:45:27,680] ----------------------
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2025-06-28 15:45:27,680] | SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
[2025-06-28 15:45:27,680] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2025-06-28 15:45:27,680] | SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
[2025-06-28 15:45:27,680] | SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
[2025-06-28 15:45:27,680] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2025-06-28 15:45:27,680] | Total     |         0 |         |          0 |          |          0 |          |   0 |
[2025-06-28 15:45:27,680] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680] # report_timing
[2025-06-28 15:45:27,680] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
[2025-06-28 15:45:27,680] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-06-28 15:45:27,680] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-06-28 15:45:27,680] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-06-28 15:45:27,680] INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
[2025-06-28 15:45:27,680] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-28 15:45:27,680] -----------------------------------------------------------------------------------------
[2025-06-28 15:45:27,680] | Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-06-28 15:45:27,680] | Date              : Sat Jun 28 15:45:11 2025
[2025-06-28 15:45:27,680] | Host              : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-06-28 15:45:27,680] | Command           : report_timing
[2025-06-28 15:45:27,680] | Design            : finn_design_wrapper
[2025-06-28 15:45:27,680] | Device            : xcu50-fsvh2104
[2025-06-28 15:45:27,680] | Speed File        : -2L  PRODUCTION 1.30 05-01-2022
[2025-06-28 15:45:27,680] | Temperature Grade : E
[2025-06-28 15:45:27,680] -----------------------------------------------------------------------------------------
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680] Timing Report
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680] Slack (MET) :             1.857ns  (required time - arrival time)
[2025-06-28 15:45:27,680]   Source:                 finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/mac_muladd_4s_4s_9s_9_4_1_U42/MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U/p_reg_reg/DSP_OUTPUT_INST/CLK
[2025-06-28 15:45:27,680]                             (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-06-28 15:45:27,680]   Destination:            finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[3]/D
[2025-06-28 15:45:27,680]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-06-28 15:45:27,680]   Path Group:             ap_clk
[2025-06-28 15:45:27,680]   Path Type:              Setup (Max at Slow Process Corner)
[2025-06-28 15:45:27,680]   Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
[2025-06-28 15:45:27,680]   Data Path Delay:        8.093ns  (logic 2.376ns (29.359%)  route 5.717ns (70.641%))
[2025-06-28 15:45:27,680]   Logic Levels:           18  (CARRY8=7 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
[2025-06-28 15:45:27,680]   Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
[2025-06-28 15:45:27,680]     Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 )
[2025-06-28 15:45:27,680]     Source Clock Delay      (SCD):    0.060ns
[2025-06-28 15:45:27,680]     Clock Pessimism Removal (CPR):    0.000ns
[2025-06-28 15:45:27,680]   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
[2025-06-28 15:45:27,680]     Total System Jitter     (TSJ):    0.071ns
[2025-06-28 15:45:27,680]     Total Input Jitter      (TIJ):    0.000ns
[2025-06-28 15:45:27,680]     Discrete Jitter          (DJ):    0.000ns
[2025-06-28 15:45:27,680]     Phase Error              (PE):    0.000ns
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680]     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
[2025-06-28 15:45:27,680]   -------------------------------------------------------------------    -------------------
[2025-06-28 15:45:27,680]                          (clock ap_clk rise edge)     0.000     0.000 r
[2025-06-28 15:45:27,680]                                                       0.000     0.000 r  ap_clk (IN)
[2025-06-28 15:45:27,680]                          net (fo=22272, unset)        0.060     0.060    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/mac_muladd_4s_4s_9s_9_4_1_U42/MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U/p_reg_reg/CLK
[2025-06-28 15:45:27,680]     DSP48E2_X25Y71       DSP_OUTPUT                                   r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/mac_muladd_4s_4s_9s_9_4_1_U42/MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U/p_reg_reg/DSP_OUTPUT_INST/CLK
[2025-06-28 15:45:27,680]   -------------------------------------------------------------------    -------------------
[2025-06-28 15:45:27,680]     DSP48E2_X25Y71       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
[2025-06-28 15:45:27,680]                                                       0.213     0.273 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/mac_muladd_4s_4s_9s_9_4_1_U42/MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U/p_reg_reg/DSP_OUTPUT_INST/P[0]
[2025-06-28 15:45:27,680]                          net (fo=3, routed)           0.391     0.664    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/mac_muladd_4s_4s_9s_9_4_1_U42/MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U/p_reg_reg_n_108
[2025-06-28 15:45:27,680]     SLICE_X179Y178       LUT3 (Prop_H6LUT_SLICEM_I2_O)
[2025-06-28 15:45:27,680]                                                       0.125     0.789 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/mac_muladd_4s_4s_9s_9_4_1_U42/MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U/add_i5_i3_49233_fu_302[14]_i_186/O
[2025-06-28 15:45:27,680]                          net (fo=1, routed)           0.259     1.048    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/mac_muladd_4s_4s_9s_9_4_1_U42/MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U/add_i5_i3_49233_fu_302[14]_i_186_n_3
[2025-06-28 15:45:27,680]     SLICE_X178Y178       CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
[2025-06-28 15:45:27,680]                                                       0.096     1.144 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/mac_muladd_4s_4s_9s_9_4_1_U42/MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U/add_i5_i3_49233_fu_302_reg[14]_i_149/O[2]
[2025-06-28 15:45:27,680]                          net (fo=2, routed)           0.130     1.274    MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/sext_ln840_20_fu_2418_p1[2]
[2025-06-28 15:45:27,680]     SLICE_X178Y180       LUT2 (Prop_C6LUT_SLICEL_I0_O)
[2025-06-28 15:45:27,680]                                                       0.096     1.370 r  add_i5_i3_49233_fu_302[14]_i_155/O
[2025-06-28 15:45:27,680]                          net (fo=1, routed)           0.010     1.380    add_i5_i3_49233_fu_302[14]_i_155_n_3
[2025-06-28 15:45:27,680]     SLICE_X178Y180       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
[2025-06-28 15:45:27,680]                                                       0.196     1.576 r  add_i5_i3_49233_fu_302_reg[14]_i_102/O[5]
[2025-06-28 15:45:27,680]                          net (fo=1, routed)           0.441     2.017    MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/sext_ln840_21_fu_2428_p1[5]
[2025-06-28 15:45:27,680]     SLICE_X165Y182       LUT2 (Prop_F6LUT_SLICEL_I1_O)
[2025-06-28 15:45:27,680]                                                       0.123     2.140 r  add_i5_i3_49233_fu_302[14]_i_59/O
[2025-06-28 15:45:27,680]                          net (fo=1, routed)           0.011     2.151    add_i5_i3_49233_fu_302[14]_i_59_n_3
[2025-06-28 15:45:27,680]     SLICE_X165Y182       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
[2025-06-28 15:45:27,680]                                                       0.155     2.306 r  add_i5_i3_49233_fu_302_reg[14]_i_47/CO[7]
[2025-06-28 15:45:27,680]                          net (fo=1, routed)           0.026     2.332    add_i5_i3_49233_fu_302_reg[14]_i_47_n_3
[2025-06-28 15:45:27,680]     SLICE_X165Y183       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
[2025-06-28 15:45:27,680]                                                       0.076     2.408 r  add_i5_i3_49233_fu_302_reg[14]_i_24/O[1]
[2025-06-28 15:45:27,680]                          net (fo=4, routed)           0.538     2.946    MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/sext_ln840_30_fu_2489_p1[9]
[2025-06-28 15:45:27,680]     SLICE_X149Y183       LUT3 (Prop_H6LUT_SLICEM_I2_O)
[2025-06-28 15:45:27,680]                                                       0.152     3.098 r  add_i5_i3_49233_fu_302[14]_i_26/O
[2025-06-28 15:45:27,680]                          net (fo=1, routed)           0.142     3.240    add_i5_i3_49233_fu_302[14]_i_26_n_3
[2025-06-28 15:45:27,680]     SLICE_X149Y183       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[4])
[2025-06-28 15:45:27,680]                                                       0.172     3.412 r  add_i5_i3_49233_fu_302_reg[14]_i_16/CO[4]
[2025-06-28 15:45:27,680]                          net (fo=4, routed)           0.320     3.732    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/add_i5_i3_49233_fu_302_reg[14]_2[0]
[2025-06-28 15:45:27,680]     SLICE_X145Y183       LUT3 (Prop_C6LUT_SLICEM_I2_O)
[2025-06-28 15:45:27,680]                                                       0.123     3.855 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/add_i5_i3_49233_fu_302[14]_i_20/O
[2025-06-28 15:45:27,680]                          net (fo=1, routed)           0.102     3.957    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/add_i5_i3_49233_fu_302[14]_i_20_n_3
[2025-06-28 15:45:27,680]     SLICE_X145Y181       LUT6 (Prop_E6LUT_SLICEM_I2_O)
[2025-06-28 15:45:27,680]                                                       0.124     4.081 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/add_i5_i3_49233_fu_302[14]_i_11/O
[2025-06-28 15:45:27,680]                          net (fo=1, routed)           0.014     4.095    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/mac_muladd_4s_4s_9s_9_4_1_U51/MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U/S[2]
[2025-06-28 15:45:27,680]     SLICE_X145Y181       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[6])
[2025-06-28 15:45:27,680]                                                       0.136     4.231 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/mac_muladd_4s_4s_9s_9_4_1_U51/MVAU_hls_2_mac_muladd_4s_4s_9s_9_4_1_DSP48_1_U/add_i5_i3_49233_fu_302_reg[14]_i_2/O[6]
[2025-06-28 15:45:27,680]                          net (fo=29, routed)          1.384     5.615    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/add_ln840_49_fu_2493_p2[14]
[2025-06-28 15:45:27,680]     SLICE_X113Y173       LUT2 (Prop_H6LUT_SLICEL_I1_O)
[2025-06-28 15:45:27,680]                                                       0.099     5.714 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/B_V_data_1_payload_A[3]_i_79__0/O
[2025-06-28 15:45:27,680]                          net (fo=1, routed)           0.010     5.724    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/B_V_data_1_payload_A[3]_i_79__0_n_3
[2025-06-28 15:45:27,680]     SLICE_X113Y173       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
[2025-06-28 15:45:27,680]                                                       0.122     5.846 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/B_V_data_1_payload_A_reg[3]_i_19__0/CO[7]
[2025-06-28 15:45:27,680]                          net (fo=3, routed)           0.854     6.700    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/icmp_ln1039_8_fu_2667_p2
[2025-06-28 15:45:27,680]     SLICE_X121Y180       LUT4 (Prop_D5LUT_SLICEM_I0_O)
[2025-06-28 15:45:27,680]                                                       0.097     6.797 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/B_V_data_1_payload_A[3]_i_16__0/O
[2025-06-28 15:45:27,680]                          net (fo=5, routed)           0.189     6.986    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/B_V_data_1_payload_A[3]_i_16__0_n_3
[2025-06-28 15:45:27,680]     SLICE_X121Y180       LUT6 (Prop_F6LUT_SLICEM_I4_O)
[2025-06-28 15:45:27,680]                                                       0.051     7.037 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/B_V_data_1_payload_A[3]_i_7__1/O
[2025-06-28 15:45:27,680]                          net (fo=3, routed)           0.141     7.178    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/B_V_data_1_payload_A[3]_i_7__1_n_3
[2025-06-28 15:45:27,680]     SLICE_X120Y181       LUT5 (Prop_D5LUT_SLICEL_I3_O)
[2025-06-28 15:45:27,680]                                                       0.110     7.288 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/B_V_data_1_payload_A[3]_i_3__1/O
[2025-06-28 15:45:27,680]                          net (fo=2, routed)           0.117     7.405    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/B_V_data_1_payload_A[3]_i_3__1_n_3
[2025-06-28 15:45:27,680]     SLICE_X121Y181       LUT4 (Prop_D5LUT_SLICEM_I0_O)
[2025-06-28 15:45:27,680]                                                       0.110     7.515 r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_58/B_V_data_1_payload_A[3]_i_2__1/O
[2025-06-28 15:45:27,680]                          net (fo=2, routed)           0.638     8.153    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[3]_0[3]
[2025-06-28 15:45:27,680]     SLICE_X144Y182       FDRE                                         r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[3]/D
[2025-06-28 15:45:27,680]   -------------------------------------------------------------------    -------------------
[2025-06-28 15:45:27,680] 
[2025-06-28 15:45:27,680]                          (clock ap_clk rise edge)    10.000    10.000 r
[2025-06-28 15:45:27,680]                                                       0.000    10.000 r  ap_clk (IN)
[2025-06-28 15:45:27,680]                          net (fo=22272, unset)        0.020    10.020    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/ap_clk
[2025-06-28 15:45:27,680]     SLICE_X144Y182       FDRE                                         r  finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[3]/C
[2025-06-28 15:45:27,680]                          clock pessimism              0.000    10.020
[2025-06-28 15:45:27,680]                          clock uncertainty           -0.035     9.985
[2025-06-28 15:45:27,680]     SLICE_X144Y182       FDRE (Setup_EFF_SLICEL_C_D)
[2025-06-28 15:45:27,681]                                                       0.025    10.010    finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[3]
[2025-06-28 15:45:27,681]   -------------------------------------------------------------------
[2025-06-28 15:45:27,681]                          required time                         10.010
[2025-06-28 15:45:27,681]                          arrival time                          -8.153
[2025-06-28 15:45:27,681]   -------------------------------------------------------------------
[2025-06-28 15:45:27,681]                          slack                                  1.857
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] # report_power
[2025-06-28 15:45:27,681] Command: report_power
[2025-06-28 15:45:27,681] Running Vector-less Activity Propagation...
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] Finished Running Vector-less Activity Propagation
[2025-06-28 15:45:27,681] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-28 15:45:27,681] ----------------------------------------------------------------------------------------
[2025-06-28 15:45:27,681] | Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-06-28 15:45:27,681] | Date             : Sat Jun 28 15:45:20 2025
[2025-06-28 15:45:27,681] | Host             : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-06-28 15:45:27,681] | Command          : report_power
[2025-06-28 15:45:27,681] | Design           : finn_design_wrapper
[2025-06-28 15:45:27,681] | Device           : xcu50-fsvh2104-2L-e
[2025-06-28 15:45:27,681] | Design State     : routed
[2025-06-28 15:45:27,681] | Grade            : extended
[2025-06-28 15:45:27,681] | Process          : typical
[2025-06-28 15:45:27,681] | Characterization : Production
[2025-06-28 15:45:27,681] ----------------------------------------------------------------------------------------
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] Power Report
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] Table of Contents
[2025-06-28 15:45:27,681] -----------------
[2025-06-28 15:45:27,681] 1. Summary
[2025-06-28 15:45:27,681] 1.1 On-Chip Components
[2025-06-28 15:45:27,681] 1.2 Power Supply Summary
[2025-06-28 15:45:27,681] 1.3 Confidence Level
[2025-06-28 15:45:27,681] 2. Settings
[2025-06-28 15:45:27,681] 2.1 Environment
[2025-06-28 15:45:27,681] 2.2 Clock Constraints
[2025-06-28 15:45:27,681] 3. Detailed Reports
[2025-06-28 15:45:27,681] 3.1 By Hierarchy
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 1. Summary
[2025-06-28 15:45:27,681] ----------
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] +--------------------------+--------------+
[2025-06-28 15:45:27,681] | Total On-Chip Power (W)  | 2.496        |
[2025-06-28 15:45:27,681] |   FPGA Power (W)         | 2.255        |
[2025-06-28 15:45:27,681] |   HBM Power (W)          | 0.240        |
[2025-06-28 15:45:27,681] | Design Power Budget (W)  | Unspecified* |
[2025-06-28 15:45:27,681] | Power Budget Margin (W)  | NA           |
[2025-06-28 15:45:27,681] | Dynamic (W)              | 0.279        |
[2025-06-28 15:45:27,681] | Device Static (W)        | 2.217        |
[2025-06-28 15:45:27,681] | Effective TJA (C/W)      | 0.5          |
[2025-06-28 15:45:27,681] | Max Ambient (C)          | 98.7         |
[2025-06-28 15:45:27,681] | Junction Temperature (C) | 26.3         |
[2025-06-28 15:45:27,681] | Confidence Level         | Medium       |
[2025-06-28 15:45:27,681] | Setting File             | ---          |
[2025-06-28 15:45:27,681] | Simulation Activity File | ---          |
[2025-06-28 15:45:27,681] | Design Nets Matched      | NA           |
[2025-06-28 15:45:27,681] +--------------------------+--------------+
[2025-06-28 15:45:27,681] * Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 1.1 On-Chip Components
[2025-06-28 15:45:27,681] ----------------------
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] +--------------------------+-----------+----------+-----------+-----------------+
[2025-06-28 15:45:27,681] | On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
[2025-06-28 15:45:27,681] +--------------------------+-----------+----------+-----------+-----------------+
[2025-06-28 15:45:27,681] | Clocks                   |     0.073 |        3 |       --- |             --- |
[2025-06-28 15:45:27,681] | CLB Logic                |     0.059 |    32981 |       --- |             --- |
[2025-06-28 15:45:27,681] |   LUT as Logic           |     0.031 |     9342 |    871680 |            1.07 |
[2025-06-28 15:45:27,681] |   LUT as Distributed RAM |     0.018 |      855 |    403200 |            0.21 |
[2025-06-28 15:45:27,681] |   LUT as Shift Register  |     0.008 |     2064 |    403200 |            0.51 |
[2025-06-28 15:45:27,681] |   CARRY8                 |     0.002 |      507 |    108960 |            0.47 |
[2025-06-28 15:45:27,681] |   Register               |     0.001 |    15519 |   1743360 |            0.89 |
[2025-06-28 15:45:27,681] |   BUFG                   |    <0.001 |        3 |        64 |            4.69 |
[2025-06-28 15:45:27,681] |   Others                 |     0.000 |      920 |       --- |             --- |
[2025-06-28 15:45:27,681] |   F7/F8 Muxes            |     0.000 |     1081 |    871680 |            0.12 |
[2025-06-28 15:45:27,681] | Signals                  |     0.046 |    41758 |       --- |             --- |
[2025-06-28 15:45:27,681] | Block RAM                |     0.019 |     22.5 |      1344 |            1.67 |
[2025-06-28 15:45:27,681] | DSPs                     |     0.082 |      512 |      5952 |            8.60 |
[2025-06-28 15:45:27,681] | Static Power             |     2.217 |          |           |                 |
[2025-06-28 15:45:27,681] | Total                    |     2.496 |          |           |                 |
[2025-06-28 15:45:27,681] +--------------------------+-----------+----------+-----------+-----------------+
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 1.2 Power Supply Summary
[2025-06-28 15:45:27,681] ------------------------
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] +------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-06-28 15:45:27,681] | Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
[2025-06-28 15:45:27,681] +------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-06-28 15:45:27,681] | Vccint     |       0.850 |     1.179 |       0.326 |      0.853 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | Vccint_io  |       0.850 |     0.202 |       0.000 |      0.202 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | Vccbram    |       0.850 |     0.022 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | Vccaux     |       1.800 |     0.550 |       0.000 |      0.550 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | Vccaux_io  |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | Vccadc     |       1.800 |     0.016 |       0.000 |      0.016 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | VCC_IO_HBM |       1.200 |     0.082 |       0.000 |      0.082 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | VCC_HBM    |       1.200 |     0.076 |       0.000 |      0.076 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | VCCAUX_HBM |       2.500 |     0.022 |       0.000 |      0.022 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] | MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-28 15:45:27,681] +------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 1.3 Confidence Level
[2025-06-28 15:45:27,681] --------------------
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-06-28 15:45:27,681] | User Input Data             | Confidence | Details                                        | Action                                                                                                     |
[2025-06-28 15:45:27,681] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-06-28 15:45:27,681] | Design implementation state | High       | Design is routed                               |                                                                                                            |
[2025-06-28 15:45:27,681] | Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
[2025-06-28 15:45:27,681] | I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
[2025-06-28 15:45:27,681] | Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
[2025-06-28 15:45:27,681] | Device models               | High       | Device models are Production                   |                                                                                                            |
[2025-06-28 15:45:27,681] |                             |            |                                                |                                                                                                            |
[2025-06-28 15:45:27,681] | Overall confidence level    | Medium     |                                                |                                                                                                            |
[2025-06-28 15:45:27,681] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 2. Settings
[2025-06-28 15:45:27,681] -----------
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 2.1 Environment
[2025-06-28 15:45:27,681] ---------------
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] +-----------------------+--------------------------+
[2025-06-28 15:45:27,681] | Ambient Temp (C)      | 25.0                     |
[2025-06-28 15:45:27,681] | ThetaJA (C/W)         | 0.5                      |
[2025-06-28 15:45:27,681] | Airflow (LFM)         | 250                      |
[2025-06-28 15:45:27,681] | Heat Sink             | medium (Medium Profile)  |
[2025-06-28 15:45:27,681] | ThetaSA (C/W)         | 0.7                      |
[2025-06-28 15:45:27,681] | Board Selection       | medium (10"x10")         |
[2025-06-28 15:45:27,681] | # of Board Layers     | 12to15 (12 to 15 Layers) |
[2025-06-28 15:45:27,681] | Board Temperature (C) | 25.0                     |
[2025-06-28 15:45:27,681] +-----------------------+--------------------------+
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 2.2 Clock Constraints
[2025-06-28 15:45:27,681] ---------------------
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] +--------+--------+-----------------+
[2025-06-28 15:45:27,681] | Clock  | Domain | Constraint (ns) |
[2025-06-28 15:45:27,681] +--------+--------+-----------------+
[2025-06-28 15:45:27,681] | ap_clk | ap_clk |            10.0 |
[2025-06-28 15:45:27,681] +--------+--------+-----------------+
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 3. Detailed Reports
[2025-06-28 15:45:27,681] -------------------
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] 3.1 By Hierarchy
[2025-06-28 15:45:27,681] ----------------
[2025-06-28 15:45:27,681] 
[2025-06-28 15:45:27,681] +-------------------------------------+-----------+
[2025-06-28 15:45:27,681] | Name                                | Power (W) |
[2025-06-28 15:45:27,681] +-------------------------------------+-----------+
[2025-06-28 15:45:27,681] | finn_design_wrapper                 |     0.279 |
[2025-06-28 15:45:27,681] |   finn_design_i                     |     0.273 |
[2025-06-28 15:45:27,681] |     ConvolutionInputGenerator_rtl_0 |     0.003 |
[2025-06-28 15:45:27,681] |       inst                          |     0.003 |
[2025-06-28 15:45:27,681] |     ConvolutionInputGenerator_rtl_1 |     0.007 |
[2025-06-28 15:45:27,681] |       inst                          |     0.007 |
[2025-06-28 15:45:27,681] |     MVAU_hls_0                      |     0.054 |
[2025-06-28 15:45:27,681] |       MVAU_hls_0                    |     0.054 |
[2025-06-28 15:45:27,681] |     MVAU_hls_1                      |     0.096 |
[2025-06-28 15:45:27,681] |       MVAU_hls_1                    |     0.068 |
[2025-06-28 15:45:27,681] |       MVAU_hls_1_wstrm              |     0.028 |
[2025-06-28 15:45:27,681] |     MVAU_hls_2                      |     0.051 |
[2025-06-28 15:45:27,681] |       MVAU_hls_2                    |     0.044 |
[2025-06-28 15:45:27,681] |       MVAU_hls_2_wstrm              |     0.007 |
[2025-06-28 15:45:27,681] |     MVAU_hls_3                      |     0.024 |
[2025-06-28 15:45:27,681] |       MVAU_hls_3                    |     0.016 |
[2025-06-28 15:45:27,681] |       MVAU_hls_3_wstrm              |     0.002 |
[2025-06-28 15:45:27,681] |     MVAU_rtl_0                      |     0.003 |
[2025-06-28 15:45:27,681] |       MVAU_rtl_0                    |     0.001 |
[2025-06-28 15:45:27,681] |       MVAU_rtl_0_wstrm              |     0.002 |
[2025-06-28 15:45:27,681] |     StreamingFIFO_rtl_1             |     0.016 |
[2025-06-28 15:45:27,681] |       inst                          |     0.016 |
[2025-06-28 15:45:27,681] |     StreamingFIFO_rtl_10            |     0.002 |
[2025-06-28 15:45:27,682] |       inst                          |     0.002 |
[2025-06-28 15:45:27,682] |     StreamingFIFO_rtl_2             |     0.001 |
[2025-06-28 15:45:27,682] |       fifo                          |     0.001 |
[2025-06-28 15:45:27,682] |     StreamingFIFO_rtl_4             |     0.006 |
[2025-06-28 15:45:27,682] |       inst                          |     0.006 |
[2025-06-28 15:45:27,682] |     StreamingMaxPool_hls_0          |     0.002 |
[2025-06-28 15:45:27,682] |       inst                          |     0.002 |
[2025-06-28 15:45:27,682] |     StreamingMaxPool_hls_1          |     0.003 |
[2025-06-28 15:45:27,682] |       inst                          |     0.003 |
[2025-06-28 15:45:27,682] +-------------------------------------+-----------+
[2025-06-28 15:45:27,682] 
[2025-06-28 15:45:27,682] 
[2025-06-28 15:45:27,682] 0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-28 15:45:27,682] report_power completed successfully
[2025-06-28 15:45:27,682] report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5281.648 ; gain = 475.418 ; free physical = 27162 ; free virtual = 33396
[2025-06-28 15:45:27,682] # set util [report_utilization -return_string]
[2025-06-28 15:45:27,682] # set util_lut [exec echo $util | grep LUT | head -n 1 | cut -d| -f3 | tr -d " "]
[2025-06-28 15:45:27,682] # set util_lutram [exec echo $util | grep LUT | head -n 3 | tail -1 | cut -d| -f3 | tr -d " "]
[2025-06-28 15:45:27,682] # set util_ff [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *.F*E*}]]
[2025-06-28 15:45:27,682] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_GROUP == DSP}'.
[2025-06-28 15:45:27,682] # set util_dsp [llength [get_cells -hier -filter {PRIMITIVE_GROUP == DSP}]]
[2025-06-28 15:45:27,682] # set time_wns [get_property SLACK [get_timing_paths]]
[2025-06-28 15:45:27,682] # set util_bram18 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}]]
[2025-06-28 15:45:27,682] # set util_bram36 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB36*}]]
[2025-06-28 15:45:27,682] # set util_carry [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *CARRY*}]]
[2025-06-28 15:45:27,682] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}'.
[2025-06-28 15:45:27,682] # set util_uram [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}]]
[2025-06-28 15:45:27,682] # set vivado_version [version -short]
[2025-06-28 15:45:27,682] # set vivado_build_no [exec echo $util | grep Build | head -n 1 | cut -d\  -f9]
[2025-06-28 15:45:27,682] # set util_bram [expr $util_bram18/2 + $util_bram36]
[2025-06-28 15:45:27,682] # puts "LUT: $util_lut FF: $util_ff DSP: $util_dsp BRAM: $util_bram"
[2025-06-28 15:45:27,682] LUT: 12261 FF: 15519 DSP: 0 BRAM: 22
[2025-06-28 15:45:27,682] # set fp [open res.txt w]
[2025-06-28 15:45:27,682] # puts $fp "LUT=$util_lut"
[2025-06-28 15:45:27,682] # puts $fp "LUTRAM=$util_lutram"
[2025-06-28 15:45:27,682] # puts $fp "FF=$util_ff"
[2025-06-28 15:45:27,682] # puts $fp "DSP=$util_dsp"
[2025-06-28 15:45:27,682] # puts $fp "BRAM=$util_bram"
[2025-06-28 15:45:27,682] # puts $fp "BRAM_18K=$util_bram18"
[2025-06-28 15:45:27,682] # puts $fp "BRAM_36K=$util_bram36"
[2025-06-28 15:45:27,682] # puts $fp "URAM=$util_uram"
[2025-06-28 15:45:27,682] # puts $fp "Carry=$util_carry"
[2025-06-28 15:45:27,682] # puts $fp "WNS=$time_wns"
[2025-06-28 15:45:27,682] # puts $fp "Delay=$time_wns"
[2025-06-28 15:45:27,682] # puts $fp "vivado_version=$vivado_version"
[2025-06-28 15:45:27,682] # puts $fp "vivado_build_no=$vivado_build_no"
[2025-06-28 15:45:27,682] # close $fp
[2025-06-28 15:45:27,682] # exit
[2025-06-28 15:45:27,682] INFO: [Common 17-206] Exiting Vivado at Sat Jun 28 15:45:23 2025...
[2025-06-28 15:45:27,682] /home/changhong/prj/finn/deps/oh-my-xilinx/vivadoprojgen.sh:30: no matches found: ../*.vhd
[2025-06-28 15:45:27,682] /home/changhong/prj/finn/deps/oh-my-xilinx/vivadoprojgen.sh:32: no matches found: ../*.h
[2025-06-28 15:45:27,682] /home/changhong/prj/finn/deps/oh-my-xilinx/vivadoprojgen.sh:33: no matches found: ../*.xdc
[2025-06-28 15:45:27,682] cat: finn_design_wrapper.xdc: input file is output file
[2025-06-28 15:45:27,682] ['LUT', '12261']
[2025-06-28 15:45:27,682] ['LUTRAM', '2919']
[2025-06-28 15:45:27,682] ['FF', '15519']
[2025-06-28 15:45:27,682] ['DSP', '0']
[2025-06-28 15:45:27,682] ['BRAM', '22']
[2025-06-28 15:45:27,682] ['BRAM_18K', '29']
[2025-06-28 15:45:27,682] ['BRAM_36K', '8']
[2025-06-28 15:45:27,682] ['URAM', '0']
[2025-06-28 15:45:27,682] ['Carry', '507']
[2025-06-28 15:45:27,682] ['WNS', '1.857']
[2025-06-28 15:45:27,682] ['Delay', '1.857']
[2025-06-28 15:45:27,682] ['vivado_version', '2022.2']
[2025-06-28 15:45:27,682] ['vivado_build_no', '3671981']
[2025-06-28 15:45:27,682] ['']
[2025-06-28 15:45:27,685] Running step: step_synthesize_bitfile [17/19]
[2025-06-28 15:45:27,686] Running step: step_make_pynq_driver [18/19]
[2025-06-28 15:45:27,687] Running step: step_deployment_package [19/19]
