Classic Timing Analyzer report for register-8_with_CLR
Sat Mar 30 14:17:43 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                       ;
+------------------------------+-------+---------------+-------------+---------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                            ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.952 ns    ; D0                              ; register-4_with_CLR:inst|inst3  ; --         ; PC       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.303 ns    ; register-4_with_CLR:inst2|inst1 ; Q6                              ; PC         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.830 ns   ; D5                              ; register-4_with_CLR:inst2|inst2 ; --         ; PC       ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                 ;                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------------------------------+---------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; PC              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------+
; tsu                                                                                   ;
+-------+--------------+------------+------+---------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                              ; To Clock ;
+-------+--------------+------------+------+---------------------------------+----------+
; N/A   ; None         ; 4.952 ns   ; D0   ; register-4_with_CLR:inst|inst3  ; PC       ;
; N/A   ; None         ; 4.268 ns   ; D3   ; register-4_with_CLR:inst|inst   ; PC       ;
; N/A   ; None         ; 4.261 ns   ; D6   ; register-4_with_CLR:inst2|inst1 ; PC       ;
; N/A   ; None         ; 4.143 ns   ; D1   ; register-4_with_CLR:inst|inst2  ; PC       ;
; N/A   ; None         ; 4.128 ns   ; D2   ; register-4_with_CLR:inst|inst1  ; PC       ;
; N/A   ; None         ; 4.101 ns   ; D7   ; register-4_with_CLR:inst2|inst  ; PC       ;
; N/A   ; None         ; 4.096 ns   ; D4   ; register-4_with_CLR:inst2|inst3 ; PC       ;
; N/A   ; None         ; 4.096 ns   ; D5   ; register-4_with_CLR:inst2|inst2 ; PC       ;
+-------+--------------+------------+------+---------------------------------+----------+


+---------------------------------------------------------------------------------------+
; tco                                                                                   ;
+-------+--------------+------------+---------------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                            ; To ; From Clock ;
+-------+--------------+------------+---------------------------------+----+------------+
; N/A   ; None         ; 9.303 ns   ; register-4_with_CLR:inst2|inst1 ; Q6 ; PC         ;
; N/A   ; None         ; 9.272 ns   ; register-4_with_CLR:inst2|inst2 ; Q5 ; PC         ;
; N/A   ; None         ; 9.272 ns   ; register-4_with_CLR:inst2|inst  ; Q7 ; PC         ;
; N/A   ; None         ; 9.258 ns   ; register-4_with_CLR:inst|inst1  ; Q2 ; PC         ;
; N/A   ; None         ; 9.250 ns   ; register-4_with_CLR:inst2|inst3 ; Q4 ; PC         ;
; N/A   ; None         ; 9.226 ns   ; register-4_with_CLR:inst|inst   ; Q3 ; PC         ;
; N/A   ; None         ; 9.225 ns   ; register-4_with_CLR:inst|inst2  ; Q1 ; PC         ;
; N/A   ; None         ; 8.887 ns   ; register-4_with_CLR:inst|inst3  ; Q0 ; PC         ;
+-------+--------------+------------+---------------------------------+----+------------+


+---------------------------------------------------------------------------------------------+
; th                                                                                          ;
+---------------+-------------+-----------+------+---------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                              ; To Clock ;
+---------------+-------------+-----------+------+---------------------------------+----------+
; N/A           ; None        ; -3.830 ns ; D4   ; register-4_with_CLR:inst2|inst3 ; PC       ;
; N/A           ; None        ; -3.830 ns ; D5   ; register-4_with_CLR:inst2|inst2 ; PC       ;
; N/A           ; None        ; -3.835 ns ; D7   ; register-4_with_CLR:inst2|inst  ; PC       ;
; N/A           ; None        ; -3.862 ns ; D2   ; register-4_with_CLR:inst|inst1  ; PC       ;
; N/A           ; None        ; -3.877 ns ; D1   ; register-4_with_CLR:inst|inst2  ; PC       ;
; N/A           ; None        ; -3.995 ns ; D6   ; register-4_with_CLR:inst2|inst1 ; PC       ;
; N/A           ; None        ; -4.002 ns ; D3   ; register-4_with_CLR:inst|inst   ; PC       ;
; N/A           ; None        ; -4.686 ns ; D0   ; register-4_with_CLR:inst|inst3  ; PC       ;
+---------------+-------------+-----------+------+---------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat Mar 30 14:17:43 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register-8_with_CLR -c register-8_with_CLR --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "PC" is an undefined clock
Info: No valid register-to-register data paths exist for clock "PC"
Info: tsu for register "register-4_with_CLR:inst|inst3" (data pin = "D0", clock pin = "PC") is 4.952 ns
    Info: + Longest pin to register delay is 7.865 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; PIN Node = 'D0'
        Info: 2: + IC(6.431 ns) + CELL(0.460 ns) = 7.865 ns; Loc. = LCFF_X25_Y4_N23; Fanout = 1; REG Node = 'register-4_with_CLR:inst|inst3'
        Info: Total cell delay = 1.434 ns ( 18.23 % )
        Info: Total interconnect delay = 6.431 ns ( 81.77 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "PC" to destination register is 2.873 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'PC'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'PC~clkctrl'
        Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.873 ns; Loc. = LCFF_X25_Y4_N23; Fanout = 1; REG Node = 'register-4_with_CLR:inst|inst3'
        Info: Total cell delay = 1.816 ns ( 63.21 % )
        Info: Total interconnect delay = 1.057 ns ( 36.79 % )
Info: tco from clock "PC" to destination pin "Q6" through register "register-4_with_CLR:inst2|inst1" is 9.303 ns
    Info: + Longest clock path from clock "PC" to source register is 2.873 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'PC'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'PC~clkctrl'
        Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.873 ns; Loc. = LCFF_X25_Y4_N11; Fanout = 1; REG Node = 'register-4_with_CLR:inst2|inst1'
        Info: Total cell delay = 1.816 ns ( 63.21 % )
        Info: Total interconnect delay = 1.057 ns ( 36.79 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.126 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y4_N11; Fanout = 1; REG Node = 'register-4_with_CLR:inst2|inst1'
        Info: 2: + IC(3.010 ns) + CELL(3.116 ns) = 6.126 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'Q6'
        Info: Total cell delay = 3.116 ns ( 50.87 % )
        Info: Total interconnect delay = 3.010 ns ( 49.13 % )
Info: th for register "register-4_with_CLR:inst2|inst3" (data pin = "D4", clock pin = "PC") is -3.830 ns
    Info: + Longest clock path from clock "PC" to destination register is 2.873 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'PC'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'PC~clkctrl'
        Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.873 ns; Loc. = LCFF_X25_Y4_N7; Fanout = 1; REG Node = 'register-4_with_CLR:inst2|inst3'
        Info: Total cell delay = 1.816 ns ( 63.21 % )
        Info: Total interconnect delay = 1.057 ns ( 36.79 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.009 ns
        Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 1; PIN Node = 'D4'
        Info: 2: + IC(5.731 ns) + CELL(0.206 ns) = 6.901 ns; Loc. = LCCOMB_X25_Y4_N6; Fanout = 1; COMB Node = 'register-4_with_CLR:inst2|inst3~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.009 ns; Loc. = LCFF_X25_Y4_N7; Fanout = 1; REG Node = 'register-4_with_CLR:inst2|inst3'
        Info: Total cell delay = 1.278 ns ( 18.23 % )
        Info: Total interconnect delay = 5.731 ns ( 81.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 156 megabytes
    Info: Processing ended: Sat Mar 30 14:17:43 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


