#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Jun 26 16:41:41 2015
# Process ID: 13724
# Log file: /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/vivado.log
# Journal file: /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.xpr
open_bd_design {/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {5} CONFIG.C_PROBE5_WIDTH {1}] [get_bd_cells ila_1]
delete_bd_objs [get_bd_nets cameralink_to_axis_0_m_axis_video_tdata] [get_bd_nets cameralink_to_axis_0_m_axis_video_tlast] [get_bd_nets cameralink_to_axis_0_m_axis_video_tuser] [get_bd_nets cameralink_to_axis_0_m_axis_video_tvalid] [get_bd_nets cameralink_to_axis_0_vtd_active_video] [get_bd_nets cameralink_to_axis_0_vtd_hblank] [get_bd_nets cameralink_to_axis_0_vtd_vblank] [get_bd_nets cameralink_to_axis_0_vtd_hsync] [get_bd_nets cameralink_to_axis_0_vtd_vsync]
endgroup
reset_target all [get_files  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
set_property PROGRAM.FILE {/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_2/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_2/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
close_hw
delete_bd_objs [get_bd_nets v_tc_0_active_video_out] [get_bd_nets v_tc_0_hblank_out] [get_bd_nets v_tc_0_hsync_out] [get_bd_nets v_tc_0_vblank_out] [get_bd_nets v_tc_0_vsync_out] [get_bd_cells ila_1]
open_run synth_2 -name synth_2
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
close_design
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets v_tc_0_active_video_out] [get_bd_nets v_tc_0_hsync_out] [get_bd_nets v_tc_0_vblank_out] [get_bd_nets v_tc_0_vsync_out] [get_bd_nets v_tc_0_hblank_out] [get_bd_cells ila_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:5.0 ila_0
endgroup
set_property location {2.5 994 630} [get_bd_cells ila_0]
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {5} CONFIG.C_MONITOR_TYPE {Native} CONFIG.C_ENABLE_ILA_AXI_MON {false}] [get_bd_cells ila_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_PROBE0_WIDTH {80} CONFIG.C_NUM_OF_PROBES {10}] [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins cameralink_to_axis_0/m_axis_video_tdata] [get_bd_pins ila_0/probe0]
connect_bd_net [get_bd_pins cameralink_to_axis_0/m_axis_video_tlast] [get_bd_pins ila_0/probe1]
connect_bd_net [get_bd_pins cameralink_to_axis_0/m_axis_video_tuser] [get_bd_pins ila_0/probe2]
connect_bd_net [get_bd_pins cameralink_to_axis_0/m_axis_video_tvalid] [get_bd_pins ila_0/probe3]
connect_bd_net [get_bd_pins cameralink_to_axis_0/vtd_active_video] [get_bd_pins ila_0/probe5]
delete_bd_objs [get_bd_nets cameralink_to_axis_0_vtd_active_video]
connect_bd_net [get_bd_pins cameralink_to_axis_0/vtd_active_video] [get_bd_pins ila_0/probe4]
connect_bd_net [get_bd_pins cameralink_to_axis_0/vtd_hblank] [get_bd_pins ila_0/probe5]
connect_bd_net [get_bd_pins cameralink_to_axis_0/vtd_vblank] [get_bd_pins ila_0/probe6]
connect_bd_net [get_bd_pins cameralink_to_axis_0/vtd_hsync] [get_bd_pins ila_0/probe7]
connect_bd_net [get_bd_pins cameralink_to_axis_0/vtd_vsync] [get_bd_pins ila_0/probe8]
connect_bd_net [get_bd_pins v_tc_0/active_video_out] [get_bd_pins ila_0/probe9]
reset_target all [get_files  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/design_1.bd]
connect_bd_net -net [get_bd_nets cameralink_to_axis_0_refclk_out] [get_bd_pins ila_0/clk] [get_bd_pins cameralink_to_axis_0/refclk_out]
save_bd_design
reset_target all [get_files  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
set_property PROGRAM.FILE {/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_2/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_2/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
set_property PROBES.FILE {/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_2/debug_nets.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_2/design_1_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
run_hw_ila hw_ila_1
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
