# TCL File Generated by Component Editor 16.1
# Thu Apr 19 21:54:02 CEST 2018
# DO NOT MODIFY


# 
# sample2lvl_converter "sample2lvl_converter" v1.0
#  2018.04.19.21:54:02
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module sample2lvl_converter
# 
set_module_property DESCRIPTION ""
set_module_property NAME sample2lvl_converter
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME sample2lvl_converter
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL sample2lvl_converter
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file sample2lvl_converter.sv VERILOG PATH sample2lvl_converter.sv TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point in
# 
add_interface in avalon_streaming end
set_interface_property in associatedClock clock
set_interface_property in associatedReset reset
set_interface_property in dataBitsPerSymbol 16
set_interface_property in errorDescriptor ""
set_interface_property in firstSymbolInHighOrderBits true
set_interface_property in maxChannel 0
set_interface_property in readyLatency 0
set_interface_property in ENABLED true
set_interface_property in EXPORT_OF ""
set_interface_property in PORT_NAME_MAP ""
set_interface_property in CMSIS_SVD_VARIABLES ""
set_interface_property in SVD_ADDRESS_GROUP ""

add_interface_port in in_data data Input 16
add_interface_port in in_ready ready Output 1
add_interface_port in in_valid valid Input 1


# 
# connection point csr
# 
add_interface csr avalon end
set_interface_property csr addressUnits WORDS
set_interface_property csr associatedClock clock
set_interface_property csr associatedReset reset
set_interface_property csr bitsPerSymbol 8
set_interface_property csr burstOnBurstBoundariesOnly false
set_interface_property csr burstcountUnits WORDS
set_interface_property csr explicitAddressSpan 64
set_interface_property csr holdTime 0
set_interface_property csr linewrapBursts false
set_interface_property csr maximumPendingReadTransactions 0
set_interface_property csr maximumPendingWriteTransactions 0
set_interface_property csr readLatency 0
set_interface_property csr readWaitTime 1
set_interface_property csr setupTime 0
set_interface_property csr timingUnits Cycles
set_interface_property csr writeWaitTime 0
set_interface_property csr ENABLED true
set_interface_property csr EXPORT_OF ""
set_interface_property csr PORT_NAME_MAP ""
set_interface_property csr CMSIS_SVD_VARIABLES ""
set_interface_property csr SVD_ADDRESS_GROUP ""

add_interface_port csr csr_address address Input 1
add_interface_port csr csr_read read Input 1
add_interface_port csr csr_readdata readdata Output 32
add_interface_port csr csr_waitrequest waitrequest Output 1
add_interface_port csr csr_write write Input 1
add_interface_port csr csr_writedata writedata Input 32
add_interface_port csr csr_byteenable byteenable Input 4
add_interface_port csr csr_chipselect chipselect Input 1
set_interface_assignment csr embeddedsw.configuration.isFlash 0
set_interface_assignment csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point fir
# 
add_interface fir avalon_streaming start
set_interface_property fir associatedClock clock
set_interface_property fir associatedReset reset
set_interface_property fir dataBitsPerSymbol 16
set_interface_property fir errorDescriptor ""
set_interface_property fir firstSymbolInHighOrderBits true
set_interface_property fir maxChannel 0
set_interface_property fir readyLatency 0
set_interface_property fir ENABLED true
set_interface_property fir EXPORT_OF ""
set_interface_property fir PORT_NAME_MAP ""
set_interface_property fir CMSIS_SVD_VARIABLES ""
set_interface_property fir SVD_ADDRESS_GROUP ""

add_interface_port fir fir_data data Output 16
add_interface_port fir fir_ready ready Input 1
add_interface_port fir fir_valid valid Output 1


# 
# connection point ram_sample
# 
add_interface ram_sample avalon start
set_interface_property ram_sample addressUnits SYMBOLS
set_interface_property ram_sample associatedClock clock
set_interface_property ram_sample associatedReset reset
set_interface_property ram_sample bitsPerSymbol 8
set_interface_property ram_sample burstOnBurstBoundariesOnly false
set_interface_property ram_sample burstcountUnits SYMBOLS
set_interface_property ram_sample doStreamReads false
set_interface_property ram_sample doStreamWrites false
set_interface_property ram_sample holdTime 0
set_interface_property ram_sample linewrapBursts false
set_interface_property ram_sample maximumPendingReadTransactions 0
set_interface_property ram_sample maximumPendingWriteTransactions 0
set_interface_property ram_sample readLatency 0
set_interface_property ram_sample readWaitTime 1
set_interface_property ram_sample setupTime 0
set_interface_property ram_sample timingUnits Cycles
set_interface_property ram_sample writeWaitTime 0
set_interface_property ram_sample ENABLED true
set_interface_property ram_sample EXPORT_OF ""
set_interface_property ram_sample PORT_NAME_MAP ""
set_interface_property ram_sample CMSIS_SVD_VARIABLES ""
set_interface_property ram_sample SVD_ADDRESS_GROUP ""

add_interface_port ram_sample ram_sample_address address Output 9
add_interface_port ram_sample ram_sample_chipselect chipselect Output 1
add_interface_port ram_sample ram_sample_read read Output 1
add_interface_port ram_sample ram_sample_write write Output 1
add_interface_port ram_sample ram_sample_readdata readdata Input 16
add_interface_port ram_sample ram_sample_writedata writedata Output 16
add_interface_port ram_sample ram_sample_byteenable byteenable Output 2
add_interface_port ram_sample ram_sample_waitrequest waitrequest Input 1


# 
# connection point ram_limits
# 
add_interface ram_limits avalon start
set_interface_property ram_limits addressUnits SYMBOLS
set_interface_property ram_limits associatedClock clock
set_interface_property ram_limits associatedReset reset
set_interface_property ram_limits bitsPerSymbol 8
set_interface_property ram_limits burstOnBurstBoundariesOnly false
set_interface_property ram_limits burstcountUnits WORDS
set_interface_property ram_limits doStreamReads false
set_interface_property ram_limits doStreamWrites false
set_interface_property ram_limits holdTime 0
set_interface_property ram_limits linewrapBursts false
set_interface_property ram_limits maximumPendingReadTransactions 0
set_interface_property ram_limits maximumPendingWriteTransactions 0
set_interface_property ram_limits readLatency 0
set_interface_property ram_limits readWaitTime 1
set_interface_property ram_limits setupTime 0
set_interface_property ram_limits timingUnits Cycles
set_interface_property ram_limits writeWaitTime 0
set_interface_property ram_limits ENABLED true
set_interface_property ram_limits EXPORT_OF ""
set_interface_property ram_limits PORT_NAME_MAP ""
set_interface_property ram_limits CMSIS_SVD_VARIABLES ""
set_interface_property ram_limits SVD_ADDRESS_GROUP ""

add_interface_port ram_limits ram_limits_address address Output 10
add_interface_port ram_limits ram_limits_byteenable byteenable Output 4
add_interface_port ram_limits ram_limits_chipselect chipselect Output 1
add_interface_port ram_limits ram_limits_read read Output 1
add_interface_port ram_limits ram_limits_readdata readdata Input 32
add_interface_port ram_limits ram_limits_waitrequest waitrequest Input 1
add_interface_port ram_limits ram_limits_write write Output 1
add_interface_port ram_limits ram_limits_writedata writedata Output 32

