\doxysection{Design Unit Hierarchy}
Here is a hierarchical list of all entities\+:\begin{DoxyCompactList}
\item \contentsline{section}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+wrapper}{\pageref{classdesign__with__logic__probe__wrapper}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{design\+\_\+with\+\_\+logic\+\_\+probe}{\pageref{classdesign__with__logic__probe}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WDC65\+C02\+\_\+\+Interface\+\_\+0\+\_\+0}{\pageref{classdesign__with__logic__probe___w_d_c65_c02___interface__0__0}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{WDC65\+C02\+\_\+\+Interface}{\pageref{class_w_d_c65_c02___interface}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Memory\+Manager}{\pageref{class_memory_manager}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RAM}{\pageref{class_r_a_m}}{}
\item \contentsline{section}{ROM}{\pageref{class_r_o_m}}{}
\item \contentsline{section}{PIO\+\_\+\+LED}{\pageref{class_p_i_o___l_e_d}}{}
\item \contentsline{section}{PIO\+\_\+7\+SEG\+\_\+\+X\+\_\+4}{\pageref{class_p_i_o__7_s_e_g___x__4}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+ila\+\_\+0\+\_\+0}{\pageref{classdesign__with__logic__probe__ila__0__0}}{}
\item \contentsline{section}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+\+WD6502\+\_\+\+Interface\+\_\+0\+\_\+1}{\pageref{classdesign__with__logic__probe___w_d6502___interface__0__1}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{T\+\_\+\+MEMORY\+\_\+\+MANAGER}{\pageref{class_t___m_e_m_o_r_y___m_a_n_a_g_e_r}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Memory\+Manager}{\pageref{class_memory_manager}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+\_\+\+PERIPHERAL\+\_\+\+IO}{\pageref{class_t___p_e_r_i_p_h_e_r_a_l___i_o}}{}
\item \contentsline{section}{T\+\_\+\+RAM}{\pageref{class_t___r_a_m}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RAM}{\pageref{class_r_a_m}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+\_\+\+ROM}{\pageref{class_t___r_o_m}}{}
\item \contentsline{section}{T\+\_\+\+SEVEN\+\_\+\+SEGMENT}{\pageref{class_t___s_e_v_e_n___s_e_g_m_e_n_t}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PIO\+\_\+7\+SEG\+\_\+\+X\+\_\+4}{\pageref{class_p_i_o__7_s_e_g___x__4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{T\+\_\+\+WD65\+C02\+\_\+\+INTEGRATION}{\pageref{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{WD65\+C02\+\_\+\+Model}{\pageref{class_w_d65_c02___model}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
