<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: SubmodWorker Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d0/d75/structSubmodWorker.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SubmodWorker Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Collaboration diagram for SubmodWorker:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/dc1/structSubmodWorker__coll__graph.png" border="0" usemap="#SubmodWorker_coll__map" alt="Collaboration graph"/></div>
<map name="SubmodWorker_coll__map" id="SubmodWorker_coll__map">
<area shape="rect" id="node2" href="../../d1/d01/structRTLIL_1_1Design.html" title="RTLIL::Design" alt="" coords="5,112,109,139"/><area shape="rect" id="node4" href="../../d7/d6c/structRTLIL_1_1Module.html" title="RTLIL::Module" alt="" coords="123,203,229,229"/><area shape="rect" id="node3" href="../../d0/d4d/structCellTypes.html" title="CellTypes" alt="" coords="254,203,332,229"/><area shape="rect" id="node5" href="../../d8/df7/structRTLIL_1_1IdString.html" title="RTLIL::IdString" alt="" coords="134,112,244,139"/><area shape="rect" id="node6" href="../../d0/d81/structRTLIL_1_1IdString_1_1destruct__guard__t.html" title="RTLIL::IdString::destruct\l_guard_t" alt="" coords="108,6,271,47"/></map>
<center><span class="legend">[<a target="top" href="../../graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/d6e/structSubmodWorker_1_1SubModule.html">SubModule</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d96/structSubmodWorker_1_1wire__flags__t.html">wire_flags_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ac96255286184a5950d8ff711ec50da5b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d75/structSubmodWorker.html#ac96255286184a5950d8ff711ec50da5b">flag_wire</a> (<a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire, bool create, bool set_int_driven, bool set_int_used, bool set_ext_driven, bool set_ext_used)</td></tr>
<tr class="separator:ac96255286184a5950d8ff711ec50da5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef94663fe154f37381df69deee053832"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d75/structSubmodWorker.html#aef94663fe154f37381df69deee053832">flag_signal</a> (const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;sig, bool create, bool set_int_driven, bool set_int_used, bool set_ext_driven, bool set_ext_used)</td></tr>
<tr class="separator:aef94663fe154f37381df69deee053832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeadb165dd426fc7ab936a8acbffbaa0e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d75/structSubmodWorker.html#aeadb165dd426fc7ab936a8acbffbaa0e">handle_submodule</a> (<a class="el" href="../../d3/d6e/structSubmodWorker_1_1SubModule.html">SubModule</a> &amp;submod)</td></tr>
<tr class="separator:aeadb165dd426fc7ab936a8acbffbaa0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1f5ab30d45d391a314ea46caff4d57e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d75/structSubmodWorker.html#ad1f5ab30d45d391a314ea46caff4d57e">SubmodWorker</a> (<a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *<a class="el" href="../../d0/d75/structSubmodWorker.html#a6ee4b70ab58626d0f589a0bceb80090a">design</a>, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d0/d75/structSubmodWorker.html#a0f6479953ca77eb235680a8c93056ac1">module</a>, std::string <a class="el" href="../../d0/d75/structSubmodWorker.html#a9c09cbd2b2e5e52e7dab60be799832d8">opt_name</a>=std::string())</td></tr>
<tr class="separator:ad1f5ab30d45d391a314ea46caff4d57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a16f7731d7137f75b69ded616f61f5c92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d4d/structCellTypes.html">CellTypes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d75/structSubmodWorker.html#a16f7731d7137f75b69ded616f61f5c92">ct</a></td></tr>
<tr class="separator:a16f7731d7137f75b69ded616f61f5c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ee4b70ab58626d0f589a0bceb80090a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d75/structSubmodWorker.html#a6ee4b70ab58626d0f589a0bceb80090a">design</a></td></tr>
<tr class="separator:a6ee4b70ab58626d0f589a0bceb80090a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f6479953ca77eb235680a8c93056ac1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d75/structSubmodWorker.html#a0f6479953ca77eb235680a8c93056ac1">module</a></td></tr>
<tr class="separator:a0f6479953ca77eb235680a8c93056ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c09cbd2b2e5e52e7dab60be799832d8"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d75/structSubmodWorker.html#a9c09cbd2b2e5e52e7dab60be799832d8">opt_name</a></td></tr>
<tr class="separator:a9c09cbd2b2e5e52e7dab60be799832d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0edfecdd496a31e3d54b040aabc83885"><td class="memItemLeft" align="right" valign="top">std::map&lt; std::string, <a class="el" href="../../d3/d6e/structSubmodWorker_1_1SubModule.html">SubModule</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d75/structSubmodWorker.html#a0edfecdd496a31e3d54b040aabc83885">submodules</a></td></tr>
<tr class="separator:a0edfecdd496a31e3d54b040aabc83885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbffd9ec19400ccec1cf820b99051bbd"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> <br class="typebreak"/>
*, <a class="el" href="../../d8/d96/structSubmodWorker_1_1wire__flags__t.html">wire_flags_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d75/structSubmodWorker.html#abbffd9ec19400ccec1cf820b99051bbd">wire_flags</a></td></tr>
<tr class="separator:abbffd9ec19400ccec1cf820b99051bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff82e106d29400053a8a47e3f7dd525c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d75/structSubmodWorker.html#aff82e106d29400053a8a47e3f7dd525c">flag_found_something</a></td></tr>
<tr class="separator:aff82e106d29400053a8a47e3f7dd525c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../d2/d82/submod_8cc_source.html#l00030">30</a> of file <a class="el" href="../../d2/d82/submod_8cc_source.html">submod.cc</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ad1f5ab30d45d391a314ea46caff4d57e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">SubmodWorker::SubmodWorker </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td>
          <td class="paramname"><em>design</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>opt_name</em> = <code>std::string()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d2/d82/submod_8cc_source.html#l00194">194</a> of file <a class="el" href="../../d2/d82/submod_8cc_source.html">submod.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                                                                             : <a class="code" href="../../d0/d75/structSubmodWorker.html#a6ee4b70ab58626d0f589a0bceb80090a">design</a>(design), <a class="code" href="../../d0/d75/structSubmodWorker.html#a0f6479953ca77eb235680a8c93056ac1">module</a>(module), <a class="code" href="../../d0/d75/structSubmodWorker.html#a9c09cbd2b2e5e52e7dab60be799832d8">opt_name</a>(<a class="code" href="../../d0/d75/structSubmodWorker.html#a9c09cbd2b2e5e52e7dab60be799832d8">opt_name</a>)</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    {</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="keywordflow">if</span> (!design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a75d574d32040c3083b4330c618e52e6b">selected_whole_module</a>(module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>) &amp;&amp; <a class="code" href="../../d0/d75/structSubmodWorker.html#a9c09cbd2b2e5e52e7dab60be799832d8">opt_name</a>.empty())</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="keywordflow">if</span> (module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>.size() &gt; 0) {</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Skipping module %s as it contains processes (run &#39;proc&#39; pass first).\n&quot;</span>, module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        }</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="keywordflow">if</span> (module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>.size() &gt; 0) {</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Skipping module %s as it contains memories (run &#39;memory&#39; pass first).\n&quot;</span>, module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        }</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <a class="code" href="../../d0/d75/structSubmodWorker.html#a16f7731d7137f75b69ded616f61f5c92">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a383b144159db3ee617307dc97ee93ad0">setup_internals</a>();</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        <a class="code" href="../../d0/d75/structSubmodWorker.html#a16f7731d7137f75b69ded616f61f5c92">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a0c54a5a8d4e589e94f602ecebbb06508">setup_internals_mem</a>();</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <a class="code" href="../../d0/d75/structSubmodWorker.html#a16f7731d7137f75b69ded616f61f5c92">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a00d3706a926b3af1e2d9195209832bda">setup_stdcells</a>();</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        <a class="code" href="../../d0/d75/structSubmodWorker.html#a16f7731d7137f75b69ded616f61f5c92">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a77ae3c3d196edda3b3e2f17a4dfefde3">setup_stdcells_mem</a>();</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <a class="code" href="../../d0/d75/structSubmodWorker.html#a16f7731d7137f75b69ded616f61f5c92">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a422e830994a6cbf71e52fde456d8a617">setup_design</a>(design);</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d0/d75/structSubmodWorker.html#a9c09cbd2b2e5e52e7dab60be799832d8">opt_name</a>.empty())</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        {</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>)</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                it.second-&gt;attributes.erase(<span class="stringliteral">&quot;\\submod&quot;</span>);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>)</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;            {</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = it.second;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                <span class="keywordflow">if</span> (cell-&gt;attributes.count(<span class="stringliteral">&quot;\\submod&quot;</span>) == 0 || cell-&gt;attributes[<span class="stringliteral">&quot;\\submod&quot;</span>].bits.size() == 0) {</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                    cell-&gt;attributes.erase(<span class="stringliteral">&quot;\\submod&quot;</span>);</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                }</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                std::string submod_str = cell-&gt;attributes[<span class="stringliteral">&quot;\\submod&quot;</span>].decode_string();</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                cell-&gt;attributes.erase(<span class="stringliteral">&quot;\\submod&quot;</span>);</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../d0/d75/structSubmodWorker.html#a0edfecdd496a31e3d54b040aabc83885">submodules</a>.count(submod_str) == 0) {</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                    <a class="code" href="../../d0/d75/structSubmodWorker.html#a0edfecdd496a31e3d54b040aabc83885">submodules</a>[submod_str].name = submod_str;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                    <a class="code" href="../../d0/d75/structSubmodWorker.html#a0edfecdd496a31e3d54b040aabc83885">submodules</a>[submod_str].full_name = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>() + <span class="stringliteral">&quot;_&quot;</span> + submod_str;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                    <span class="keywordflow">while</span> (design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#affc1882231aaeabe17e10bb91fdfaed7">modules_</a>.count(<a class="code" href="../../d0/d75/structSubmodWorker.html#a0edfecdd496a31e3d54b040aabc83885">submodules</a>[submod_str].full_name) != 0 ||</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                            module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46">count_id</a>(<a class="code" href="../../d0/d75/structSubmodWorker.html#a0edfecdd496a31e3d54b040aabc83885">submodules</a>[submod_str].full_name) != 0)</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                        <a class="code" href="../../d0/d75/structSubmodWorker.html#a0edfecdd496a31e3d54b040aabc83885">submodules</a>[submod_str].full_name += <span class="stringliteral">&quot;_&quot;</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                }</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                <a class="code" href="../../d0/d75/structSubmodWorker.html#a0edfecdd496a31e3d54b040aabc83885">submodules</a>[submod_str].cells.insert(cell);</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;            }</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        }</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        {</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>)</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;            {</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = it.second;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                <span class="keywordflow">if</span> (!design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(module, cell))</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                <a class="code" href="../../d0/d75/structSubmodWorker.html#a0edfecdd496a31e3d54b040aabc83885">submodules</a>[<a class="code" href="../../d0/d75/structSubmodWorker.html#a9c09cbd2b2e5e52e7dab60be799832d8">opt_name</a>].name = <a class="code" href="../../d0/d75/structSubmodWorker.html#a9c09cbd2b2e5e52e7dab60be799832d8">opt_name</a>;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                <a class="code" href="../../d0/d75/structSubmodWorker.html#a0edfecdd496a31e3d54b040aabc83885">submodules</a>[<a class="code" href="../../d0/d75/structSubmodWorker.html#a9c09cbd2b2e5e52e7dab60be799832d8">opt_name</a>].full_name = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a1a05b7e070f403880a1affd56d62b872">RTLIL::escape_id</a>(<a class="code" href="../../d0/d75/structSubmodWorker.html#a9c09cbd2b2e5e52e7dab60be799832d8">opt_name</a>);</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                <a class="code" href="../../d0/d75/structSubmodWorker.html#a0edfecdd496a31e3d54b040aabc83885">submodules</a>[<a class="code" href="../../d0/d75/structSubmodWorker.html#a9c09cbd2b2e5e52e7dab60be799832d8">opt_name</a>].cells.insert(cell);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;            }</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d0/d75/structSubmodWorker.html#a0edfecdd496a31e3d54b040aabc83885">submodules</a>.size() == 0)</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Nothing selected -&gt; do nothing.\n&quot;</span>);</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        }</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d0/d75/structSubmodWorker.html#a0edfecdd496a31e3d54b040aabc83885">submodules</a>)</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;            <a class="code" href="../../d0/d75/structSubmodWorker.html#aeadb165dd426fc7ab936a8acbffbaa0e">handle_submodule</a>(it.second);</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a31aff0bb01f4c8af6a8eba0b94c3786b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">RTLIL::Design::selected</a></div><div class="ttdeci">bool selected(T1 *module) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00551">rtlil.h:551</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_abe954d84d173aa85d6bf7820c1ee2040"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">RTLIL::IdString::str</a></div><div class="ttdeci">std::string str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00182">rtlil.h:182</a></div></div>
<div class="ttc" id="structCellTypes_html_a00d3706a926b3af1e2d9195209832bda"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a00d3706a926b3af1e2d9195209832bda">CellTypes::setup_stdcells</a></div><div class="ttdeci">void setup_stdcells()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00132">celltypes.h:132</a></div></div>
<div class="ttc" id="structSubmodWorker_html_a0f6479953ca77eb235680a8c93056ac1"><div class="ttname"><a href="../../d0/d75/structSubmodWorker.html#a0f6479953ca77eb235680a8c93056ac1">SubmodWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d82/submod_8cc_source.html#l00034">submod.cc:34</a></div></div>
<div class="ttc" id="structCellTypes_html_a0c54a5a8d4e589e94f602ecebbb06508"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a0c54a5a8d4e589e94f602ecebbb06508">CellTypes::setup_internals_mem</a></div><div class="ttdeci">void setup_internals_mem()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00115">celltypes.h:115</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a8ab3d0765815d534439e924a38f14432"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">RTLIL::Module::memories</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Memory * &gt; memories</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00601">rtlil.h:601</a></div></div>
<div class="ttc" id="structSubmodWorker_html_aeadb165dd426fc7ab936a8acbffbaa0e"><div class="ttname"><a href="../../d0/d75/structSubmodWorker.html#aeadb165dd426fc7ab936a8acbffbaa0e">SubmodWorker::handle_submodule</a></div><div class="ttdeci">void handle_submodule(SubModule &amp;submod)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d82/submod_8cc_source.html#l00078">submod.cc:78</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a1a05b7e070f403880a1affd56d62b872"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a1a05b7e070f403880a1affd56d62b872">RTLIL::escape_id</a></div><div class="ttdeci">static std::string escape_id(std::string str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00251">rtlil.h:251</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a75d574d32040c3083b4330c618e52e6b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a75d574d32040c3083b4330c618e52e6b">RTLIL::Design::selected_whole_module</a></div><div class="ttdeci">bool selected_whole_module(RTLIL::IdString mod_name) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00388">rtlil.cc:388</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_af55a9fd32752e514ca1adfe8d3b5e271"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">RTLIL::Module::processes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Process * &gt; processes</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00602">rtlil.h:602</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a2f0fab7c19a7c1c3b9f0a7566fde8a46"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46">RTLIL::Module::count_id</a></div><div class="ttdeci">virtual size_t count_id(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00472">rtlil.cc:472</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_affc1882231aaeabe17e10bb91fdfaed7"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#affc1882231aaeabe17e10bb91fdfaed7">RTLIL::Design::modules_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Module * &gt; modules_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00507">rtlil.h:507</a></div></div>
<div class="ttc" id="structSubmodWorker_html_a0edfecdd496a31e3d54b040aabc83885"><div class="ttname"><a href="../../d0/d75/structSubmodWorker.html#a0edfecdd496a31e3d54b040aabc83885">SubmodWorker::submodules</a></div><div class="ttdeci">std::map&lt; std::string, SubModule &gt; submodules</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d82/submod_8cc_source.html#l00043">submod.cc:43</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structCellTypes_html_a383b144159db3ee617307dc97ee93ad0"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a383b144159db3ee617307dc97ee93ad0">CellTypes::setup_internals</a></div><div class="ttdeci">void setup_internals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00083">celltypes.h:83</a></div></div>
<div class="ttc" id="structSubmodWorker_html_a9c09cbd2b2e5e52e7dab60be799832d8"><div class="ttname"><a href="../../d0/d75/structSubmodWorker.html#a9c09cbd2b2e5e52e7dab60be799832d8">SubmodWorker::opt_name</a></div><div class="ttdeci">std::string opt_name</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d82/submod_8cc_source.html#l00035">submod.cc:35</a></div></div>
<div class="ttc" id="structCellTypes_html_a422e830994a6cbf71e52fde456d8a617"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a422e830994a6cbf71e52fde456d8a617">CellTypes::setup_design</a></div><div class="ttdeci">void setup_design(RTLIL::Design *design)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00077">celltypes.h:77</a></div></div>
<div class="ttc" id="structCellTypes_html_a77ae3c3d196edda3b3e2f17a4dfefde3"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a77ae3c3d196edda3b3e2f17a4dfefde3">CellTypes::setup_stdcells_mem</a></div><div class="ttdeci">void setup_stdcells_mem()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00149">celltypes.h:149</a></div></div>
<div class="ttc" id="structSubmodWorker_html_a6ee4b70ab58626d0f589a0bceb80090a"><div class="ttname"><a href="../../d0/d75/structSubmodWorker.html#a6ee4b70ab58626d0f589a0bceb80090a">SubmodWorker::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d82/submod_8cc_source.html#l00033">submod.cc:33</a></div></div>
<div class="ttc" id="structSubmodWorker_html_a16f7731d7137f75b69ded616f61f5c92"><div class="ttname"><a href="../../d0/d75/structSubmodWorker.html#a16f7731d7137f75b69ded616f61f5c92">SubmodWorker::ct</a></div><div class="ttdeci">CellTypes ct</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d82/submod_8cc_source.html#l00032">submod.cc:32</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d0/d75/structSubmodWorker_ad1f5ab30d45d391a314ea46caff4d57e_cgraph.png" border="0" usemap="#d0/d75/structSubmodWorker_ad1f5ab30d45d391a314ea46caff4d57e_cgraph" alt=""/></div>
<map name="d0/d75/structSubmodWorker_ad1f5ab30d45d391a314ea46caff4d57e_cgraph" id="d0/d75/structSubmodWorker_ad1f5ab30d45d391a314ea46caff4d57e_cgraph">
<area shape="rect" id="node2" href="../../d1/d01/structRTLIL_1_1Design.html#a75d574d32040c3083b4330c618e52e6b" title="RTLIL::Design::selected\l_whole_module" alt="" coords="287,15,447,57"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1045,604,1083,631"/><area shape="rect" id="node10" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="550,1127,695,1153"/><area shape="rect" id="node11" href="../../d0/d4d/structCellTypes.html#a383b144159db3ee617307dc97ee93ad0" title="CellTypes::setup_internals" alt="" coords="280,132,453,159"/><area shape="rect" id="node13" href="../../d0/d4d/structCellTypes.html#a0c54a5a8d4e589e94f602ecebbb06508" title="CellTypes::setup_internals_mem" alt="" coords="262,183,471,209"/><area shape="rect" id="node14" href="../../d0/d4d/structCellTypes.html#a00d3706a926b3af1e2d9195209832bda" title="CellTypes::setup_stdcells" alt="" coords="282,233,451,260"/><area shape="rect" id="node15" href="../../d0/d4d/structCellTypes.html#a77ae3c3d196edda3b3e2f17a4dfefde3" title="CellTypes::setup_stdcells_mem" alt="" coords="520,31,725,57"/><area shape="rect" id="node16" href="../../d0/d4d/structCellTypes.html#a422e830994a6cbf71e52fde456d8a617" title="CellTypes::setup_design" alt="" coords="285,284,448,311"/><area shape="rect" id="node20" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040" title="RTLIL::IdString::str" alt="" coords="557,1177,688,1204"/><area shape="rect" id="node21" href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46" title="RTLIL::Module::count_id" alt="" coords="285,865,448,892"/><area shape="rect" id="node22" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b" title="RTLIL::Design::selected" alt="" coords="287,916,447,943"/><area shape="rect" id="node24" href="../../d3/dc3/namespaceRTLIL.html#a1a05b7e070f403880a1affd56d62b872" title="RTLIL::escape_id" alt="" coords="305,967,429,993"/><area shape="rect" id="node25" href="../../d0/d75/structSubmodWorker.html#aeadb165dd426fc7ab936a8acbffbaa0e" title="SubmodWorker::handle\l_submodule" alt="" coords="289,698,444,739"/><area shape="rect" id="node4" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1193,604,1239,631"/><area shape="rect" id="node5" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1534,579,1599,605"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1355,553,1423,580"/><area shape="rect" id="node8" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1338,604,1441,631"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1360,503,1419,529"/><area shape="rect" id="node6" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1649,579,1693,605"/><area shape="rect" id="node12" href="../../d0/d4d/structCellTypes.html#a40435b58f2d4468067a89fb2354473d7" title="CellTypes::setup_type" alt="" coords="783,157,931,184"/><area shape="rect" id="node17" href="../../d1/d01/structRTLIL_1_1Design.html#a9a7901e7919cdb04adc46d16e071f792" title="RTLIL::Design::modules" alt="" coords="543,284,703,311"/><area shape="rect" id="node18" href="../../d0/d4d/structCellTypes.html#a61e067ffe03f7597db072fb4fa2e8dba" title="CellTypes::setup_module" alt="" coords="539,233,706,260"/><area shape="rect" id="node19" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae" title="RTLIL::Module::wire" alt="" coords="789,233,926,260"/><area shape="rect" id="node23" href="../../d1/d01/structRTLIL_1_1Design.html#ac0d72a83fb1f702641e342fda3097552" title="RTLIL::Design::selected\l_module" alt="" coords="543,1229,703,1270"/><area shape="rect" id="node26" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461" title="CellTypes::cell_known" alt="" coords="547,1076,698,1103"/><area shape="rect" id="node27" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="541,452,704,479"/><area shape="rect" id="node28" href="../../d0/d75/structSubmodWorker.html#aef94663fe154f37381df69deee053832" title="SubmodWorker::flag\l_signal" alt="" coords="554,386,691,427"/><area shape="rect" id="node36" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef" title="CellTypes::cell_output" alt="" coords="549,553,697,580"/><area shape="rect" id="node37" href="../../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3" title="CellTypes::cell_input" alt="" coords="553,604,693,631"/><area shape="rect" id="node38" href="../../d4/dc1/log_8cc.html#a49512c1118dccb2dc45783b5a0d69dec" title="log_warning" alt="" coords="577,705,668,732"/><area shape="rect" id="node41" href="../../d1/d01/structRTLIL_1_1Design.html#a2656a576d57e1466675a860a6600a032" title="RTLIL::Design::add" alt="" coords="557,756,689,783"/><area shape="rect" id="node42" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="543,807,703,833"/><area shape="rect" id="node43" href="../../d7/d6c/structRTLIL_1_1Module.html#abd789aaa08fa4fabb04d7df14ba52b56" title="RTLIL::Module::fixup\l_ports" alt="" coords="553,858,692,899"/><area shape="rect" id="node47" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="545,924,701,951"/><area shape="rect" id="node48" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="545,975,701,1001"/><area shape="rect" id="node49" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="555,1025,690,1052"/><area shape="rect" id="node29" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="776,385,939,412"/><area shape="rect" id="node35" href="../../d0/d75/structSubmodWorker.html#ac96255286184a5950d8ff711ec50da5b" title="SubmodWorker::flag_wire" alt="" coords="773,436,941,463"/><area shape="rect" id="node30" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="990,56,1138,83"/><area shape="rect" id="node31" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1187,56,1245,83"/><area shape="rect" id="node32" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1298,56,1481,83"/><area shape="rect" id="node33" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1313,107,1466,133"/><area shape="rect" id="node34" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1293,5,1485,32"/><area shape="rect" id="node39" href="../../d4/dc1/log_8cc.html#a8c4ac3fe8197c62792c0682fff3d0283" title="logv_warning" alt="" coords="808,705,907,732"/><area shape="rect" id="node40" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1027,655,1101,681"/><area shape="rect" id="node44" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882" title="Minisat::sort" alt="" coords="811,891,903,917"/><area shape="rect" id="node46" href="../../d4/d08/rtlil_8cc.html#a7120a6868df66f3396515e2bff094f79" title="fixup_ports_compare" alt="" coords="787,840,928,867"/><area shape="rect" id="node45" href="../../d6/d0b/namespaceMinisat.html#a8affdb5c7e6b4a809db48cac05d2f3ed" title="Minisat::selectionSort" alt="" coords="991,891,1137,917"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="aef94663fe154f37381df69deee053832"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SubmodWorker::flag_signal </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>sig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>create</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set_int_driven</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set_int_used</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set_ext_driven</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set_ext_used</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d2/d82/submod_8cc_source.html#l00071">71</a> of file <a class="el" href="../../d2/d82/submod_8cc_source.html">submod.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    {</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;c : sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">chunks</a>())</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;            <span class="keywordflow">if</span> (c.wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                <a class="code" href="../../d0/d75/structSubmodWorker.html#ac96255286184a5950d8ff711ec50da5b">flag_wire</a>(c.wire, create, set_int_driven, set_int_used, set_ext_driven, set_ext_used);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    }</div>
<div class="ttc" id="structSubmodWorker_html_ac96255286184a5950d8ff711ec50da5b"><div class="ttname"><a href="../../d0/d75/structSubmodWorker.html#ac96255286184a5950d8ff711ec50da5b">SubmodWorker::flag_wire</a></div><div class="ttdeci">void flag_wire(RTLIL::Wire *wire, bool create, bool set_int_driven, bool set_int_used, bool set_ext_driven, bool set_ext_used)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d82/submod_8cc_source.html#l00053">submod.cc:53</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a89320bf61e66da75ed172a1e0ecf2be0"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">RTLIL::SigSpec::chunks</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigChunk &gt; &amp; chunks() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01016">rtlil.h:1016</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d0/d75/structSubmodWorker_aef94663fe154f37381df69deee053832_cgraph.png" border="0" usemap="#d0/d75/structSubmodWorker_aef94663fe154f37381df69deee053832_cgraph" alt=""/></div>
<map name="d0/d75/structSubmodWorker_aef94663fe154f37381df69deee053832_cgraph" id="d0/d75/structSubmodWorker_aef94663fe154f37381df69deee053832_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="195,56,357,83"/><area shape="rect" id="node8" href="../../d0/d75/structSubmodWorker.html#ac96255286184a5950d8ff711ec50da5b" title="SubmodWorker::flag_wire" alt="" coords="192,107,360,133"/><area shape="rect" id="node3" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="409,56,557,83"/><area shape="rect" id="node4" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="606,56,663,83"/><area shape="rect" id="node5" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="717,5,899,32"/><area shape="rect" id="node6" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="731,56,885,83"/><area shape="rect" id="node7" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="712,107,904,133"/></map>
</div>
</p>

<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d0/d75/structSubmodWorker_aef94663fe154f37381df69deee053832_icgraph.png" border="0" usemap="#d0/d75/structSubmodWorker_aef94663fe154f37381df69deee053832_icgraph" alt=""/></div>
<map name="d0/d75/structSubmodWorker_aef94663fe154f37381df69deee053832_icgraph" id="d0/d75/structSubmodWorker_aef94663fe154f37381df69deee053832_icgraph">
<area shape="rect" id="node2" href="../../d0/d75/structSubmodWorker.html#aeadb165dd426fc7ab936a8acbffbaa0e" title="SubmodWorker::handle\l_submodule" alt="" coords="192,5,347,46"/><area shape="rect" id="node3" href="../../d0/d75/structSubmodWorker.html#ad1f5ab30d45d391a314ea46caff4d57e" title="SubmodWorker::SubmodWorker" alt="" coords="395,12,602,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ac96255286184a5950d8ff711ec50da5b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SubmodWorker::flag_wire </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td>
          <td class="paramname"><em>wire</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>create</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set_int_driven</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set_int_used</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set_ext_driven</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set_ext_used</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d2/d82/submod_8cc_source.html#l00053">53</a> of file <a class="el" href="../../d2/d82/submod_8cc_source.html">submod.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    {</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d0/d75/structSubmodWorker.html#abbffd9ec19400ccec1cf820b99051bbd">wire_flags</a>.count(wire) == 0) {</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;            <span class="keywordflow">if</span> (!create)</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;            <a class="code" href="../../d0/d75/structSubmodWorker.html#abbffd9ec19400ccec1cf820b99051bbd">wire_flags</a>[wire] = wire_flags_t();</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        }</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="keywordflow">if</span> (set_int_driven)</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;            <a class="code" href="../../d0/d75/structSubmodWorker.html#abbffd9ec19400ccec1cf820b99051bbd">wire_flags</a>[wire].is_int_driven = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        <span class="keywordflow">if</span> (set_int_used)</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;            <a class="code" href="../../d0/d75/structSubmodWorker.html#abbffd9ec19400ccec1cf820b99051bbd">wire_flags</a>[wire].is_int_used = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        <span class="keywordflow">if</span> (set_ext_driven)</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;            <a class="code" href="../../d0/d75/structSubmodWorker.html#abbffd9ec19400ccec1cf820b99051bbd">wire_flags</a>[wire].is_ext_driven = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <span class="keywordflow">if</span> (set_ext_used)</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;            <a class="code" href="../../d0/d75/structSubmodWorker.html#abbffd9ec19400ccec1cf820b99051bbd">wire_flags</a>[wire].is_ext_used = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <a class="code" href="../../d0/d75/structSubmodWorker.html#aff82e106d29400053a8a47e3f7dd525c">flag_found_something</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    }</div>
<div class="ttc" id="structSubmodWorker_html_abbffd9ec19400ccec1cf820b99051bbd"><div class="ttname"><a href="../../d0/d75/structSubmodWorker.html#abbffd9ec19400ccec1cf820b99051bbd">SubmodWorker::wire_flags</a></div><div class="ttdeci">std::map&lt; RTLIL::Wire *, wire_flags_t &gt; wire_flags</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d82/submod_8cc_source.html#l00050">submod.cc:50</a></div></div>
<div class="ttc" id="structSubmodWorker_html_aff82e106d29400053a8a47e3f7dd525c"><div class="ttname"><a href="../../d0/d75/structSubmodWorker.html#aff82e106d29400053a8a47e3f7dd525c">SubmodWorker::flag_found_something</a></div><div class="ttdeci">bool flag_found_something</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d82/submod_8cc_source.html#l00051">submod.cc:51</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d0/d75/structSubmodWorker_ac96255286184a5950d8ff711ec50da5b_icgraph.png" border="0" usemap="#d0/d75/structSubmodWorker_ac96255286184a5950d8ff711ec50da5b_icgraph" alt=""/></div>
<map name="d0/d75/structSubmodWorker_ac96255286184a5950d8ff711ec50da5b_icgraph" id="d0/d75/structSubmodWorker_ac96255286184a5950d8ff711ec50da5b_icgraph">
<area shape="rect" id="node2" href="../../d0/d75/structSubmodWorker.html#aef94663fe154f37381df69deee053832" title="SubmodWorker::flag\l_signal" alt="" coords="222,5,359,46"/><area shape="rect" id="node3" href="../../d0/d75/structSubmodWorker.html#aeadb165dd426fc7ab936a8acbffbaa0e" title="SubmodWorker::handle\l_submodule" alt="" coords="408,5,563,46"/><area shape="rect" id="node4" href="../../d0/d75/structSubmodWorker.html#ad1f5ab30d45d391a314ea46caff4d57e" title="SubmodWorker::SubmodWorker" alt="" coords="611,12,818,39"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aeadb165dd426fc7ab936a8acbffbaa0e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SubmodWorker::handle_submodule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d6e/structSubmodWorker_1_1SubModule.html">SubModule</a> &amp;&#160;</td>
          <td class="paramname"><em>submod</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d2/d82/submod_8cc_source.html#l00078">78</a> of file <a class="el" href="../../d2/d82/submod_8cc_source.html">submod.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    {</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Creating submodule %s (%s) of module %s.\n&quot;</span>, submod.name.c_str(), submod.full_name.c_str(), <a class="code" href="../../d0/d75/structSubmodWorker.html#a0f6479953ca77eb235680a8c93056ac1">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <a class="code" href="../../d0/d75/structSubmodWorker.html#abbffd9ec19400ccec1cf820b99051bbd">wire_flags</a>.clear();</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell : submod.cells) {</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d0/d75/structSubmodWorker.html#a16f7731d7137f75b69ded616f61f5c92">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">cell_known</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>)) {</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;conn : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>())</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                    <a class="code" href="../../d0/d75/structSubmodWorker.html#aef94663fe154f37381df69deee053832">flag_signal</a>(conn.second, <span class="keyword">true</span>, <a class="code" href="../../d0/d75/structSubmodWorker.html#a16f7731d7137f75b69ded616f61f5c92">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">cell_output</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>, conn.first), <a class="code" href="../../d0/d75/structSubmodWorker.html#a16f7731d7137f75b69ded616f61f5c92">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3">cell_input</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>, conn.first), <span class="keyword">false</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a49512c1118dccb2dc45783b5a0d69dec">log_warning</a>(<span class="stringliteral">&quot;Port directions for cell %s (%s) are unknown. Assuming inout for all ports.\n&quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;conn : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>())</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                    <a class="code" href="../../d0/d75/structSubmodWorker.html#aef94663fe154f37381df69deee053832">flag_signal</a>(conn.second, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">true</span>, <span class="keyword">false</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            }</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        }</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d0/d75/structSubmodWorker.html#a0f6479953ca77eb235680a8c93056ac1">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = it.second;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            <span class="keywordflow">if</span> (submod.cells.count(cell) &gt; 0)</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d0/d75/structSubmodWorker.html#a16f7731d7137f75b69ded616f61f5c92">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">cell_known</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>)) {</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;conn : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>())</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                    <a class="code" href="../../d0/d75/structSubmodWorker.html#aef94663fe154f37381df69deee053832">flag_signal</a>(conn.second, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, <a class="code" href="../../d0/d75/structSubmodWorker.html#a16f7731d7137f75b69ded616f61f5c92">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">cell_output</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>, conn.first), <a class="code" href="../../d0/d75/structSubmodWorker.html#a16f7731d7137f75b69ded616f61f5c92">ct</a>.<a class="code" href="../../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3">cell_input</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>, conn.first));</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                <a class="code" href="../../d0/d75/structSubmodWorker.html#aff82e106d29400053a8a47e3f7dd525c">flag_found_something</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;conn : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>())</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                    <a class="code" href="../../d0/d75/structSubmodWorker.html#aef94663fe154f37381df69deee053832">flag_signal</a>(conn.second, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">true</span>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../d0/d75/structSubmodWorker.html#aff82e106d29400053a8a47e3f7dd525c">flag_found_something</a>)</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a49512c1118dccb2dc45783b5a0d69dec">log_warning</a>(<span class="stringliteral">&quot;Port directions for cell %s (%s) are unknown. Assuming inout for all ports.\n&quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;            }</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        }</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *new_mod = <span class="keyword">new</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        new_mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a> = submod.full_name;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <a class="code" href="../../d0/d75/structSubmodWorker.html#a6ee4b70ab58626d0f589a0bceb80090a">design</a>-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a2656a576d57e1466675a860a6600a032">add</a>(new_mod);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <span class="keywordtype">int</span> <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a87f543441f4e4099c11ae53fe6c87178">auto_name_counter</a> = 1;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        std::set&lt;RTLIL::IdString&gt; all_wire_names;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d0/d75/structSubmodWorker.html#abbffd9ec19400ccec1cf820b99051bbd">wire_flags</a>) {</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            all_wire_names.insert(it.first-&gt;name);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        }</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : wire_flags)</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        {</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;            <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire = it.first;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            wire_flags_t &amp;flags = it.second;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a>)</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                flags.is_ext_driven = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                flags.is_ext_used = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;            <span class="keywordtype">bool</span> new_wire_port_input = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;            <span class="keywordtype">bool</span> new_wire_port_output = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;            <span class="keywordflow">if</span> (flags.is_int_driven &amp;&amp; flags.is_ext_used)</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                new_wire_port_output = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            <span class="keywordflow">if</span> (flags.is_ext_driven &amp;&amp; flags.is_int_used)</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                new_wire_port_input = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            <span class="keywordflow">if</span> (flags.is_int_driven &amp;&amp; flags.is_ext_driven)</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                new_wire_port_input = <span class="keyword">true</span>, new_wire_port_output = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            std::string new_wire_name = wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>();</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            <span class="keywordflow">if</span> (new_wire_port_input || new_wire_port_output) {</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                <span class="keywordflow">while</span> (new_wire_name[0] == <span class="charliteral">&#39;$&#39;</span>) {</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                    std::string next_wire_name = <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\n%d&quot;</span>, auto_name_counter++);</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                    <span class="keywordflow">if</span> (all_wire_names.count(next_wire_name) == 0) {</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                        all_wire_names.insert(next_wire_name);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                        new_wire_name = next_wire_name;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                    }</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                }</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;            }</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;            <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *new_wire = new_mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(new_wire_name, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>);</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            new_wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> = new_wire_port_input;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;            new_wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a> = new_wire_port_output;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;            new_wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a> = wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            new_wire-&gt;attributes = wire-&gt;attributes;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;            <span class="keywordflow">if</span> (new_wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> &amp;&amp; new_wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  signal %s: inout %s\n&quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), new_wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (new_wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a>)</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  signal %s: input %s\n&quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), new_wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (new_wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  signal %s: output %s\n&quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), new_wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  signal %s: internal\n&quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            flags.new_wire = new_wire;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        }</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        new_mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#abd789aaa08fa4fabb04d7df14ba52b56">fixup_ports</a>();</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell : submod.cells) {</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *new_cell = new_mod-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>, cell);</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;conn : new_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">connections_</a>)</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : conn.second)</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                    <span class="keywordflow">if</span> (bit.wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                        <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(wire_flags.count(bit.wire) &gt; 0);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                        bit.wire = wire_flags[bit.wire].new_wire;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                    }</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  cell %s (%s)\n&quot;</span>, new_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), new_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;            <a class="code" href="../../d0/d75/structSubmodWorker.html#a0f6479953ca77eb235680a8c93056ac1">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(cell);</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        }</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        submod.cells.clear();</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *new_cell = <a class="code" href="../../d0/d75/structSubmodWorker.html#a0f6479953ca77eb235680a8c93056ac1">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(submod.full_name, submod.full_name);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : wire_flags)</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        {</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *old_wire = it.first;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;            <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *new_wire = it.second.new_wire;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;            <span class="keywordflow">if</span> (new_wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a> &gt; 0)</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                new_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(new_wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(old_wire));</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        }</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_abe954d84d173aa85d6bf7820c1ee2040"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">RTLIL::IdString::str</a></div><div class="ttdeci">std::string str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00182">rtlil.h:182</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a87f543441f4e4099c11ae53fe6c87178"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a87f543441f4e4099c11ae53fe6c87178">auto_name_counter</a></div><div class="ttdeci">int auto_name_counter</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00041">verilog_backend.cc:41</a></div></div>
<div class="ttc" id="log_8cc_html_a49512c1118dccb2dc45783b5a0d69dec"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a49512c1118dccb2dc45783b5a0d69dec">log_warning</a></div><div class="ttdeci">void log_warning(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00196">log.cc:196</a></div></div>
<div class="ttc" id="structSubmodWorker_html_a0f6479953ca77eb235680a8c93056ac1"><div class="ttname"><a href="../../d0/d75/structSubmodWorker.html#a0f6479953ca77eb235680a8c93056ac1">SubmodWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d82/submod_8cc_source.html#l00034">submod.cc:34</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a2656a576d57e1466675a860a6600a032"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a2656a576d57e1466675a860a6600a032">RTLIL::Design::add</a></div><div class="ttdeci">void add(RTLIL::Module *module)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00259">rtlil.cc:259</a></div></div>
<div class="ttc" id="structSubmodWorker_html_abbffd9ec19400ccec1cf820b99051bbd"><div class="ttname"><a href="../../d0/d75/structSubmodWorker.html#abbffd9ec19400ccec1cf820b99051bbd">SubmodWorker::wire_flags</a></div><div class="ttdeci">std::map&lt; RTLIL::Wire *, wire_flags_t &gt; wire_flags</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d82/submod_8cc_source.html#l00050">submod.cc:50</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a77eef216a437c42740e17840fa984ba2"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">RTLIL::Wire::port_input</a></div><div class="ttdeci">bool port_input</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a8b2cf8236e1887b5eedc625ec46d14eb"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">RTLIL::Wire::port_id</a></div><div class="ttdeci">int port_id</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00582">rtlil.h:582</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_abc6e83a9c737ca0c613cf19879da0e5c"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">RTLIL::Wire::port_output</a></div><div class="ttdeci">bool port_output</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structCellTypes_html_a7851d81f2149baab5a059d767693d461"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">CellTypes::cell_known</a></div><div class="ttdeci">bool cell_known(RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00188">celltypes.h:188</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structCellTypes_html_a9d3f029f5b32cfcfe9826f90d99dc7ef"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">CellTypes::cell_output</a></div><div class="ttdeci">bool cell_output(RTLIL::IdString type, RTLIL::IdString port)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00193">celltypes.h:193</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_abd789aaa08fa4fabb04d7df14ba52b56"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#abd789aaa08fa4fabb04d7df14ba52b56">RTLIL::Module::fixup_ports</a></div><div class="ttdeci">void fixup_ports()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01312">rtlil.cc:1312</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="structSubmodWorker_html_aff82e106d29400053a8a47e3f7dd525c"><div class="ttname"><a href="../../d0/d75/structSubmodWorker.html#aff82e106d29400053a8a47e3f7dd525c">SubmodWorker::flag_found_something</a></div><div class="ttdeci">bool flag_found_something</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d82/submod_8cc_source.html#l00051">submod.cc:51</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6aa6e393124a0d917c4f1d1a432e4438"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">RTLIL::Module::remove</a></div><div class="ttdeci">void remove(const std::set&lt; RTLIL::Wire * &gt; &amp;wires)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01158">rtlil.cc:1158</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_ab0074027acd7260a5a71666aec9ab549"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">RTLIL::Wire::start_offset</a></div><div class="ttdeci">int start_offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structCellTypes_html_ac9f27bc21d222fe95271c25b5295b6c3"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3">CellTypes::cell_input</a></div><div class="ttdeci">bool cell_input(RTLIL::IdString type, RTLIL::IdString port)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00199">celltypes.h:199</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a1f1c0ef93c752f1acc3fada5df7d05a3"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">RTLIL::Cell::connections_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00855">rtlil.h:855</a></div></div>
<div class="ttc" id="structSubmodWorker_html_a6ee4b70ab58626d0f589a0bceb80090a"><div class="ttname"><a href="../../d0/d75/structSubmodWorker.html#a6ee4b70ab58626d0f589a0bceb80090a">SubmodWorker::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d82/submod_8cc_source.html#l00033">submod.cc:33</a></div></div>
<div class="ttc" id="structSubmodWorker_html_a16f7731d7137f75b69ded616f61f5c92"><div class="ttname"><a href="../../d0/d75/structSubmodWorker.html#a16f7731d7137f75b69ded616f61f5c92">SubmodWorker::ct</a></div><div class="ttdeci">CellTypes ct</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d82/submod_8cc_source.html#l00032">submod.cc:32</a></div></div>
<div class="ttc" id="structSubmodWorker_html_aef94663fe154f37381df69deee053832"><div class="ttname"><a href="../../d0/d75/structSubmodWorker.html#aef94663fe154f37381df69deee053832">SubmodWorker::flag_signal</a></div><div class="ttdeci">void flag_signal(const RTLIL::SigSpec &amp;sig, bool create, bool set_int_driven, bool set_int_used, bool set_ext_driven, bool set_ext_used)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d82/submod_8cc_source.html#l00071">submod.cc:71</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a6eba6dfa5a38ad99056c945dcd794873"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">RTLIL::Cell::connections</a></div><div class="ttdeci">const std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; &amp; connections() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01814">rtlil.cc:1814</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d0/d75/structSubmodWorker_aeadb165dd426fc7ab936a8acbffbaa0e_cgraph.png" border="0" usemap="#d0/d75/structSubmodWorker_aeadb165dd426fc7ab936a8acbffbaa0e_cgraph" alt=""/></div>
<map name="d0/d75/structSubmodWorker_aeadb165dd426fc7ab936a8acbffbaa0e_cgraph" id="d0/d75/structSubmodWorker_aeadb165dd426fc7ab936a8acbffbaa0e_cgraph">
<area shape="rect" id="node2" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="690,11,729,38"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1005,138,1064,165"/><area shape="rect" id="node9" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="217,214,362,241"/><area shape="rect" id="node10" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461" title="CellTypes::cell_known" alt="" coords="214,265,365,291"/><area shape="rect" id="node11" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="208,315,371,342"/><area shape="rect" id="node12" href="../../d0/d75/structSubmodWorker.html#aef94663fe154f37381df69deee053832" title="SubmodWorker::flag\l_signal" alt="" coords="221,367,358,408"/><area shape="rect" id="node20" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef" title="CellTypes::cell_output" alt="" coords="215,433,363,459"/><area shape="rect" id="node21" href="../../d0/d4d/structCellTypes.html#ac9f27bc21d222fe95271c25b5295b6c3" title="CellTypes::cell_input" alt="" coords="219,483,359,510"/><area shape="rect" id="node22" href="../../d4/dc1/log_8cc.html#a49512c1118dccb2dc45783b5a0d69dec" title="log_warning" alt="" coords="244,106,335,133"/><area shape="rect" id="node25" href="../../d1/d01/structRTLIL_1_1Design.html#a2656a576d57e1466675a860a6600a032" title="RTLIL::Design::add" alt="" coords="223,534,355,561"/><area shape="rect" id="node26" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040" title="RTLIL::IdString::str" alt="" coords="224,585,355,611"/><area shape="rect" id="node27" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="209,635,369,662"/><area shape="rect" id="node28" href="../../d7/d6c/structRTLIL_1_1Module.html#abd789aaa08fa4fabb04d7df14ba52b56" title="RTLIL::Module::fixup\l_ports" alt="" coords="220,687,359,728"/><area shape="rect" id="node32" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="211,753,367,779"/><area shape="rect" id="node33" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="211,803,367,830"/><area shape="rect" id="node34" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="222,854,357,881"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="838,37,885,63"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1179,62,1245,89"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1001,37,1069,63"/><area shape="rect" id="node7" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="983,87,1086,114"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1294,62,1338,89"/><area shape="rect" id="node13" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="421,349,584,375"/><area shape="rect" id="node19" href="../../d0/d75/structSubmodWorker.html#ac96255286184a5950d8ff711ec50da5b" title="SubmodWorker::flag_wire" alt="" coords="419,399,587,426"/><area shape="rect" id="node14" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="635,349,783,375"/><area shape="rect" id="node15" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="833,349,890,375"/><area shape="rect" id="node16" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="943,298,1126,325"/><area shape="rect" id="node17" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="958,349,1111,375"/><area shape="rect" id="node18" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="939,399,1131,426"/><area shape="rect" id="node23" href="../../d4/dc1/log_8cc.html#a8c4ac3fe8197c62792c0682fff3d0283" title="logv_warning" alt="" coords="453,94,552,121"/><area shape="rect" id="node24" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="673,113,746,139"/><area shape="rect" id="node29" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882" title="Minisat::sort" alt="" coords="457,669,549,695"/><area shape="rect" id="node31" href="../../d4/d08/rtlil_8cc.html#a7120a6868df66f3396515e2bff094f79" title="fixup_ports_compare" alt="" coords="432,719,573,746"/><area shape="rect" id="node30" href="../../d6/d0b/namespaceMinisat.html#a8affdb5c7e6b4a809db48cac05d2f3ed" title="Minisat::selectionSort" alt="" coords="636,669,783,695"/></map>
</div>
</p>

<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d0/d75/structSubmodWorker_aeadb165dd426fc7ab936a8acbffbaa0e_icgraph.png" border="0" usemap="#d0/d75/structSubmodWorker_aeadb165dd426fc7ab936a8acbffbaa0e_icgraph" alt=""/></div>
<map name="d0/d75/structSubmodWorker_aeadb165dd426fc7ab936a8acbffbaa0e_icgraph" id="d0/d75/structSubmodWorker_aeadb165dd426fc7ab936a8acbffbaa0e_icgraph">
<area shape="rect" id="node2" href="../../d0/d75/structSubmodWorker.html#ad1f5ab30d45d391a314ea46caff4d57e" title="SubmodWorker::SubmodWorker" alt="" coords="209,12,415,39"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a16f7731d7137f75b69ded616f61f5c92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d4d/structCellTypes.html">CellTypes</a> SubmodWorker::ct</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d2/d82/submod_8cc_source.html#l00032">32</a> of file <a class="el" href="../../d2/d82/submod_8cc_source.html">submod.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a6ee4b70ab58626d0f589a0bceb80090a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a>* SubmodWorker::design</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d2/d82/submod_8cc_source.html#l00033">33</a> of file <a class="el" href="../../d2/d82/submod_8cc_source.html">submod.cc</a>.</p>

</div>
</div>
<a class="anchor" id="aff82e106d29400053a8a47e3f7dd525c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SubmodWorker::flag_found_something</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d2/d82/submod_8cc_source.html#l00051">51</a> of file <a class="el" href="../../d2/d82/submod_8cc_source.html">submod.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a0f6479953ca77eb235680a8c93056ac1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a>* SubmodWorker::module</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d2/d82/submod_8cc_source.html#l00034">34</a> of file <a class="el" href="../../d2/d82/submod_8cc_source.html">submod.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a9c09cbd2b2e5e52e7dab60be799832d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string SubmodWorker::opt_name</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d2/d82/submod_8cc_source.html#l00035">35</a> of file <a class="el" href="../../d2/d82/submod_8cc_source.html">submod.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a0edfecdd496a31e3d54b040aabc83885"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;std::string, <a class="el" href="../../d3/d6e/structSubmodWorker_1_1SubModule.html">SubModule</a>&gt; SubmodWorker::submodules</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d2/d82/submod_8cc_source.html#l00043">43</a> of file <a class="el" href="../../d2/d82/submod_8cc_source.html">submod.cc</a>.</p>

</div>
</div>
<a class="anchor" id="abbffd9ec19400ccec1cf820b99051bbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a>*, <a class="el" href="../../d8/d96/structSubmodWorker_1_1wire__flags__t.html">wire_flags_t</a>&gt; SubmodWorker::wire_flags</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d2/d82/submod_8cc_source.html#l00050">50</a> of file <a class="el" href="../../d2/d82/submod_8cc_source.html">submod.cc</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="../../d2/d82/submod_8cc_source.html">submod.cc</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d0/d75/structSubmodWorker.html">SubmodWorker</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:20 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
