# Reading pref.tcl
# do riscvpc_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {riscvpc.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:11 on Oct 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." riscvpc.vo 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 19:32:11 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nia_0/Desktop/is614-main/is614-main/single-cycle {C:/Users/nia_0/Desktop/is614-main/is614-main/single-cycle/tb_top_level.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:11 on Oct 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nia_0/Desktop/is614-main/is614-main/single-cycle" C:/Users/nia_0/Desktop/is614-main/is614-main/single-cycle/tb_top_level.v 
# ** Error: (vlog-7) Failed to open design unit file "C:/Users/nia_0/Desktop/is614-main/is614-main/single-cycle/tb_top_level.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 19:32:11 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
