Verilator Tree Dump (format 0x3900) from <e559> to <e589>
     NETLIST 0xaaaaab65bf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab679340 <e368> {c1ai}  __024root  L1 [P] [1ps]
    1:1: CELLINLINE 0xaaaaab67d2e0 <e483> {c1ai}  CyclicLeftShiftRegister_NegEdge_2Bit -> CyclicLeftShiftRegister_NegEdge_2Bit [scopep=0]
    1:2: VAR 0xaaaaab6795c0 <e372> {c2al} @dt=0xaaaaab674770@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab679960 <e377> {c3al} @dt=0xaaaaab674770@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67ca40 <e383> {c4ar} @dt=0xaaaaab66d100@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67ccc0 <e389> {c5aw} @dt=0xaaaaab66d100@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab6812a0 <e492> {c2al} @dt=0xaaaaab674770@(G/w1)
    1:2:1: VARREF 0xaaaaab681180 <e489> {c2al} @dt=0xaaaaab674770@(G/w1)  clock [RV] <- VAR 0xaaaaab6795c0 <e372> {c2al} @dt=0xaaaaab674770@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab681060 <e490> {c2al} @dt=0xaaaaab674770@(G/w1)  clock [LV] => VAR 0xaaaaab67f7a0 <e521> {c2al} @dt=0xaaaaab674770@(G/w1)  CyclicLeftShiftRegister_NegEdge_2Bit__DOT__clock [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab6815a0 <e501> {c3al} @dt=0xaaaaab674770@(G/w1)
    1:2:1: VARREF 0xaaaaab681480 <e498> {c3al} @dt=0xaaaaab674770@(G/w1)  reset [RV] <- VAR 0xaaaaab679960 <e377> {c3al} @dt=0xaaaaab674770@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab681360 <e499> {c3al} @dt=0xaaaaab674770@(G/w1)  reset [LV] => VAR 0xaaaaab67f920 <e217> {c3al} @dt=0xaaaaab674770@(G/w1)  CyclicLeftShiftRegister_NegEdge_2Bit__DOT__reset [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab6818a0 <e510> {c4ar} @dt=0xaaaaab66d100@(G/w2)
    1:2:1: VARREF 0xaaaaab681780 <e507> {c4ar} @dt=0xaaaaab66d100@(G/w2)  D [RV] <- VAR 0xaaaaab67ca40 <e383> {c4ar} @dt=0xaaaaab66d100@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab681660 <e508> {c4ar} @dt=0xaaaaab66d100@(G/w2)  D [LV] => VAR 0xaaaaab67faa0 <e225> {c4ar} @dt=0xaaaaab66d100@(G/w2)  CyclicLeftShiftRegister_NegEdge_2Bit__DOT__D [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab681ba0 <e519> {c5aw} @dt=0xaaaaab66d100@(G/w2)
    1:2:1: VARREF 0xaaaaab681a80 <e516> {c5aw} @dt=0xaaaaab66d100@(G/w2)  Q [RV] <- VAR 0xaaaaab67ccc0 <e389> {c5aw} @dt=0xaaaaab66d100@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab681960 <e517> {c5aw} @dt=0xaaaaab66d100@(G/w2)  Q [LV] => VAR 0xaaaaab67fc20 <e334> {c5aw} @dt=0xaaaaab66d100@(G/w2)  CyclicLeftShiftRegister_NegEdge_2Bit__DOT__Q [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67f7a0 <e521> {c2al} @dt=0xaaaaab674770@(G/w1)  CyclicLeftShiftRegister_NegEdge_2Bit__DOT__clock [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67f920 <e217> {c3al} @dt=0xaaaaab674770@(G/w1)  CyclicLeftShiftRegister_NegEdge_2Bit__DOT__reset [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67faa0 <e225> {c4ar} @dt=0xaaaaab66d100@(G/w2)  CyclicLeftShiftRegister_NegEdge_2Bit__DOT__D [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67fc20 <e334> {c5aw} @dt=0xaaaaab66d100@(G/w2)  CyclicLeftShiftRegister_NegEdge_2Bit__DOT__Q [VSTATIC]  PORT
    1:2: ALWAYS 0xaaaaab67fda0 <e140> {c7af}
    1:2:1: SENTREE 0xaaaaab67fe60 <e149> {c7am}
    1:2:1:1: SENITEM 0xaaaaab67ff20 <e74> {c7ao} [NEG]
    1:2:1:1:1: VARREF 0xaaaaab67ffe0 <e234> {c7aw} @dt=0xaaaaab674770@(G/w1)  clock [RV] <- VAR 0xaaaaab6795c0 <e372> {c2al} @dt=0xaaaaab674770@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGNDLY 0xaaaaab680100 <e419> {c10ap} @dt=0xaaaaab66d100@(G/w2)
    1:2:2:1: COND 0xaaaaab6801c0 <e410> {c10as} @dt=0xaaaaab66d100@(G/w2)
    1:2:2:1:1: VARREF 0xaaaaab680280 <e406> {c9an} @dt=0xaaaaab674770@(G/w1)  reset [RV] <- VAR 0xaaaaab679960 <e377> {c3al} @dt=0xaaaaab674770@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: CONST 0xaaaaab6803a0 <e407> {c10as} @dt=0xaaaaab66d100@(G/w2)  2'h0
    1:2:2:1:3: CONCAT 0xaaaaab6804e0 <e408> {c12az} @dt=0xaaaaab66d100@(G/w2)
    1:2:2:1:3:1: SEL 0xaaaaab6805a0 <e347> {c12au} @dt=0xaaaaab674770@(G/w1) decl[1:0]]
    1:2:2:1:3:1:1: VARREF 0xaaaaab680670 <e250> {c12at} @dt=0xaaaaab66d100@(G/w2)  D [RV] <- VAR 0xaaaaab67ca40 <e383> {c4ar} @dt=0xaaaaab66d100@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:3:1:2: CONST 0xaaaaab680790 <e276> {c12ax} @dt=0xaaaaab674bc0@(G/sw1)  1'h0
    1:2:2:1:3:1:3: CONST 0xaaaaab6808d0 <e346> {c12av} @dt=0xaaaaab678a60@(G/w32)  32'h1
    1:2:2:1:3:2: SEL 0xaaaaab680a10 <e358> {c12bc} @dt=0xaaaaab674770@(G/w1) decl[1:0]]
    1:2:2:1:3:2:1: VARREF 0xaaaaab680ae0 <e288> {c12bb} @dt=0xaaaaab66d100@(G/w2)  D [RV] <- VAR 0xaaaaab67ca40 <e383> {c4ar} @dt=0xaaaaab66d100@(G/w2)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:3:2:2: CONST 0xaaaaab680c00 <e314> {c12bd} @dt=0xaaaaab674bc0@(G/sw1)  1'h1
    1:2:2:1:3:2:3: CONST 0xaaaaab680d40 <e357> {c12bc} @dt=0xaaaaab678a60@(G/w32)  32'h1
    1:2:2:2: VARREF 0xaaaaab680e80 <e336> {c10an} @dt=0xaaaaab66d100@(G/w2)  Q [LV] => VAR 0xaaaaab67ccc0 <e389> {c5aw} @dt=0xaaaaab66d100@(G/w2)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab65c620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab674770 <e208> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab674bc0 <e267> {c12au} @dt=this@(G/sw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab66d100 <e224> {c4al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0xaaaaab678a60 <e341> {c12av} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab674770 <e208> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab66d100 <e224> {c4al} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab674bc0 <e267> {c12au} @dt=this@(G/sw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab678a60 <e341> {c12av} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab65c7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab65c960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab65caa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0xaaaaab65c960]
