\hypertarget{stm32f1xx_8h}{}\doxysection{CMSIS/\+Device/\+ST/\+STM32\+F1xx/\+Include/stm32f1xx.h File Reference}
\label{stm32f1xx_8h}\index{CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h@{CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h}}


CMSIS STM32\+F1xx Device Peripheral Access Layer Header File.  


This graph shows which files directly or indirectly include this file\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gab52bb1ba72165913f41a6271d60b844c}{STM32\+F1}}
\begin{DoxyCompactList}\small\item\em STM32 Family. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gab50febca128907bd4baf44562e1202d0}{\+\_\+\+\_\+\+STM32\+F1\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+MAIN}}~(0x04)
\begin{DoxyCompactList}\small\item\em Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga4e51532a561075fb07e03adf49646321}{\+\_\+\+\_\+\+STM32\+F1\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB1}}~(0x03)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gaadb6cccec78cfbae315f60e7a72d7ad6}{\+\_\+\+\_\+\+STM32\+F1\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB2}}~(0x03)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga3a6ddbe6f81547b6c4379e0a43769c2a}{\+\_\+\+\_\+\+STM32\+F1\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+RC}}~(0x00)
\item 
\#define {\bfseries \+\_\+\+\_\+\+STM32\+F1\+\_\+\+CMSIS\+\_\+\+VERSION}
\item 
\#define {\bfseries IS\+\_\+\+FUNCTIONAL\+\_\+\+STATE}(STATE)~(((STATE) == DISABLE) $\vert$$\vert$ ((STATE) == ENABLE))
\item 
\#define {\bfseries SET\+\_\+\+BIT}(REG,  BIT)~((REG) $\vert$= (BIT))
\item 
\#define {\bfseries CLEAR\+\_\+\+BIT}(REG,  BIT)~((REG) \&= $\sim$(BIT))
\item 
\#define {\bfseries READ\+\_\+\+BIT}(REG,  BIT)~((REG) \& (BIT))
\item 
\#define {\bfseries CLEAR\+\_\+\+REG}(REG)~((REG) = (0x0))
\item 
\#define {\bfseries WRITE\+\_\+\+REG}(REG,  VAL)~((REG) = (VAL))
\item 
\#define {\bfseries READ\+\_\+\+REG}(REG)~((REG))
\item 
\#define {\bfseries MODIFY\+\_\+\+REG}(REG,  CLEARMASK,  SETMASK)~WRITE\+\_\+\+REG((REG), (((READ\+\_\+\+REG(REG)) \& ($\sim$(CLEARMASK))) $\vert$ (SETMASK)))
\item 
\#define {\bfseries POSITION\+\_\+\+VAL}(VAL)~(\mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga5d5bb1527e042be4a9fa5a33f65cc248}{\+\_\+\+\_\+\+CLZ}}(\mbox{\hyperlink{_core___a_2_include_2cmsis__gcc_8h_af944a7b7d8fd70164cca27669316bcf7}{\+\_\+\+\_\+\+RBIT}}(VAL)))
\item 
\#define {\bfseries ATOMIC\+\_\+\+SET\+\_\+\+BIT}(REG,  BIT)
\item 
\#define {\bfseries ATOMIC\+\_\+\+CLEAR\+\_\+\+BIT}(REG,  BIT)
\item 
\#define {\bfseries ATOMIC\+\_\+\+MODIFY\+\_\+\+REG}(REG,  CLEARMSK,  SETMASK)
\item 
\#define {\bfseries ATOMIC\+\_\+\+SETH\+\_\+\+BIT}(REG,  BIT)
\item 
\#define {\bfseries ATOMIC\+\_\+\+CLEARH\+\_\+\+BIT}(REG,  BIT)
\item 
\#define {\bfseries ATOMIC\+\_\+\+MODIFYH\+\_\+\+REG}(REG,  CLEARMSK,  SETMASK)
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum Flag\+Status {\bfseries ITStatus}
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___exported__types_ga89136caac2e14c55151f527ac02daaff}\label{group___exported__types_ga89136caac2e14c55151f527ac02daaff}} 
enum {\bfseries Flag\+Status} \{ {\bfseries RESET} = 0
, {\bfseries SET} = !\+RESET
 \}
\item 
\mbox{\Hypertarget{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}\label{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}} 
enum {\bfseries Functional\+State} \{ {\bfseries DISABLE} = 0
, {\bfseries ENABLE} = !\+DISABLE
 \}
\item 
\mbox{\Hypertarget{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}\label{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}} 
enum {\bfseries Error\+Status} \{ {\bfseries SUCCESS} = 0U
, {\bfseries ERROR} = !\+SUCCESS
 \}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS STM32\+F1xx Device Peripheral Access Layer Header File. 

\begin{DoxyAuthor}{Author}
MCD Application Team \begin{DoxyVerb}     The file is the unique include file that the application programmer
     is using in the C source code, usually in main.c. This file contains:
       - Configuration section that allows to select:
         - The STM32F1xx device used in the target application
         - To use or not the peripheral’s drivers in application code(i.e. 
           code will be based on direct access to peripheral’s registers 
           rather than drivers API), this option is controlled by 
           "#define USE_HAL_DRIVER"
\end{DoxyVerb}

\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 