

================================================================
== Vivado HLS Report for 'load_centres_buffer'
================================================================
* Date:           Thu Jun 12 14:16:44 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        kernel
* Solution:       kernel
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    ?|    7|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------------+----------+-----------+-----------+----------------+----------+
        |          |      Latency     | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name| min |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+-----+------------+----------+-----------+-----------+----------------+----------+
        |- Loop 1  |    0|  1073741829|         8|          1|          1| 0 ~ 1073741823 |    yes   |
        |- Loop 2  |    4|           ?|         3|          2|          1|      1 ~ ?     |    yes   |
        +----------+-----+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8
  * Pipeline-1: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 2
  Pipeline-0: II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
  Pipeline-1: II = 2, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	10  / (exitcond3)
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / (tmp_7) | (!tmp_7 & tmp_10)
	10  / (!tmp_7 & !tmp_10)
13 --> 
* FSM state operations: 

 <State 1>: 3.80ns
ST_1: stg_14 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i32 %offset, [1 x i8]* @p_str19, [10 x i8]* @p_str816, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [23 x i8]* @p_str9)

ST_1: stg_15 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %bus_r, [1 x i8]* @p_str19, [6 x i8]* @p_str614, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19)

ST_1: stg_16 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBus(i32* %bus_r, [7 x i8]* @p_str513, i32 0, i32 0, i32 0, [1 x i8]* @p_str19) nounwind

ST_1: k_V_read [1/1] 0.00ns
:3  %k_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %k_V)

ST_1: offset_read [1/1] 0.00ns
:4  %offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %offset)

ST_1: int_buffer [1/1] 2.39ns
:5  %int_buffer = alloca [768 x i32], align 16

ST_1: tmp_2 [1/1] 0.00ns
:6  %tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %offset_read, i32 2, i32 31)

ST_1: tmp_2_cast [1/1] 0.00ns
:7  %tmp_2_cast = zext i30 %tmp_2 to i64

ST_1: bus_addr [1/1] 0.00ns
:8  %bus_addr = getelementptr inbounds i32* %bus_r, i64 %tmp_2_cast

ST_1: p_shl [1/1] 0.00ns
:9  %p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %k_V_read, i4 0)

ST_1: p_shl_cast [1/1] 0.00ns
:10  %p_shl_cast = zext i12 %p_shl to i13

ST_1: p_shl1 [1/1] 0.00ns
:11  %p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %k_V_read, i2 0)

ST_1: p_shl1_cast [1/1] 0.00ns
:12  %p_shl1_cast = zext i10 %p_shl1 to i13

ST_1: tmp_5 [1/1] 1.84ns
:13  %tmp_5 = sub i13 %p_shl_cast, %p_shl1_cast

ST_1: tmp_6_add_i [1/1] 1.96ns
:14  %tmp_6_add_i = add i13 %tmp_5, 15

ST_1: tmp_1 [1/1] 0.00ns
:15  %tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %tmp_6_add_i, i32 2, i32 12)

ST_1: tmp_6_add_i32_shr [1/1] 0.00ns
:16  %tmp_6_add_i32_shr = sext i11 %tmp_1 to i30

ST_1: tmp_6_add_i32_shr_cast [1/1] 0.00ns
:17  %tmp_6_add_i32_shr_cast = zext i30 %tmp_6_add_i32_shr to i32

ST_1: stg_32 [1/1] 1.55ns
:18  br label %burst.rd.header


 <State 2>: 3.88ns
ST_2: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i30 [ %indvar_next, %burst.rd.body3 ], [ 0, %0 ]

ST_2: exitcond3 [1/1] 2.49ns
burst.rd.header:1  %exitcond3 = icmp eq i30 %indvar, %tmp_6_add_i32_shr

ST_2: indvar_next [1/1] 2.44ns
burst.rd.header:2  %indvar_next = add i30 %indvar, 1

ST_2: stg_36 [1/1] 1.39ns
burst.rd.header:3  br i1 %exitcond3, label %burst.rd.end, label %burst.rd.body1

ST_2: isIter0 [1/1] 2.49ns
burst.rd.body1:3  %isIter0 = icmp eq i30 %indvar, 0

ST_2: stg_38 [1/1] 0.00ns
burst.rd.body1:4  br i1 %isIter0, label %burst.rd.body2, label %burst.rd.body3


 <State 3>: 8.75ns
ST_3: bus_addr_req [5/5] 8.75ns
burst.rd.body2:0  %bus_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %bus_addr, i32 %tmp_6_add_i32_shr_cast)


 <State 4>: 8.75ns
ST_4: bus_addr_req [4/5] 8.75ns
burst.rd.body2:0  %bus_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %bus_addr, i32 %tmp_6_add_i32_shr_cast)


 <State 5>: 8.75ns
ST_5: bus_addr_req [3/5] 8.75ns
burst.rd.body2:0  %bus_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %bus_addr, i32 %tmp_6_add_i32_shr_cast)


 <State 6>: 8.75ns
ST_6: bus_addr_req [2/5] 8.75ns
burst.rd.body2:0  %bus_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %bus_addr, i32 %tmp_6_add_i32_shr_cast)


 <State 7>: 8.75ns
ST_7: bus_addr_req [1/5] 8.75ns
burst.rd.body2:0  %bus_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %bus_addr, i32 %tmp_6_add_i32_shr_cast)


 <State 8>: 8.75ns
ST_8: bus_addr_read [1/1] 8.75ns
burst.rd.body3:0  %bus_addr_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %bus_addr)


 <State 9>: 2.39ns
ST_9: empty [1/1] 0.00ns
burst.rd.body1:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1073741823, i64 0)

ST_9: burstread_rbegin [1/1] 0.00ns
burst.rd.body1:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str539)

ST_9: stg_47 [1/1] 0.00ns
burst.rd.body1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str538)

ST_9: stg_48 [1/1] 0.00ns
burst.rd.body2:1  br label %burst.rd.body3

ST_9: tmp_s [1/1] 0.00ns
burst.rd.body3:1  %tmp_s = zext i30 %indvar to i64

ST_9: int_buffer_addr_5 [1/1] 0.00ns
burst.rd.body3:2  %int_buffer_addr_5 = getelementptr [768 x i32]* %int_buffer, i64 0, i64 %tmp_s

ST_9: stg_51 [1/1] 2.39ns
burst.rd.body3:3  store i32 %bus_addr_read, i32* %int_buffer_addr_5, align 4

ST_9: burstread_rend [1/1] 0.00ns
burst.rd.body3:4  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str539, i32 %burstread_rbegin)

ST_9: stg_53 [1/1] 0.00ns
burst.rd.body3:5  br label %burst.rd.header


 <State 10>: 6.07ns
ST_10: t_V [1/1] 0.00ns
burst.rd.end:0  %t_V = phi i8 [ %i_V, %2 ], [ 0, %burst.rd.header ]

ST_10: tmp_7 [1/1] 2.00ns
burst.rd.end:1  %tmp_7 = icmp ugt i8 %t_V, %k_V_read

ST_10: i_V [1/1] 1.72ns
burst.rd.end:2  %i_V = add i8 %t_V, 1

ST_10: stg_57 [1/1] 0.00ns
burst.rd.end:3  br i1 %tmp_7, label %.loopexit, label %1

ST_10: tmp_8_cast1 [1/1] 0.00ns
:4  %tmp_8_cast1 = zext i8 %t_V to i11

ST_10: p_shl2 [1/1] 0.00ns
:5  %p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %t_V, i2 0)

ST_10: p_shl2_cast [1/1] 0.00ns
:6  %p_shl2_cast = zext i10 %p_shl2 to i11

ST_10: tmp_9 [1/1] 1.84ns
:7  %tmp_9 = sub i11 %p_shl2_cast, %tmp_8_cast1

ST_10: tmp_9_cast [1/1] 0.00ns
:8  %tmp_9_cast = sext i11 %tmp_9 to i64

ST_10: int_buffer_addr [1/1] 0.00ns
:9  %int_buffer_addr = getelementptr inbounds [768 x i32]* %int_buffer, i64 0, i64 %tmp_9_cast

ST_10: int_buffer_load [2/2] 2.39ns
:10  %int_buffer_load = load i32* %int_buffer_addr, align 4

ST_10: tmp_12_1 [1/1] 1.84ns
:13  %tmp_12_1 = add i11 %tmp_9, 1

ST_10: tmp_12_1_cast [1/1] 0.00ns
:14  %tmp_12_1_cast = sext i11 %tmp_12_1 to i64

ST_10: int_buffer_addr_1 [1/1] 0.00ns
:15  %int_buffer_addr_1 = getelementptr inbounds [768 x i32]* %int_buffer, i64 0, i64 %tmp_12_1_cast

ST_10: int_buffer_load_1 [2/2] 2.39ns
:16  %int_buffer_load_1 = load i32* %int_buffer_addr_1, align 4

ST_10: tmp_10 [1/1] 2.00ns
:25  %tmp_10 = icmp eq i8 %t_V, %k_V_read


 <State 11>: 4.78ns
ST_11: tmp_8 [1/1] 0.00ns
:3  %tmp_8 = zext i8 %t_V to i64

ST_11: int_buffer_load [1/2] 2.39ns
:10  %int_buffer_load = load i32* %int_buffer_addr, align 4

ST_11: buffer_0_value_addr [1/1] 0.00ns
:11  %buffer_0_value_addr = getelementptr [256 x i32]* %buffer_0_value, i64 0, i64 %tmp_8

ST_11: stg_73 [1/1] 2.39ns
:12  store i32 %int_buffer_load, i32* %buffer_0_value_addr, align 4

ST_11: int_buffer_load_1 [1/2] 2.39ns
:16  %int_buffer_load_1 = load i32* %int_buffer_addr_1, align 4

ST_11: buffer_1_value_addr [1/1] 0.00ns
:17  %buffer_1_value_addr = getelementptr [256 x i32]* %buffer_1_value, i64 0, i64 %tmp_8

ST_11: stg_76 [1/1] 2.39ns
:18  store i32 %int_buffer_load_1, i32* %buffer_1_value_addr, align 4

ST_11: tmp_12_2 [1/1] 1.84ns
:19  %tmp_12_2 = add i11 %tmp_9, 2

ST_11: tmp_12_2_cast [1/1] 0.00ns
:20  %tmp_12_2_cast = sext i11 %tmp_12_2 to i64

ST_11: int_buffer_addr_2 [1/1] 0.00ns
:21  %int_buffer_addr_2 = getelementptr inbounds [768 x i32]* %int_buffer, i64 0, i64 %tmp_12_2_cast

ST_11: int_buffer_load_2 [2/2] 2.39ns
:22  %int_buffer_load_2 = load i32* %int_buffer_addr_2, align 4

ST_11: stg_81 [1/1] 0.00ns
:26  br i1 %tmp_10, label %.loopexit, label %2


 <State 12>: 4.78ns
ST_12: empty_41 [1/1] 0.00ns
:0  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 -1, i64 0)

ST_12: tmp_21 [1/1] 0.00ns
:1  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str210)

ST_12: stg_84 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str19) nounwind

ST_12: int_buffer_load_2 [1/2] 2.39ns
:22  %int_buffer_load_2 = load i32* %int_buffer_addr_2, align 4

ST_12: buffer_2_value_addr [1/1] 0.00ns
:23  %buffer_2_value_addr = getelementptr [256 x i32]* %buffer_2_value, i64 0, i64 %tmp_8

ST_12: stg_87 [1/1] 2.39ns
:24  store i32 %int_buffer_load_2, i32* %buffer_2_value_addr, align 4

ST_12: empty_42 [1/1] 0.00ns
:0  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str210, i32 %tmp_21)

ST_12: stg_89 [1/1] 0.00ns
:1  br label %burst.rd.end


 <State 13>: 0.00ns
ST_13: stg_90 [1/1] 0.00ns
.loopexit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7166150; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bus_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x71674e0; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ k_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1693e500; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_0_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x71666e0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_1_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x16940ab0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer_2_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x7166c70; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_14                 (specifcore       ) [ 00000000000000]
stg_15                 (specifcore       ) [ 00000000000000]
stg_16                 (specbus          ) [ 00000000000000]
k_V_read               (read             ) [ 00111111111110]
offset_read            (read             ) [ 00000000000000]
int_buffer             (alloca           ) [ 00111111111110]
tmp_2                  (partselect       ) [ 00000000000000]
tmp_2_cast             (zext             ) [ 00000000000000]
bus_addr               (getelementptr    ) [ 00111111110000]
p_shl                  (bitconcatenate   ) [ 00000000000000]
p_shl_cast             (zext             ) [ 00000000000000]
p_shl1                 (bitconcatenate   ) [ 00000000000000]
p_shl1_cast            (zext             ) [ 00000000000000]
tmp_5                  (sub              ) [ 00000000000000]
tmp_6_add_i            (add              ) [ 00000000000000]
tmp_1                  (partselect       ) [ 00000000000000]
tmp_6_add_i32_shr      (sext             ) [ 00111111110000]
tmp_6_add_i32_shr_cast (zext             ) [ 00111111110000]
stg_32                 (br               ) [ 01111111110000]
indvar                 (phi              ) [ 00111111110000]
exitcond3              (icmp             ) [ 00111111110000]
indvar_next            (add              ) [ 01111111110000]
stg_36                 (br               ) [ 00111111111110]
isIter0                (icmp             ) [ 00111111110000]
stg_38                 (br               ) [ 00000000000000]
bus_addr_req           (readreq          ) [ 00000000000000]
bus_addr_read          (read             ) [ 00100000010000]
empty                  (speclooptripcount) [ 00000000000000]
burstread_rbegin       (specregionbegin  ) [ 00000000000000]
stg_47                 (specpipeline     ) [ 00000000000000]
stg_48                 (br               ) [ 00000000000000]
tmp_s                  (zext             ) [ 00000000000000]
int_buffer_addr_5      (getelementptr    ) [ 00000000000000]
stg_51                 (store            ) [ 00000000000000]
burstread_rend         (specregionend    ) [ 00000000000000]
stg_53                 (br               ) [ 01111111110000]
t_V                    (phi              ) [ 00000000001100]
tmp_7                  (icmp             ) [ 00000000001110]
i_V                    (add              ) [ 00100000001110]
stg_57                 (br               ) [ 00000000000000]
tmp_8_cast1            (zext             ) [ 00000000000000]
p_shl2                 (bitconcatenate   ) [ 00000000000000]
p_shl2_cast            (zext             ) [ 00000000000000]
tmp_9                  (sub              ) [ 00000000000100]
tmp_9_cast             (sext             ) [ 00000000000000]
int_buffer_addr        (getelementptr    ) [ 00000000000100]
tmp_12_1               (add              ) [ 00000000000000]
tmp_12_1_cast          (sext             ) [ 00000000000000]
int_buffer_addr_1      (getelementptr    ) [ 00000000000100]
tmp_10                 (icmp             ) [ 00000000001110]
tmp_8                  (zext             ) [ 00000000001010]
int_buffer_load        (load             ) [ 00000000000000]
buffer_0_value_addr    (getelementptr    ) [ 00000000000000]
stg_73                 (store            ) [ 00000000000000]
int_buffer_load_1      (load             ) [ 00000000000000]
buffer_1_value_addr    (getelementptr    ) [ 00000000000000]
stg_76                 (store            ) [ 00000000000000]
tmp_12_2               (add              ) [ 00000000000000]
tmp_12_2_cast          (sext             ) [ 00000000000000]
int_buffer_addr_2      (getelementptr    ) [ 00000000001010]
stg_81                 (br               ) [ 00000000000000]
empty_41               (speclooptripcount) [ 00000000000000]
tmp_21                 (specregionbegin  ) [ 00000000000000]
stg_84                 (specpipeline     ) [ 00000000000000]
int_buffer_load_2      (load             ) [ 00000000000000]
buffer_2_value_addr    (getelementptr    ) [ 00000000000000]
stg_87                 (store            ) [ 00000000000000]
empty_42               (specregionend    ) [ 00000000000000]
stg_89                 (br               ) [ 00100000001110]
stg_90                 (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bus_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="k_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer_0_value">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_0_value"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer_1_value">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_1_value"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer_2_value">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_2_value"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str816"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str614"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str513"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str539"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str538"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="int_buffer_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="int_buffer/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="k_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="offset_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="offset_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_readreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2"/>
<pin id="111" dir="0" index="2" bw="30" slack="2"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="bus_addr_req/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="bus_addr_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="7"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bus_addr_read/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="int_buffer_addr_5_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="30" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="int_buffer_addr_5/9 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="0" index="3" bw="10" slack="0"/>
<pin id="144" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_51/9 int_buffer_load/10 int_buffer_load_1/10 int_buffer_load_2/11 "/>
</bind>
</comp>

<comp id="130" class="1004" name="int_buffer_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="int_buffer_addr/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="int_buffer_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="11" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="int_buffer_addr_1/10 "/>
</bind>
</comp>

<comp id="147" class="1004" name="buffer_0_value_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_0_value_addr/11 "/>
</bind>
</comp>

<comp id="154" class="1004" name="stg_73_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_73/11 "/>
</bind>
</comp>

<comp id="160" class="1004" name="buffer_1_value_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_1_value_addr/11 "/>
</bind>
</comp>

<comp id="167" class="1004" name="stg_76_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_76/11 "/>
</bind>
</comp>

<comp id="173" class="1004" name="int_buffer_addr_2_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="11" slack="0"/>
<pin id="177" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="int_buffer_addr_2/11 "/>
</bind>
</comp>

<comp id="180" class="1004" name="buffer_2_value_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="1"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_2_value_addr/12 "/>
</bind>
</comp>

<comp id="187" class="1004" name="stg_87_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_87/12 "/>
</bind>
</comp>

<comp id="193" class="1005" name="indvar_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="30" slack="1"/>
<pin id="195" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="indvar_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="30" slack="0"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="t_V_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="t_V_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/10 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="30" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="0" index="3" bw="6" slack="0"/>
<pin id="223" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_2_cast_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="30" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="bus_addr_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="30" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bus_addr/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_shl_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_shl_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="0"/>
<pin id="248" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_shl1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_shl1_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_5_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="0"/>
<pin id="264" dir="0" index="1" bw="10" slack="0"/>
<pin id="265" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_6_add_i_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="13" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_add_i/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="0" index="1" bw="13" slack="0"/>
<pin id="277" dir="0" index="2" bw="3" slack="0"/>
<pin id="278" dir="0" index="3" bw="5" slack="0"/>
<pin id="279" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_6_add_i32_shr_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_add_i32_shr/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_6_add_i32_shr_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_add_i32_shr_cast/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="exitcond3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="30" slack="0"/>
<pin id="294" dir="0" index="1" bw="11" slack="1"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="indvar_next_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="30" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="isIter0_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="30" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="isIter0/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="30" slack="7"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_7_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="2"/>
<pin id="317" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="319" class="1004" name="i_V_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/10 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_8_cast1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast1/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_shl2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/10 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_shl2_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/10 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_9_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_9_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/10 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_12_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12_1/10 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_12_1_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_1_cast/10 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_10_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="2"/>
<pin id="366" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_12_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="1"/>
<pin id="376" dir="0" index="1" bw="3" slack="0"/>
<pin id="377" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12_2/11 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_12_2_cast_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_2_cast/11 "/>
</bind>
</comp>

<comp id="384" class="1005" name="k_V_read_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="2"/>
<pin id="386" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="k_V_read "/>
</bind>
</comp>

<comp id="390" class="1005" name="bus_addr_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="2"/>
<pin id="392" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="bus_addr "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_6_add_i32_shr_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="30" slack="1"/>
<pin id="398" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_add_i32_shr "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_6_add_i32_shr_cast_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="2"/>
<pin id="403" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_add_i32_shr_cast "/>
</bind>
</comp>

<comp id="406" class="1005" name="exitcond3_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="410" class="1005" name="indvar_next_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="30" slack="0"/>
<pin id="412" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="415" class="1005" name="isIter0_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="isIter0 "/>
</bind>
</comp>

<comp id="419" class="1005" name="bus_addr_read_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_addr_read "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_7_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="428" class="1005" name="i_V_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_9_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="11" slack="1"/>
<pin id="435" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="438" class="1005" name="int_buffer_addr_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="1"/>
<pin id="440" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="int_buffer_addr "/>
</bind>
</comp>

<comp id="443" class="1005" name="int_buffer_addr_1_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="1"/>
<pin id="445" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="int_buffer_addr_1 "/>
</bind>
</comp>

<comp id="448" class="1005" name="tmp_10_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_8_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="457" class="1005" name="int_buffer_addr_2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="10" slack="1"/>
<pin id="459" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="int_buffer_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="58" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="64" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="119" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="64" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="130" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="142"><net_src comp="64" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="137" pin="3"/><net_sink comp="125" pin=3"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="64" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="125" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="64" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="125" pin="5"/><net_sink comp="167" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="64" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="173" pin="3"/><net_sink comp="125" pin=3"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="64" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="125" pin="5"/><net_sink comp="187" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="208"><net_src comp="80" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="102" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="231"><net_src comp="218" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="96" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="96" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="246" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="268" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="287"><net_src comp="274" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="197" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="197" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="197" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="193" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="318"><net_src comp="209" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="209" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="82" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="209" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="209" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="325" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="356"><net_src comp="341" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="84" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="367"><net_src comp="209" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="205" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="378"><net_src comp="86" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="374" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="387"><net_src comp="96" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="393"><net_src comp="232" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="399"><net_src comp="284" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="404"><net_src comp="288" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="409"><net_src comp="292" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="297" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="418"><net_src comp="303" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="114" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="427"><net_src comp="314" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="319" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="436"><net_src comp="341" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="441"><net_src comp="130" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="446"><net_src comp="137" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="125" pin=3"/></net>

<net id="451"><net_src comp="363" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="368" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="460"><net_src comp="173" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="125" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		tmp_2_cast : 1
		bus_addr : 2
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp_5 : 2
		tmp_6_add_i : 3
		tmp_1 : 4
		tmp_6_add_i32_shr : 5
		tmp_6_add_i32_shr_cast : 6
	State 2
		exitcond3 : 1
		indvar_next : 1
		stg_36 : 2
		isIter0 : 1
		stg_38 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		int_buffer_addr_5 : 1
		stg_51 : 2
		burstread_rend : 1
	State 10
		tmp_7 : 1
		i_V : 1
		stg_57 : 2
		tmp_8_cast1 : 1
		p_shl2 : 1
		p_shl2_cast : 2
		tmp_9 : 3
		tmp_9_cast : 4
		int_buffer_addr : 5
		int_buffer_load : 6
		tmp_12_1 : 4
		tmp_12_1_cast : 5
		int_buffer_addr_1 : 6
		int_buffer_load_1 : 7
		tmp_10 : 1
	State 11
		buffer_0_value_addr : 1
		stg_73 : 2
		buffer_1_value_addr : 1
		stg_76 : 2
		tmp_12_2_cast : 1
		int_buffer_addr_2 : 2
		int_buffer_load_2 : 3
	State 12
		stg_87 : 1
		empty_42 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        exitcond3_fu_292       |    0    |    38   |
|   icmp   |         isIter0_fu_303        |    0    |    38   |
|          |          tmp_7_fu_314         |    0    |    8    |
|          |         tmp_10_fu_363         |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |       tmp_6_add_i_fu_268      |    0    |    13   |
|          |       indvar_next_fu_297      |    0    |    30   |
|    add   |           i_V_fu_319          |    0    |    8    |
|          |        tmp_12_1_fu_352        |    0    |    11   |
|          |        tmp_12_2_fu_374        |    0    |    11   |
|----------|-------------------------------|---------|---------|
|    sub   |          tmp_5_fu_262         |    0    |    12   |
|          |          tmp_9_fu_341         |    0    |    10   |
|----------|-------------------------------|---------|---------|
|          |      k_V_read_read_fu_96      |    0    |    0    |
|   read   |    offset_read_read_fu_102    |    0    |    0    |
|          |   bus_addr_read_read_fu_114   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_108      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|          tmp_2_fu_218         |    0    |    0    |
|          |          tmp_1_fu_274         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       tmp_2_cast_fu_228       |    0    |    0    |
|          |       p_shl_cast_fu_246       |    0    |    0    |
|          |       p_shl1_cast_fu_258      |    0    |    0    |
|   zext   | tmp_6_add_i32_shr_cast_fu_288 |    0    |    0    |
|          |          tmp_s_fu_309         |    0    |    0    |
|          |       tmp_8_cast1_fu_325      |    0    |    0    |
|          |       p_shl2_cast_fu_337      |    0    |    0    |
|          |          tmp_8_fu_368         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          p_shl_fu_238         |    0    |    0    |
|bitconcatenate|         p_shl1_fu_250         |    0    |    0    |
|          |         p_shl2_fu_329         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    tmp_6_add_i32_shr_fu_284   |    0    |    0    |
|   sext   |       tmp_9_cast_fu_347       |    0    |    0    |
|          |      tmp_12_1_cast_fu_358     |    0    |    0    |
|          |      tmp_12_2_cast_fu_379     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   187   |
|----------|-------------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|int_buffer|    2   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    2   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     bus_addr_read_reg_419    |   32   |
|       bus_addr_reg_390       |   32   |
|       exitcond3_reg_406      |    1   |
|          i_V_reg_428         |    8   |
|      indvar_next_reg_410     |   30   |
|        indvar_reg_193        |   30   |
|   int_buffer_addr_1_reg_443  |   10   |
|   int_buffer_addr_2_reg_457  |   10   |
|    int_buffer_addr_reg_438   |   10   |
|        isIter0_reg_415       |    1   |
|       k_V_read_reg_384       |    8   |
|          t_V_reg_205         |    8   |
|        tmp_10_reg_448        |    1   |
|tmp_6_add_i32_shr_cast_reg_401|   32   |
|   tmp_6_add_i32_shr_reg_396  |   30   |
|         tmp_7_reg_424        |    1   |
|         tmp_8_reg_452        |   64   |
|         tmp_9_reg_433        |   11   |
+------------------------------+--------+
|             Total            |   319  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_125 |  p3  |   4  |  10  |   40   ||    10   |
|   indvar_reg_193  |  p0  |   2  |  30  |   60   ||    30   |
|    t_V_reg_205    |  p0  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   146  || 6.10837 ||    58   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   187  |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   58   |
|  Register |    -   |    -   |   319  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   319  |   245  |
+-----------+--------+--------+--------+--------+
