{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745001424761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745001424772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 18 14:37:04 2025 " "Processing started: Fri Apr 18 14:37:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745001424772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745001424772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sls_PSRM_vhdl -c sls_PSRM_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off sls_PSRM_vhdl -c sls_PSRM_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745001424772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745001425261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745001425261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_reg_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_reg_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_reg_vhdl-beh " "Found design unit 1: sls_nbit_reg_vhdl-beh" {  } { { "sls_nbit_reg_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_reg_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432656 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_reg_vhdl " "Found entity 1: sls_nbit_reg_vhdl" {  } { { "sls_nbit_reg_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_reg_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745001432656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_psrm_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_psrm_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_PSRM_package " "Found design unit 1: sls_PSRM_package" {  } { { "sls_PSRM_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745001432660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbitsfr_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbitsfr_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nBitSFR_vhdl-sls_Behavior " "Found design unit 1: sls_nBitSFR_vhdl-sls_Behavior" {  } { { "sls_nBitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nBitSFR_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432665 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nBitSFR_vhdl " "Found entity 1: sls_nBitSFR_vhdl" {  } { { "sls_nBitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nBitSFR_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745001432665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_psrm_stage_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_psrm_stage_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_PSRM_stage_vhdl-structural " "Found design unit 1: sls_PSRM_stage_vhdl-structural" {  } { { "sls_PSRM_stage_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_stage_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432670 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_PSRM_stage_vhdl " "Found entity 1: sls_PSRM_stage_vhdl" {  } { { "sls_PSRM_stage_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_stage_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745001432670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_psrm_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_psrm_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_PSRM_vhdl-pipe " "Found design unit 1: sls_PSRM_vhdl-pipe" {  } { { "sls_PSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432675 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_PSRM_vhdl " "Found entity 1: sls_PSRM_vhdl" {  } { { "sls_PSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745001432675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_2sc_in_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_2sc_in_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_2sc_in_vhdl-struc " "Found design unit 1: sls_nbit_2sc_in_vhdl-struc" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432679 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_2sc_in_vhdl " "Found entity 1: sls_nbit_2sc_in_vhdl" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745001432679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_2sc_out_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_2sc_out_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_2sc_out_vhdl-beh " "Found design unit 1: sls_nbit_2sc_out_vhdl-beh" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432684 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_2sc_out_vhdl " "Found entity 1: sls_nbit_2sc_out_vhdl" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745001432684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_add_sub_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_add_sub_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_add_sub_vhdl-func " "Found design unit 1: sls_nbit_add_sub_vhdl-func" {  } { { "sls_nbit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_add_sub_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432688 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_add_sub_vhdl " "Found entity 1: sls_nbit_add_sub_vhdl" {  } { { "sls_nbit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_add_sub_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745001432688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_psrm_vhdl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_psrm_vhdl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_PSRM_vhdl_tb-behavior " "Found design unit 1: sls_PSRM_vhdl_tb-behavior" {  } { { "sls_PSRM_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl_tb.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432693 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_PSRM_vhdl_tb " "Found entity 1: sls_PSRM_vhdl_tb" {  } { { "sls_PSRM_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl_tb.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745001432693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sls_PSRM_vhdl " "Elaborating entity \"sls_PSRM_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745001432733 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Md_final sls_PSRM_vhdl.vhd(19) " "Verilog HDL or VHDL warning at sls_PSRM_vhdl.vhd(19): object \"Md_final\" assigned a value but never read" {  } { { "sls_PSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745001432734 "|sls_PSRM_vhdl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twosc_L sls_PSRM_vhdl.vhd(20) " "Verilog HDL or VHDL warning at sls_PSRM_vhdl.vhd(20): object \"twosc_L\" assigned a value but never read" {  } { { "sls_PSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745001432734 "|sls_PSRM_vhdl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twosc_out sls_PSRM_vhdl.vhd(22) " "Verilog HDL or VHDL warning at sls_PSRM_vhdl.vhd(22): object \"twosc_out\" assigned a value but never read" {  } { { "sls_PSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745001432735 "|sls_PSRM_vhdl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_2sc_in_vhdl sls_nbit_2sc_in_vhdl:Md_2sc " "Elaborating entity \"sls_nbit_2sc_in_vhdl\" for hierarchy \"sls_nbit_2sc_in_vhdl:Md_2sc\"" {  } { { "sls_PSRM_vhdl.vhd" "Md_2sc" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745001432744 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sls_not.vhd 2 1 " "Using design file sls_not.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_not-func " "Found design unit 1: sls_not-func" {  } { { "sls_not.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_not.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432761 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_not " "Found entity 1: sls_not" {  } { { "sls_not.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_not.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1745001432761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_not sls_nbit_2sc_in_vhdl:Md_2sc\|sls_not:\\twosc:0:stage0 " "Elaborating entity \"sls_not\" for hierarchy \"sls_nbit_2sc_in_vhdl:Md_2sc\|sls_not:\\twosc:0:stage0\"" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "\\twosc:0:stage0" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745001432762 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sls_xor2.vhd 2 1 " "Using design file sls_xor2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_xor2-func " "Found design unit 1: sls_xor2-func" {  } { { "sls_xor2.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_xor2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432779 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_xor2 " "Found entity 1: sls_xor2" {  } { { "sls_xor2.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_xor2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1745001432779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_xor2 sls_nbit_2sc_in_vhdl:Md_2sc\|sls_xor2:\\twosc:0:stage1 " "Elaborating entity \"sls_xor2\" for hierarchy \"sls_nbit_2sc_in_vhdl:Md_2sc\|sls_xor2:\\twosc:0:stage1\"" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "\\twosc:0:stage1" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745001432780 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sls_and2.vhd 2 1 " "Using design file sls_and2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_and2-func " "Found design unit 1: sls_and2-func" {  } { { "sls_and2.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_and2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432798 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_and2 " "Found entity 1: sls_and2" {  } { { "sls_and2.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_and2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1745001432798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_and2 sls_nbit_2sc_in_vhdl:Md_2sc\|sls_and2:\\twosc:0:stage2 " "Elaborating entity \"sls_and2\" for hierarchy \"sls_nbit_2sc_in_vhdl:Md_2sc\|sls_and2:\\twosc:0:stage2\"" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "\\twosc:0:stage2" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745001432799 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sls_nbit_mux2to1_vhdl.vhd 2 1 " "Using design file sls_nbit_mux2to1_vhdl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_mux2to1_vhdl-mux2to1_func " "Found design unit 1: sls_nbit_mux2to1_vhdl-mux2to1_func" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432828 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux2to1_vhdl " "Found entity 1: sls_nbit_mux2to1_vhdl" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745001432828 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1745001432828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux2to1_vhdl sls_nbit_2sc_in_vhdl:Md_2sc\|sls_nbit_mux2to1_vhdl:mux " "Elaborating entity \"sls_nbit_mux2to1_vhdl\" for hierarchy \"sls_nbit_2sc_in_vhdl:Md_2sc\|sls_nbit_mux2to1_vhdl:mux\"" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "mux" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745001432829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_PSRM_stage_vhdl sls_PSRM_stage_vhdl:stage0 " "Elaborating entity \"sls_PSRM_stage_vhdl\" for hierarchy \"sls_PSRM_stage_vhdl:stage0\"" {  } { { "sls_PSRM_vhdl.vhd" "stage0" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745001432848 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adder_v sls_PSRM_stage_vhdl.vhd(16) " "Verilog HDL or VHDL warning at sls_PSRM_stage_vhdl.vhd(16): object \"adder_v\" assigned a value but never read" {  } { { "sls_PSRM_stage_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_stage_vhdl.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1745001432850 "|sls_PSRM_vhdl|sls_PSRM_stage_vhdl:stage0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_reg_vhdl sls_PSRM_stage_vhdl:stage0\|sls_nbit_reg_vhdl:Md_reg " "Elaborating entity \"sls_nbit_reg_vhdl\" for hierarchy \"sls_PSRM_stage_vhdl:stage0\|sls_nbit_reg_vhdl:Md_reg\"" {  } { { "sls_PSRM_stage_vhdl.vhd" "Md_reg" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_stage_vhdl.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745001432851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_add_sub_vhdl sls_PSRM_stage_vhdl:stage0\|sls_nbit_add_sub_vhdl:adder " "Elaborating entity \"sls_nbit_add_sub_vhdl\" for hierarchy \"sls_PSRM_stage_vhdl:stage0\|sls_nbit_add_sub_vhdl:adder\"" {  } { { "sls_PSRM_stage_vhdl.vhd" "adder" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_stage_vhdl.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745001432854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nBitSFR_vhdl sls_nBitSFR_vhdl:twosc_Reg " "Elaborating entity \"sls_nBitSFR_vhdl\" for hierarchy \"sls_nBitSFR_vhdl:twosc_Reg\"" {  } { { "sls_PSRM_vhdl.vhd" "twosc_Reg" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745001432866 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dout sls_nBitSFR_vhdl.vhd(25) " "VHDL Process Statement warning at sls_nBitSFR_vhdl.vhd(25): signal \"Dout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_nBitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nBitSFR_vhdl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1745001432867 "|sls_PSRM_vhdl|sls_nBitSFR_vhdl:twosc_Reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SDoutR sls_nBitSFR_vhdl.vhd(25) " "VHDL Process Statement warning at sls_nBitSFR_vhdl.vhd(25): signal \"SDoutR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_nBitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nBitSFR_vhdl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1745001432867 "|sls_PSRM_vhdl|sls_nBitSFR_vhdl:twosc_Reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SDoutL sls_nBitSFR_vhdl.vhd(25) " "VHDL Process Statement warning at sls_nBitSFR_vhdl.vhd(25): signal \"SDoutL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_nBitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_nBitSFR_vhdl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1745001432867 "|sls_PSRM_vhdl|sls_nBitSFR_vhdl:twosc_Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_2sc_out_vhdl sls_nbit_2sc_out_vhdl:f_2sc " "Elaborating entity \"sls_nbit_2sc_out_vhdl\" for hierarchy \"sls_nbit_2sc_out_vhdl:f_2sc\"" {  } { { "sls_PSRM_vhdl.vhd" "f_2sc" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab12/sls_PSRM_vhdl/sls_PSRM_vhdl.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745001432873 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745001433271 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745001433511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745001433608 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745001433608 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745001433646 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745001433646 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745001433646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745001433646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745001433658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 18 14:37:13 2025 " "Processing ended: Fri Apr 18 14:37:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745001433658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745001433658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745001433658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745001433658 ""}
