#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001757139d850 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v0000017571425190_0 .var "cin", 0 0;
v0000017571439b80_0 .var "clk", 0 0;
v0000017571439720_0 .var "correct_ans", 16 0;
v0000017571439c20_0 .var "correct_ct", 5 0;
v0000017571438500_0 .net "cout", 0 0, v00000175714248d0_0;  1 drivers
v0000017571439860_0 .var "idx", 5 0;
v0000017571438460_0 .var "in_a", 15 0;
v0000017571438a00_0 .var "in_b", 15 0;
v000001757143a580_0 .var "rst", 0 0;
v0000017571439fe0_0 .net "sum", 15 0, L_0000017571439540;  1 drivers
v00000175714386e0_0 .var "write", 8 0;
E_00000175713987d0 .event posedge, v000001757143a580_0, v0000017571439b80_0;
S_000001757139d9e0 .scope module, "Import_RCA" "RCA_16bit" 2 19, 3 3 0, S_000001757139d850;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000017571424fb0_0 .net "a", 15 0, v0000017571438460_0;  1 drivers
v00000175714254b0_0 .net "b", 15 0, v0000017571438a00_0;  1 drivers
v00000175714255f0_0 .net "c", 14 0, L_000001757143a760;  1 drivers
v0000017571425050_0 .net "cin", 0 0, v0000017571425190_0;  1 drivers
v0000017571425690_0 .net "cout", 0 0, v00000175714248d0_0;  alias, 1 drivers
v00000175714250f0_0 .net "sum", 15 0, L_0000017571439540;  alias, 1 drivers
L_00000175714385a0 .part v0000017571438460_0, 0, 1;
L_00000175714394a0 .part v0000017571438a00_0, 0, 1;
L_000001757143a260 .part v0000017571438460_0, 1, 1;
L_0000017571439900 .part v0000017571438a00_0, 1, 1;
L_0000017571438820 .part L_000001757143a760, 0, 1;
L_0000017571439400 .part v0000017571438460_0, 2, 1;
L_0000017571438000 .part v0000017571438a00_0, 2, 1;
L_00000175714399a0 .part L_000001757143a760, 1, 1;
L_0000017571438640 .part v0000017571438460_0, 3, 1;
L_000001757143a4e0 .part v0000017571438a00_0, 3, 1;
L_00000175714397c0 .part L_000001757143a760, 2, 1;
L_000001757143a300 .part v0000017571438460_0, 4, 1;
L_000001757143a620 .part v0000017571438a00_0, 4, 1;
L_0000017571439a40 .part L_000001757143a760, 3, 1;
L_0000017571439040 .part v0000017571438460_0, 5, 1;
L_00000175714388c0 .part v0000017571438a00_0, 5, 1;
L_00000175714395e0 .part L_000001757143a760, 4, 1;
L_0000017571438780 .part v0000017571438460_0, 6, 1;
L_0000017571438f00 .part v0000017571438a00_0, 6, 1;
L_000001757143a3a0 .part L_000001757143a760, 5, 1;
L_0000017571439cc0 .part v0000017571438460_0, 7, 1;
L_0000017571439680 .part v0000017571438a00_0, 7, 1;
L_0000017571438960 .part L_000001757143a760, 6, 1;
L_000001757143a1c0 .part v0000017571438460_0, 8, 1;
L_0000017571438be0 .part v0000017571438a00_0, 8, 1;
L_0000017571439d60 .part L_000001757143a760, 7, 1;
L_0000017571438aa0 .part v0000017571438460_0, 9, 1;
L_00000175714390e0 .part v0000017571438a00_0, 9, 1;
L_0000017571438e60 .part L_000001757143a760, 8, 1;
L_000001757143a080 .part v0000017571438460_0, 10, 1;
L_0000017571438320 .part v0000017571438a00_0, 10, 1;
L_0000017571438b40 .part L_000001757143a760, 9, 1;
L_000001757143a120 .part v0000017571438460_0, 11, 1;
L_0000017571439220 .part v0000017571438a00_0, 11, 1;
L_0000017571439ae0 .part L_000001757143a760, 10, 1;
L_0000017571439e00 .part v0000017571438460_0, 12, 1;
L_00000175714381e0 .part v0000017571438a00_0, 12, 1;
L_0000017571439ea0 .part L_000001757143a760, 11, 1;
L_0000017571439f40 .part v0000017571438460_0, 13, 1;
L_0000017571438c80 .part v0000017571438a00_0, 13, 1;
L_000001757143a440 .part L_000001757143a760, 12, 1;
L_000001757143a6c0 .part v0000017571438460_0, 14, 1;
L_00000175714380a0 .part v0000017571438a00_0, 14, 1;
L_0000017571438d20 .part L_000001757143a760, 13, 1;
LS_000001757143a760_0_0 .concat8 [ 1 1 1 1], v000001757136fff0_0, v00000175713f8490_0, v00000175713fe820_0, v00000175714006f0_0;
LS_000001757143a760_0_4 .concat8 [ 1 1 1 1], v0000017571406700_0, v0000017571404fe0_0, v000001757140cfe0_0, v000001757140a1a0_0;
LS_000001757143a760_0_8 .concat8 [ 1 1 1 1], v00000175714107a0_0, v0000017571411f60_0, v000001757141a0d0_0, v0000017571418730_0;
LS_000001757143a760_0_12 .concat8 [ 1 1 1 0], v000001757141dfd0_0, v000001757141db70_0, v0000017571420690_0;
L_000001757143a760 .concat8 [ 4 4 4 3], LS_000001757143a760_0_0, LS_000001757143a760_0_4, LS_000001757143a760_0_8, LS_000001757143a760_0_12;
L_0000017571438140 .part v0000017571438460_0, 15, 1;
L_0000017571438280 .part v0000017571438a00_0, 15, 1;
L_0000017571438dc0 .part L_000001757143a760, 14, 1;
LS_0000017571439540_0_0 .concat8 [ 1 1 1 1], v00000175713f9070_0, v00000175713fdec0_0, v00000175713fd9c0_0, v0000017571400a10_0;
LS_0000017571439540_0_4 .concat8 [ 1 1 1 1], v0000017571405300_0, v0000017571404400_0, v000001757140b820_0, v0000017571409840_0;
LS_0000017571439540_0_8 .concat8 [ 1 1 1 1], v00000175714108e0_0, v0000017571412820_0, v0000017571419ef0_0, v0000017571419310_0;
LS_0000017571439540_0_12 .concat8 [ 1 1 1 1], v000001757141fab0_0, v0000017571421590_0, v0000017571423390_0, v0000017571422fd0_0;
L_0000017571439540 .concat8 [ 4 4 4 4], LS_0000017571439540_0_0, LS_0000017571439540_0_4, LS_0000017571439540_0_8, LS_0000017571439540_0_12;
S_00000175713a7940 .scope module, "A" "fulladder" 3 11, 3 32 0, S_000001757139d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v00000175713f9430_0 .net "a", 0 0, L_00000175714385a0;  1 drivers
v00000175713f8d50_0 .net "b", 0 0, L_00000175714394a0;  1 drivers
v00000175713f82b0_0 .net "cin", 0 0, v0000017571425190_0;  alias, 1 drivers
v00000175713f9bb0_0 .net "cout", 0 0, v000001757136fff0_0;  1 drivers
v00000175713f9c50_0 .net "q", 0 0, v0000017570fa64d0_0;  1 drivers
v00000175713f9110_0 .net "sum", 0 0, v00000175713f9070_0;  1 drivers
v00000175713f94d0_0 .net "x", 0 0, v00000175713561d0_0;  1 drivers
v00000175713f9cf0_0 .net "y", 0 0, v0000017570fa6110_0;  1 drivers
v00000175713f8e90_0 .net "z", 0 0, v0000017570fa6570_0;  1 drivers
S_00000175713a7ad0 .scope module, "and1" "andgate" 3 40, 3 71 0, S_00000175713a7940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017570fa21e0_0 .net "a", 0 0, L_00000175714385a0;  alias, 1 drivers
v0000017570fa1920_0 .net "b", 0 0, L_00000175714394a0;  alias, 1 drivers
v0000017570fa6110_0 .var "out", 0 0;
E_0000017571398310 .event anyedge, v0000017570fa21e0_0, v0000017570fa1920_0;
S_0000017570f058e0 .scope module, "and2" "andgate" 3 41, 3 71 0, S_00000175713a7940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017570fa5e90_0 .net "a", 0 0, v0000017570fa6570_0;  alias, 1 drivers
v0000017570fa6250_0 .net "b", 0 0, v0000017571425190_0;  alias, 1 drivers
v0000017570fa64d0_0 .var "out", 0 0;
E_0000017571398c90 .event anyedge, v0000017570fa5e90_0, v0000017570fa6250_0;
S_0000017570f05a70 .scope module, "or1" "orgate" 3 42, 3 83 0, S_00000175713a7940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017570fa6e30_0 .net "a", 0 0, L_00000175714385a0;  alias, 1 drivers
v0000017570fa5a30_0 .net "b", 0 0, L_00000175714394a0;  alias, 1 drivers
v0000017570fa6570_0 .var "out", 0 0;
S_0000017570f05c00 .scope module, "or2" "orgate" 3 43, 3 83 0, S_00000175713a7940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713706d0_0 .net "a", 0 0, v0000017570fa6110_0;  alias, 1 drivers
v0000017571370bd0_0 .net "b", 0 0, v0000017570fa64d0_0;  alias, 1 drivers
v000001757136fff0_0 .var "out", 0 0;
E_0000017571398910 .event anyedge, v0000017570fa6110_0, v0000017570fa64d0_0;
S_0000017570f02ef0 .scope module, "xor1" "xorgate" 3 38, 3 52 0, S_00000175713a7940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000017571392790 .functor NOT 1, L_00000175714394a0, C4<0>, C4<0>, C4<0>;
L_0000017571392b80 .functor NOT 1, L_00000175714385a0, C4<0>, C4<0>, C4<0>;
v0000017571356310_0 .net "a", 0 0, L_00000175714385a0;  alias, 1 drivers
v0000017571363220_0 .net "b", 0 0, L_00000175714394a0;  alias, 1 drivers
v0000017571362e60_0 .net "out", 0 0, v00000175713561d0_0;  alias, 1 drivers
v0000017571363ea0_0 .net "x", 0 0, v0000017571370090_0;  1 drivers
v0000017571364080_0 .net "y", 0 0, v0000017571355cd0_0;  1 drivers
S_0000017570f03080 .scope module, "and1" "andgate" 3 59, 3 71 0, S_0000017570f02ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571370db0_0 .net "a", 0 0, L_00000175714385a0;  alias, 1 drivers
v0000017571370e50_0 .net "b", 0 0, L_0000017571392790;  1 drivers
v0000017571370090_0 .var "out", 0 0;
E_0000017571398e50 .event anyedge, v0000017570fa21e0_0, v0000017571370e50_0;
S_0000017570f03210 .scope module, "and2" "andgate" 3 60, 3 71 0, S_0000017570f02ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713701d0_0 .net "a", 0 0, L_0000017571392b80;  1 drivers
v00000175713570d0_0 .net "b", 0 0, L_00000175714394a0;  alias, 1 drivers
v0000017571355cd0_0 .var "out", 0 0;
E_00000175713990d0 .event anyedge, v00000175713701d0_0, v0000017570fa1920_0;
S_0000017570efbd20 .scope module, "or1" "orgate" 3 61, 3 83 0, S_0000017570f02ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571355ff0_0 .net "a", 0 0, v0000017571370090_0;  alias, 1 drivers
v0000017571355d70_0 .net "b", 0 0, v0000017571355cd0_0;  alias, 1 drivers
v00000175713561d0_0 .var "out", 0 0;
E_0000017571399f90 .event anyedge, v0000017571370090_0, v0000017571355cd0_0;
S_0000017570efbeb0 .scope module, "xor2" "xorgate" 3 39, 3 52 0, S_00000175713a7940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000017571392bf0 .functor NOT 1, v0000017571425190_0, C4<0>, C4<0>, C4<0>;
L_0000017571392480 .functor NOT 1, v00000175713561d0_0, C4<0>, C4<0>, C4<0>;
v00000175713f8a30_0 .net "a", 0 0, v00000175713561d0_0;  alias, 1 drivers
v00000175713f8990_0 .net "b", 0 0, v0000017571425190_0;  alias, 1 drivers
v00000175713f9f70_0 .net "out", 0 0, v00000175713f9070_0;  alias, 1 drivers
v00000175713f92f0_0 .net "x", 0 0, v000001757138d720_0;  1 drivers
v00000175713f8b70_0 .net "y", 0 0, v000001757138de00_0;  1 drivers
S_0000017570efc040 .scope module, "and1" "andgate" 3 59, 3 71 0, S_0000017570efbeb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571364300_0 .net "a", 0 0, v00000175713561d0_0;  alias, 1 drivers
v00000175713644e0_0 .net "b", 0 0, L_0000017571392bf0;  1 drivers
v000001757138d720_0 .var "out", 0 0;
E_0000017571399fd0 .event anyedge, v00000175713561d0_0, v00000175713644e0_0;
S_0000017570f00cf0 .scope module, "and2" "andgate" 3 60, 3 71 0, S_0000017570efbeb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757138ea80_0 .net "a", 0 0, L_0000017571392480;  1 drivers
v000001757138eee0_0 .net "b", 0 0, v0000017571425190_0;  alias, 1 drivers
v000001757138de00_0 .var "out", 0 0;
E_0000017571399810 .event anyedge, v000001757138ea80_0, v0000017570fa6250_0;
S_0000017570f00e80 .scope module, "or1" "orgate" 3 61, 3 83 0, S_0000017570efbeb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757138dfe0_0 .net "a", 0 0, v000001757138d720_0;  alias, 1 drivers
v00000175713f8df0_0 .net "b", 0 0, v000001757138de00_0;  alias, 1 drivers
v00000175713f9070_0 .var "out", 0 0;
E_0000017571399850 .event anyedge, v000001757138d720_0, v000001757138de00_0;
S_0000017570f01010 .scope module, "B" "fulladder" 3 12, 3 32 0, S_000001757139d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v00000175713fe0a0_0 .net "a", 0 0, L_000001757143a260;  1 drivers
v00000175713fda60_0 .net "b", 0 0, L_0000017571439900;  1 drivers
v00000175713fdb00_0 .net "cin", 0 0, L_0000017571438820;  1 drivers
v00000175713fd4c0_0 .net "cout", 0 0, v00000175713f8490_0;  1 drivers
v00000175713fe140_0 .net "q", 0 0, v00000175713fa0b0_0;  1 drivers
v00000175713fd740_0 .net "sum", 0 0, v00000175713fdec0_0;  1 drivers
v00000175713fdce0_0 .net "x", 0 0, v00000175713f8530_0;  1 drivers
v00000175713fe5a0_0 .net "y", 0 0, v00000175713fa010_0;  1 drivers
v00000175713fdba0_0 .net "z", 0 0, v00000175713f9570_0;  1 drivers
S_0000017570ec2be0 .scope module, "and1" "andgate" 3 40, 3 71 0, S_0000017570f01010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713f8850_0 .net "a", 0 0, L_000001757143a260;  alias, 1 drivers
v00000175713f9e30_0 .net "b", 0 0, L_0000017571439900;  alias, 1 drivers
v00000175713fa010_0 .var "out", 0 0;
E_000001757139a150 .event anyedge, v00000175713f8850_0, v00000175713f9e30_0;
S_00000175713fadb0 .scope module, "and2" "andgate" 3 41, 3 71 0, S_0000017570f01010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713f9d90_0 .net "a", 0 0, v00000175713f9570_0;  alias, 1 drivers
v00000175713f9ed0_0 .net "b", 0 0, L_0000017571438820;  alias, 1 drivers
v00000175713fa0b0_0 .var "out", 0 0;
E_0000017571399890 .event anyedge, v00000175713f9d90_0, v00000175713f9ed0_0;
S_00000175713fb0d0 .scope module, "or1" "orgate" 3 42, 3 83 0, S_0000017570f01010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713f8fd0_0 .net "a", 0 0, L_000001757143a260;  alias, 1 drivers
v00000175713fa150_0 .net "b", 0 0, L_0000017571439900;  alias, 1 drivers
v00000175713f9570_0 .var "out", 0 0;
S_00000175713fa2c0 .scope module, "or2" "orgate" 3 43, 3 83 0, S_0000017570f01010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713f8cb0_0 .net "a", 0 0, v00000175713fa010_0;  alias, 1 drivers
v00000175713f9a70_0 .net "b", 0 0, v00000175713fa0b0_0;  alias, 1 drivers
v00000175713f8490_0 .var "out", 0 0;
E_00000175713998d0 .event anyedge, v00000175713fa010_0, v00000175713fa0b0_0;
S_00000175713fa900 .scope module, "xor1" "xorgate" 3 38, 3 52 0, S_0000017570f01010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000017571392c60 .functor NOT 1, L_0000017571439900, C4<0>, C4<0>, C4<0>;
L_0000017571393050 .functor NOT 1, L_000001757143a260, C4<0>, C4<0>, C4<0>;
v00000175713f85d0_0 .net "a", 0 0, L_000001757143a260;  alias, 1 drivers
v00000175713f9250_0 .net "b", 0 0, L_0000017571439900;  alias, 1 drivers
v00000175713f9610_0 .net "out", 0 0, v00000175713f8530_0;  alias, 1 drivers
v00000175713f8670_0 .net "x", 0 0, v00000175713f8ad0_0;  1 drivers
v00000175713f87b0_0 .net "y", 0 0, v00000175713f8c10_0;  1 drivers
S_00000175713fac20 .scope module, "and1" "andgate" 3 59, 3 71 0, S_00000175713fa900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713f8350_0 .net "a", 0 0, L_000001757143a260;  alias, 1 drivers
v00000175713f91b0_0 .net "b", 0 0, L_0000017571392c60;  1 drivers
v00000175713f8ad0_0 .var "out", 0 0;
E_0000017571399d50 .event anyedge, v00000175713f8850_0, v00000175713f91b0_0;
S_00000175713faf40 .scope module, "and2" "andgate" 3 60, 3 71 0, S_00000175713fa900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713f8710_0 .net "a", 0 0, L_0000017571393050;  1 drivers
v00000175713f83f0_0 .net "b", 0 0, L_0000017571439900;  alias, 1 drivers
v00000175713f8c10_0 .var "out", 0 0;
E_000001757139a1d0 .event anyedge, v00000175713f8710_0, v00000175713f9e30_0;
S_00000175713fa450 .scope module, "or1" "orgate" 3 61, 3 83 0, S_00000175713fa900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713f97f0_0 .net "a", 0 0, v00000175713f8ad0_0;  alias, 1 drivers
v00000175713f8f30_0 .net "b", 0 0, v00000175713f8c10_0;  alias, 1 drivers
v00000175713f8530_0 .var "out", 0 0;
E_000001757139a210 .event anyedge, v00000175713f8ad0_0, v00000175713f8c10_0;
S_00000175713fa5e0 .scope module, "xor2" "xorgate" 3 39, 3 52 0, S_0000017570f01010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_00000175713926b0 .functor NOT 1, L_0000017571438820, C4<0>, C4<0>, C4<0>;
L_0000017571392e20 .functor NOT 1, v00000175713f8530_0, C4<0>, C4<0>, C4<0>;
v00000175713ff0e0_0 .net "a", 0 0, v00000175713f8530_0;  alias, 1 drivers
v00000175713fef00_0 .net "b", 0 0, L_0000017571438820;  alias, 1 drivers
v00000175713fe3c0_0 .net "out", 0 0, v00000175713fdec0_0;  alias, 1 drivers
v00000175713fd420_0 .net "x", 0 0, v00000175713f96b0_0;  1 drivers
v00000175713ff180_0 .net "y", 0 0, v00000175713f9930_0;  1 drivers
S_00000175713fa770 .scope module, "and1" "andgate" 3 59, 3 71 0, S_00000175713fa5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713f9390_0 .net "a", 0 0, v00000175713f8530_0;  alias, 1 drivers
v00000175713f9b10_0 .net "b", 0 0, L_00000175713926b0;  1 drivers
v00000175713f96b0_0 .var "out", 0 0;
E_000001757139a310 .event anyedge, v00000175713f8530_0, v00000175713f9b10_0;
S_00000175713faa90 .scope module, "and2" "andgate" 3 60, 3 71 0, S_00000175713fa5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713f9890_0 .net "a", 0 0, L_0000017571392e20;  1 drivers
v00000175713f9750_0 .net "b", 0 0, L_0000017571438820;  alias, 1 drivers
v00000175713f9930_0 .var "out", 0 0;
E_000001757139a350 .event anyedge, v00000175713f9890_0, v00000175713f9ed0_0;
S_00000175713fb5f0 .scope module, "or1" "orgate" 3 61, 3 83 0, S_00000175713fa5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713f99d0_0 .net "a", 0 0, v00000175713f96b0_0;  alias, 1 drivers
v00000175713f88f0_0 .net "b", 0 0, v00000175713f9930_0;  alias, 1 drivers
v00000175713fdec0_0 .var "out", 0 0;
E_000001757139a610 .event anyedge, v00000175713f96b0_0, v00000175713f9930_0;
S_00000175713fcef0 .scope module, "C" "fulladder" 3 13, 3 32 0, S_000001757139d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v00000175713ffbb0_0 .net "a", 0 0, L_0000017571439400;  1 drivers
v00000175713ff6b0_0 .net "b", 0 0, L_0000017571438000;  1 drivers
v00000175714000b0_0 .net "cin", 0 0, L_00000175714399a0;  1 drivers
v0000017571400790_0 .net "cout", 0 0, v00000175713fe820_0;  1 drivers
v00000175713ffd90_0 .net "q", 0 0, v00000175713fec80_0;  1 drivers
v00000175713ff2f0_0 .net "sum", 0 0, v00000175713fd9c0_0;  1 drivers
v0000017571400bf0_0 .net "x", 0 0, v00000175713fe960_0;  1 drivers
v0000017571400c90_0 .net "y", 0 0, v00000175713fe000_0;  1 drivers
v0000017571400830_0 .net "z", 0 0, v00000175713febe0_0;  1 drivers
S_00000175713fbaa0 .scope module, "and1" "andgate" 3 40, 3 71 0, S_00000175713fcef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713fe280_0 .net "a", 0 0, L_0000017571439400;  alias, 1 drivers
v00000175713fe320_0 .net "b", 0 0, L_0000017571438000;  alias, 1 drivers
v00000175713fe000_0 .var "out", 0 0;
E_000001757139a790 .event anyedge, v00000175713fe280_0, v00000175713fe320_0;
S_00000175713fbc30 .scope module, "and2" "andgate" 3 41, 3 71 0, S_00000175713fcef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713fd380_0 .net "a", 0 0, v00000175713febe0_0;  alias, 1 drivers
v00000175713fd880_0 .net "b", 0 0, L_00000175714399a0;  alias, 1 drivers
v00000175713fec80_0 .var "out", 0 0;
E_000001757139b1d0 .event anyedge, v00000175713fd380_0, v00000175713fd880_0;
S_00000175713fd080 .scope module, "or1" "orgate" 3 42, 3 83 0, S_00000175713fcef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713fd600_0 .net "a", 0 0, L_0000017571439400;  alias, 1 drivers
v00000175713fe8c0_0 .net "b", 0 0, L_0000017571438000;  alias, 1 drivers
v00000175713febe0_0 .var "out", 0 0;
S_00000175713fcbd0 .scope module, "or2" "orgate" 3 43, 3 83 0, S_00000175713fcef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713fdc40_0 .net "a", 0 0, v00000175713fe000_0;  alias, 1 drivers
v00000175713fe460_0 .net "b", 0 0, v00000175713fec80_0;  alias, 1 drivers
v00000175713fe820_0 .var "out", 0 0;
E_000001757139b110 .event anyedge, v00000175713fe000_0, v00000175713fec80_0;
S_00000175713fca40 .scope module, "xor1" "xorgate" 3 38, 3 52 0, S_00000175713fcef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000017571393130 .functor NOT 1, L_0000017571438000, C4<0>, C4<0>, C4<0>;
L_0000017571392800 .functor NOT 1, L_0000017571439400, C4<0>, C4<0>, C4<0>;
v00000175713fd560_0 .net "a", 0 0, L_0000017571439400;  alias, 1 drivers
v00000175713fea00_0 .net "b", 0 0, L_0000017571438000;  alias, 1 drivers
v00000175713feaa0_0 .net "out", 0 0, v00000175713fe960_0;  alias, 1 drivers
v00000175713feb40_0 .net "x", 0 0, v00000175713fde20_0;  1 drivers
v00000175713fefa0_0 .net "y", 0 0, v00000175713fee60_0;  1 drivers
S_00000175713fbdc0 .scope module, "and1" "andgate" 3 59, 3 71 0, S_00000175713fca40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713fe780_0 .net "a", 0 0, L_0000017571439400;  alias, 1 drivers
v00000175713fdd80_0 .net "b", 0 0, L_0000017571393130;  1 drivers
v00000175713fde20_0 .var "out", 0 0;
E_000001757139a290 .event anyedge, v00000175713fe280_0, v00000175713fdd80_0;
S_00000175713fb2d0 .scope module, "and2" "andgate" 3 60, 3 71 0, S_00000175713fca40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713fe640_0 .net "a", 0 0, L_0000017571392800;  1 drivers
v00000175713fe500_0 .net "b", 0 0, L_0000017571438000;  alias, 1 drivers
v00000175713fee60_0 .var "out", 0 0;
E_000001757139ab50 .event anyedge, v00000175713fe640_0, v00000175713fe320_0;
S_00000175713fcd60 .scope module, "or1" "orgate" 3 61, 3 83 0, S_00000175713fca40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713fdf60_0 .net "a", 0 0, v00000175713fde20_0;  alias, 1 drivers
v00000175713fe6e0_0 .net "b", 0 0, v00000175713fee60_0;  alias, 1 drivers
v00000175713fe960_0 .var "out", 0 0;
E_000001757139a2d0 .event anyedge, v00000175713fde20_0, v00000175713fee60_0;
S_00000175713fb460 .scope module, "xor2" "xorgate" 3 39, 3 52 0, S_00000175713fcef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000017571392250 .functor NOT 1, L_00000175714399a0, C4<0>, C4<0>, C4<0>;
L_00000175713928e0 .functor NOT 1, v00000175713fe960_0, C4<0>, C4<0>, C4<0>;
v0000017571400dd0_0 .net "a", 0 0, v00000175713fe960_0;  alias, 1 drivers
v0000017571400fb0_0 .net "b", 0 0, L_00000175714399a0;  alias, 1 drivers
v0000017571400f10_0 .net "out", 0 0, v00000175713fd9c0_0;  alias, 1 drivers
v0000017571400330_0 .net "x", 0 0, v00000175713fd920_0;  1 drivers
v0000017571400970_0 .net "y", 0 0, v00000175713fd2e0_0;  1 drivers
S_00000175713fc400 .scope module, "and1" "andgate" 3 59, 3 71 0, S_00000175713fb460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713fed20_0 .net "a", 0 0, v00000175713fe960_0;  alias, 1 drivers
v00000175713fe1e0_0 .net "b", 0 0, L_0000017571392250;  1 drivers
v00000175713fd920_0 .var "out", 0 0;
E_000001757139ab90 .event anyedge, v00000175713fe960_0, v00000175713fe1e0_0;
S_00000175713fbf50 .scope module, "and2" "andgate" 3 60, 3 71 0, S_00000175713fb460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713fedc0_0 .net "a", 0 0, L_00000175713928e0;  1 drivers
v00000175713ff040_0 .net "b", 0 0, L_00000175714399a0;  alias, 1 drivers
v00000175713fd2e0_0 .var "out", 0 0;
E_000001757139a410 .event anyedge, v00000175713fedc0_0, v00000175713fd880_0;
S_00000175713fb780 .scope module, "or1" "orgate" 3 61, 3 83 0, S_00000175713fb460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713fd6a0_0 .net "a", 0 0, v00000175713fd920_0;  alias, 1 drivers
v00000175713fd7e0_0 .net "b", 0 0, v00000175713fd2e0_0;  alias, 1 drivers
v00000175713fd9c0_0 .var "out", 0 0;
E_000001757139a8d0 .event anyedge, v00000175713fd920_0, v00000175713fd2e0_0;
S_00000175713fb910 .scope module, "D" "fulladder" 3 14, 3 32 0, S_000001757139d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000017571405da0_0 .net "a", 0 0, L_0000017571438640;  1 drivers
v00000175714071a0_0 .net "b", 0 0, L_000001757143a4e0;  1 drivers
v0000017571406a20_0 .net "cin", 0 0, L_00000175714397c0;  1 drivers
v0000017571406980_0 .net "cout", 0 0, v00000175714006f0_0;  1 drivers
v0000017571406520_0 .net "q", 0 0, v00000175713ffe30_0;  1 drivers
v0000017571406020_0 .net "sum", 0 0, v0000017571400a10_0;  1 drivers
v0000017571406c00_0 .net "x", 0 0, v00000175713ff4d0_0;  1 drivers
v0000017571406ac0_0 .net "y", 0 0, v00000175713ff890_0;  1 drivers
v0000017571405b20_0 .net "z", 0 0, v0000017571400d30_0;  1 drivers
S_00000175713fc0e0 .scope module, "and1" "andgate" 3 40, 3 71 0, S_00000175713fb910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714005b0_0 .net "a", 0 0, L_0000017571438640;  alias, 1 drivers
v0000017571401050_0 .net "b", 0 0, L_000001757143a4e0;  alias, 1 drivers
v00000175713ff890_0 .var "out", 0 0;
E_000001757139b150 .event anyedge, v00000175714005b0_0, v0000017571401050_0;
S_00000175713fc270 .scope module, "and2" "andgate" 3 41, 3 71 0, S_00000175713fb910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714010f0_0 .net "a", 0 0, v0000017571400d30_0;  alias, 1 drivers
v00000175713fff70_0 .net "b", 0 0, L_00000175714397c0;  alias, 1 drivers
v00000175713ffe30_0 .var "out", 0 0;
E_000001757139aa10 .event anyedge, v00000175714010f0_0, v00000175713fff70_0;
S_00000175713fc590 .scope module, "or1" "orgate" 3 42, 3 83 0, S_00000175713fb910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713ff610_0 .net "a", 0 0, L_0000017571438640;  alias, 1 drivers
v0000017571400ab0_0 .net "b", 0 0, L_000001757143a4e0;  alias, 1 drivers
v0000017571400d30_0 .var "out", 0 0;
S_00000175713fc720 .scope module, "or2" "orgate" 3 43, 3 83 0, S_00000175713fb910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713ff750_0 .net "a", 0 0, v00000175713ff890_0;  alias, 1 drivers
v0000017571400470_0 .net "b", 0 0, v00000175713ffe30_0;  alias, 1 drivers
v00000175714006f0_0 .var "out", 0 0;
E_000001757139a490 .event anyedge, v00000175713ff890_0, v00000175713ffe30_0;
S_00000175713fc8b0 .scope module, "xor1" "xorgate" 3 38, 3 52 0, S_00000175713fb910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000017570fadcc0 .functor NOT 1, L_000001757143a4e0, C4<0>, C4<0>, C4<0>;
L_0000017570fae190 .functor NOT 1, L_0000017571438640, C4<0>, C4<0>, C4<0>;
v00000175713ff570_0 .net "a", 0 0, L_0000017571438640;  alias, 1 drivers
v00000175713ff9d0_0 .net "b", 0 0, L_000001757143a4e0;  alias, 1 drivers
v00000175713ffa70_0 .net "out", 0 0, v00000175713ff4d0_0;  alias, 1 drivers
v00000175714003d0_0 .net "x", 0 0, v00000175713ff930_0;  1 drivers
v00000175713ffb10_0 .net "y", 0 0, v00000175713ffc50_0;  1 drivers
S_00000175714022a0 .scope module, "and1" "andgate" 3 59, 3 71 0, S_00000175713fc8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571401190_0 .net "a", 0 0, L_0000017571438640;  alias, 1 drivers
v0000017571400e70_0 .net "b", 0 0, L_0000017570fadcc0;  1 drivers
v00000175713ff930_0 .var "out", 0 0;
E_000001757139a890 .event anyedge, v00000175714005b0_0, v0000017571400e70_0;
S_0000017571402430 .scope module, "and2" "andgate" 3 60, 3 71 0, S_00000175713fc8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713ff7f0_0 .net "a", 0 0, L_0000017570fae190;  1 drivers
v00000175713ff390_0 .net "b", 0 0, L_000001757143a4e0;  alias, 1 drivers
v00000175713ffc50_0 .var "out", 0 0;
E_000001757139aa50 .event anyedge, v00000175713ff7f0_0, v0000017571401050_0;
S_00000175714030b0 .scope module, "or1" "orgate" 3 61, 3 83 0, S_00000175713fc8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571400010_0 .net "a", 0 0, v00000175713ff930_0;  alias, 1 drivers
v00000175713ff430_0 .net "b", 0 0, v00000175713ffc50_0;  alias, 1 drivers
v00000175713ff4d0_0 .var "out", 0 0;
E_000001757139a5d0 .event anyedge, v00000175713ff930_0, v00000175713ffc50_0;
S_0000017571401300 .scope module, "xor2" "xorgate" 3 39, 3 52 0, S_00000175713fb910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000017570fae580 .functor NOT 1, L_00000175714397c0, C4<0>, C4<0>, C4<0>;
L_0000017570fadd30 .functor NOT 1, v00000175713ff4d0_0, C4<0>, C4<0>, C4<0>;
v0000017571400b50_0 .net "a", 0 0, v00000175713ff4d0_0;  alias, 1 drivers
v00000175714065c0_0 .net "b", 0 0, L_00000175714397c0;  alias, 1 drivers
v0000017571406480_0 .net "out", 0 0, v0000017571400a10_0;  alias, 1 drivers
v0000017571406d40_0 .net "x", 0 0, v00000175714001f0_0;  1 drivers
v0000017571407100_0 .net "y", 0 0, v0000017571400650_0;  1 drivers
S_0000017571401490 .scope module, "and1" "andgate" 3 59, 3 71 0, S_0000017571401300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175713ffcf0_0 .net "a", 0 0, v00000175713ff4d0_0;  alias, 1 drivers
v00000175713ffed0_0 .net "b", 0 0, L_0000017570fae580;  1 drivers
v00000175714001f0_0 .var "out", 0 0;
E_000001757139a950 .event anyedge, v00000175713ff4d0_0, v00000175713ffed0_0;
S_0000017571401ad0 .scope module, "and2" "andgate" 3 60, 3 71 0, S_0000017571401300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571400150_0 .net "a", 0 0, L_0000017570fadd30;  1 drivers
v0000017571400290_0 .net "b", 0 0, L_00000175714397c0;  alias, 1 drivers
v0000017571400650_0 .var "out", 0 0;
E_000001757139ac10 .event anyedge, v0000017571400150_0, v00000175713fff70_0;
S_0000017571402750 .scope module, "or1" "orgate" 3 61, 3 83 0, S_0000017571401300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571400510_0 .net "a", 0 0, v00000175714001f0_0;  alias, 1 drivers
v00000175714008d0_0 .net "b", 0 0, v0000017571400650_0;  alias, 1 drivers
v0000017571400a10_0 .var "out", 0 0;
E_000001757139ad10 .event anyedge, v00000175714001f0_0, v0000017571400650_0;
S_0000017571401620 .scope module, "E" "fulladder" 3 15, 3 32 0, S_000001757139d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000017571405620_0 .net "a", 0 0, L_000001757143a300;  1 drivers
v0000017571404220_0 .net "b", 0 0, L_000001757143a620;  1 drivers
v00000175714042c0_0 .net "cin", 0 0, L_0000017571439a40;  1 drivers
v0000017571404b80_0 .net "cout", 0 0, v0000017571406700_0;  1 drivers
v00000175714047c0_0 .net "q", 0 0, v0000017571406de0_0;  1 drivers
v0000017571405080_0 .net "sum", 0 0, v0000017571405300_0;  1 drivers
v0000017571403500_0 .net "x", 0 0, v0000017571405f80_0;  1 drivers
v0000017571404860_0 .net "y", 0 0, v0000017571405d00_0;  1 drivers
v0000017571403e60_0 .net "z", 0 0, v00000175714068e0_0;  1 drivers
S_00000175714017b0 .scope module, "and1" "andgate" 3 40, 3 71 0, S_0000017571401620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571406660_0 .net "a", 0 0, L_000001757143a300;  alias, 1 drivers
v00000175714060c0_0 .net "b", 0 0, L_000001757143a620;  alias, 1 drivers
v0000017571405d00_0 .var "out", 0 0;
E_000001757139ad50 .event anyedge, v0000017571406660_0, v00000175714060c0_0;
S_00000175714028e0 .scope module, "and2" "andgate" 3 41, 3 71 0, S_0000017571401620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571406840_0 .net "a", 0 0, v00000175714068e0_0;  alias, 1 drivers
v0000017571406b60_0 .net "b", 0 0, L_0000017571439a40;  alias, 1 drivers
v0000017571406de0_0 .var "out", 0 0;
E_000001757139add0 .event anyedge, v0000017571406840_0, v0000017571406b60_0;
S_00000175714025c0 .scope module, "or1" "orgate" 3 42, 3 83 0, S_0000017571401620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571405e40_0 .net "a", 0 0, L_000001757143a300;  alias, 1 drivers
v0000017571406e80_0 .net "b", 0 0, L_000001757143a620;  alias, 1 drivers
v00000175714068e0_0 .var "out", 0 0;
S_0000017571401940 .scope module, "or2" "orgate" 3 43, 3 83 0, S_0000017571401620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571405bc0_0 .net "a", 0 0, v0000017571405d00_0;  alias, 1 drivers
v0000017571406fc0_0 .net "b", 0 0, v0000017571406de0_0;  alias, 1 drivers
v0000017571406700_0 .var "out", 0 0;
E_000001757139af10 .event anyedge, v0000017571405d00_0, v0000017571406de0_0;
S_0000017571401c60 .scope module, "xor1" "xorgate" 3 38, 3 52 0, S_0000017571401620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_00000175713724b0 .functor NOT 1, L_000001757143a620, C4<0>, C4<0>, C4<0>;
L_0000017571372130 .functor NOT 1, L_000001757143a300, C4<0>, C4<0>, C4<0>;
v0000017571406160_0 .net "a", 0 0, L_000001757143a300;  alias, 1 drivers
v0000017571406200_0 .net "b", 0 0, L_000001757143a620;  alias, 1 drivers
v00000175714062a0_0 .net "out", 0 0, v0000017571405f80_0;  alias, 1 drivers
v0000017571405940_0 .net "x", 0 0, v0000017571406ca0_0;  1 drivers
v0000017571405760_0 .net "y", 0 0, v0000017571407060_0;  1 drivers
S_0000017571401df0 .scope module, "and1" "andgate" 3 59, 3 71 0, S_0000017571401c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714067a0_0 .net "a", 0 0, L_000001757143a300;  alias, 1 drivers
v0000017571406f20_0 .net "b", 0 0, L_00000175713724b0;  1 drivers
v0000017571406ca0_0 .var "out", 0 0;
E_000001757139af90 .event anyedge, v0000017571406660_0, v0000017571406f20_0;
S_0000017571402110 .scope module, "and2" "andgate" 3 60, 3 71 0, S_0000017571401c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714063e0_0 .net "a", 0 0, L_0000017571372130;  1 drivers
v0000017571406340_0 .net "b", 0 0, L_000001757143a620;  alias, 1 drivers
v0000017571407060_0 .var "out", 0 0;
E_000001757139b050 .event anyedge, v00000175714063e0_0, v00000175714060c0_0;
S_0000017571401f80 .scope module, "or1" "orgate" 3 61, 3 83 0, S_0000017571401c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571405c60_0 .net "a", 0 0, v0000017571406ca0_0;  alias, 1 drivers
v0000017571405ee0_0 .net "b", 0 0, v0000017571407060_0;  alias, 1 drivers
v0000017571405f80_0 .var "out", 0 0;
E_0000017571397c50 .event anyedge, v0000017571406ca0_0, v0000017571407060_0;
S_0000017571402a70 .scope module, "xor2" "xorgate" 3 39, 3 52 0, S_0000017571401620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_00000175713726e0 .functor NOT 1, L_0000017571439a40, C4<0>, C4<0>, C4<0>;
L_0000017571371a30 .functor NOT 1, v0000017571405f80_0, C4<0>, C4<0>, C4<0>;
v0000017571403f00_0 .net "a", 0 0, v0000017571405f80_0;  alias, 1 drivers
v0000017571403fa0_0 .net "b", 0 0, L_0000017571439a40;  alias, 1 drivers
v0000017571404e00_0 .net "out", 0 0, v0000017571405300_0;  alias, 1 drivers
v0000017571403320_0 .net "x", 0 0, v0000017571404f40_0;  1 drivers
v0000017571403b40_0 .net "y", 0 0, v00000175714053a0_0;  1 drivers
S_0000017571402c00 .scope module, "and1" "andgate" 3 59, 3 71 0, S_0000017571402a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571403d20_0 .net "a", 0 0, v0000017571405f80_0;  alias, 1 drivers
v0000017571405a80_0 .net "b", 0 0, L_00000175713726e0;  1 drivers
v0000017571404f40_0 .var "out", 0 0;
E_0000017571397b10 .event anyedge, v0000017571405f80_0, v0000017571405a80_0;
S_0000017571402d90 .scope module, "and2" "andgate" 3 60, 3 71 0, S_0000017571402a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571404900_0 .net "a", 0 0, L_0000017571371a30;  1 drivers
v0000017571403aa0_0 .net "b", 0 0, L_0000017571439a40;  alias, 1 drivers
v00000175714053a0_0 .var "out", 0 0;
E_0000017571397490 .event anyedge, v0000017571404900_0, v0000017571406b60_0;
S_0000017571402f20 .scope module, "or1" "orgate" 3 61, 3 83 0, S_0000017571402a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714049a0_0 .net "a", 0 0, v0000017571404f40_0;  alias, 1 drivers
v0000017571404ea0_0 .net "b", 0 0, v00000175714053a0_0;  alias, 1 drivers
v0000017571405300_0 .var "out", 0 0;
E_0000017571397690 .event anyedge, v0000017571404f40_0, v00000175714053a0_0;
S_00000175714082c0 .scope module, "F" "fulladder" 3 16, 3 32 0, S_000001757139d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v000001757140cd60_0 .net "a", 0 0, L_0000017571439040;  1 drivers
v000001757140bf00_0 .net "b", 0 0, L_00000175714388c0;  1 drivers
v000001757140c040_0 .net "cin", 0 0, L_00000175714395e0;  1 drivers
v000001757140c860_0 .net "cout", 0 0, v0000017571404fe0_0;  1 drivers
v000001757140c0e0_0 .net "q", 0 0, v0000017571405800_0;  1 drivers
v000001757140ccc0_0 .net "sum", 0 0, v0000017571404400_0;  1 drivers
v000001757140c900_0 .net "x", 0 0, v0000017571404040_0;  1 drivers
v000001757140ce00_0 .net "y", 0 0, v0000017571404ae0_0;  1 drivers
v000001757140bdc0_0 .net "z", 0 0, v00000175714058a0_0;  1 drivers
S_0000017571408a90 .scope module, "and1" "andgate" 3 40, 3 71 0, S_00000175714082c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571404a40_0 .net "a", 0 0, L_0000017571439040;  alias, 1 drivers
v0000017571404cc0_0 .net "b", 0 0, L_00000175714388c0;  alias, 1 drivers
v0000017571404ae0_0 .var "out", 0 0;
E_0000017571397cd0 .event anyedge, v0000017571404a40_0, v0000017571404cc0_0;
S_0000017571408900 .scope module, "and2" "andgate" 3 41, 3 71 0, S_00000175714082c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571405440_0 .net "a", 0 0, v00000175714058a0_0;  alias, 1 drivers
v0000017571404c20_0 .net "b", 0 0, L_00000175714395e0;  alias, 1 drivers
v0000017571405800_0 .var "out", 0 0;
E_0000017571397590 .event anyedge, v0000017571405440_0, v0000017571404c20_0;
S_0000017571408130 .scope module, "or1" "orgate" 3 42, 3 83 0, S_00000175714082c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571404d60_0 .net "a", 0 0, L_0000017571439040;  alias, 1 drivers
v0000017571404360_0 .net "b", 0 0, L_00000175714388c0;  alias, 1 drivers
v00000175714058a0_0 .var "out", 0 0;
S_0000017571408db0 .scope module, "or2" "orgate" 3 43, 3 83 0, S_00000175714082c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714059e0_0 .net "a", 0 0, v0000017571404ae0_0;  alias, 1 drivers
v0000017571405120_0 .net "b", 0 0, v0000017571405800_0;  alias, 1 drivers
v0000017571404fe0_0 .var "out", 0 0;
E_0000017571398110 .event anyedge, v0000017571404ae0_0, v0000017571405800_0;
S_0000017571408450 .scope module, "xor1" "xorgate" 3 38, 3 52 0, S_00000175714082c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000017570f12780 .functor NOT 1, L_00000175714388c0, C4<0>, C4<0>, C4<0>;
L_0000017570f12400 .functor NOT 1, L_0000017571439040, C4<0>, C4<0>, C4<0>;
v00000175714051c0_0 .net "a", 0 0, L_0000017571439040;  alias, 1 drivers
v00000175714040e0_0 .net "b", 0 0, L_00000175714388c0;  alias, 1 drivers
v0000017571403640_0 .net "out", 0 0, v0000017571404040_0;  alias, 1 drivers
v0000017571403780_0 .net "x", 0 0, v0000017571403c80_0;  1 drivers
v0000017571404180_0 .net "y", 0 0, v00000175714036e0_0;  1 drivers
S_0000017571408c20 .scope module, "and1" "andgate" 3 59, 3 71 0, S_0000017571408450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714035a0_0 .net "a", 0 0, L_0000017571439040;  alias, 1 drivers
v0000017571404540_0 .net "b", 0 0, L_0000017570f12780;  1 drivers
v0000017571403c80_0 .var "out", 0 0;
E_0000017571397d10 .event anyedge, v0000017571404a40_0, v0000017571404540_0;
S_00000175714085e0 .scope module, "and2" "andgate" 3 60, 3 71 0, S_0000017571408450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714033c0_0 .net "a", 0 0, L_0000017570f12400;  1 drivers
v0000017571403be0_0 .net "b", 0 0, L_00000175714388c0;  alias, 1 drivers
v00000175714036e0_0 .var "out", 0 0;
E_00000175713977d0 .event anyedge, v00000175714033c0_0, v0000017571404cc0_0;
S_0000017571408770 .scope module, "or1" "orgate" 3 61, 3 83 0, S_0000017571408450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571403dc0_0 .net "a", 0 0, v0000017571403c80_0;  alias, 1 drivers
v0000017571403460_0 .net "b", 0 0, v00000175714036e0_0;  alias, 1 drivers
v0000017571404040_0 .var "out", 0 0;
E_0000017571398150 .event anyedge, v0000017571403c80_0, v00000175714036e0_0;
S_0000017571408f40 .scope module, "xor2" "xorgate" 3 39, 3 52 0, S_00000175714082c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000017570f122b0 .functor NOT 1, L_00000175714395e0, C4<0>, C4<0>, C4<0>;
L_000001757135db00 .functor NOT 1, v0000017571404040_0, C4<0>, C4<0>, C4<0>;
v00000175714044a0_0 .net "a", 0 0, v0000017571404040_0;  alias, 1 drivers
v00000175714045e0_0 .net "b", 0 0, L_00000175714395e0;  alias, 1 drivers
v0000017571404680_0 .net "out", 0 0, v0000017571404400_0;  alias, 1 drivers
v0000017571404720_0 .net "x", 0 0, v00000175714054e0_0;  1 drivers
v000001757140cf40_0 .net "y", 0 0, v00000175714038c0_0;  1 drivers
S_00000175714090d0 .scope module, "and1" "andgate" 3 59, 3 71 0, S_0000017571408f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571405260_0 .net "a", 0 0, v0000017571404040_0;  alias, 1 drivers
v0000017571403820_0 .net "b", 0 0, L_0000017570f122b0;  1 drivers
v00000175714054e0_0 .var "out", 0 0;
E_0000017571397d90 .event anyedge, v0000017571404040_0, v0000017571403820_0;
S_0000017571407320 .scope module, "and2" "andgate" 3 60, 3 71 0, S_0000017571408f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571405580_0 .net "a", 0 0, L_000001757135db00;  1 drivers
v00000175714056c0_0 .net "b", 0 0, L_00000175714395e0;  alias, 1 drivers
v00000175714038c0_0 .var "out", 0 0;
E_0000017571397750 .event anyedge, v0000017571405580_0, v0000017571404c20_0;
S_00000175714074b0 .scope module, "or1" "orgate" 3 61, 3 83 0, S_0000017571408f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571403960_0 .net "a", 0 0, v00000175714054e0_0;  alias, 1 drivers
v0000017571403a00_0 .net "b", 0 0, v00000175714038c0_0;  alias, 1 drivers
v0000017571404400_0 .var "out", 0 0;
E_0000017571397f50 .event anyedge, v00000175714054e0_0, v00000175714038c0_0;
S_0000017571407640 .scope module, "G" "fulladder" 3 17, 3 32 0, S_000001757139d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v000001757140ad80_0 .net "a", 0 0, L_0000017571438780;  1 drivers
v000001757140a600_0 .net "b", 0 0, L_0000017571438f00;  1 drivers
v0000017571409520_0 .net "cin", 0 0, L_000001757143a3a0;  1 drivers
v000001757140aba0_0 .net "cout", 0 0, v000001757140cfe0_0;  1 drivers
v000001757140b780_0 .net "q", 0 0, v000001757140c680_0;  1 drivers
v000001757140a920_0 .net "sum", 0 0, v000001757140b820_0;  1 drivers
v000001757140a9c0_0 .net "x", 0 0, v000001757140c400_0;  1 drivers
v0000017571409700_0 .net "y", 0 0, v000001757140bc80_0;  1 drivers
v000001757140ace0_0 .net "z", 0 0, v000001757140d080_0;  1 drivers
S_00000175714077d0 .scope module, "and1" "andgate" 3 40, 3 71 0, S_0000017571407640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140cea0_0 .net "a", 0 0, L_0000017571438780;  alias, 1 drivers
v000001757140bbe0_0 .net "b", 0 0, L_0000017571438f00;  alias, 1 drivers
v000001757140bc80_0 .var "out", 0 0;
E_0000017571397ad0 .event anyedge, v000001757140cea0_0, v000001757140bbe0_0;
S_0000017571407960 .scope module, "and2" "andgate" 3 41, 3 71 0, S_0000017571407640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140c4a0_0 .net "a", 0 0, v000001757140d080_0;  alias, 1 drivers
v000001757140bd20_0 .net "b", 0 0, L_000001757143a3a0;  alias, 1 drivers
v000001757140c680_0 .var "out", 0 0;
E_0000017571397c90 .event anyedge, v000001757140c4a0_0, v000001757140bd20_0;
S_0000017571407af0 .scope module, "or1" "orgate" 3 42, 3 83 0, S_0000017571407640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140c9a0_0 .net "a", 0 0, L_0000017571438780;  alias, 1 drivers
v000001757140c540_0 .net "b", 0 0, L_0000017571438f00;  alias, 1 drivers
v000001757140d080_0 .var "out", 0 0;
S_0000017571407c80 .scope module, "or2" "orgate" 3 43, 3 83 0, S_0000017571407640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140bfa0_0 .net "a", 0 0, v000001757140bc80_0;  alias, 1 drivers
v000001757140c5e0_0 .net "b", 0 0, v000001757140c680_0;  alias, 1 drivers
v000001757140cfe0_0 .var "out", 0 0;
E_0000017571397dd0 .event anyedge, v000001757140bc80_0, v000001757140c680_0;
S_0000017571407e10 .scope module, "xor1" "xorgate" 3 38, 3 52 0, S_0000017571407640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757135dda0 .functor NOT 1, L_0000017571438f00, C4<0>, C4<0>, C4<0>;
L_000001757135e270 .functor NOT 1, L_0000017571438780, C4<0>, C4<0>, C4<0>;
v000001757140c720_0 .net "a", 0 0, L_0000017571438780;  alias, 1 drivers
v000001757140c7c0_0 .net "b", 0 0, L_0000017571438f00;  alias, 1 drivers
v000001757140cae0_0 .net "out", 0 0, v000001757140c400_0;  alias, 1 drivers
v000001757140d1c0_0 .net "x", 0 0, v000001757140c180_0;  1 drivers
v000001757140cb80_0 .net "y", 0 0, v000001757140c2c0_0;  1 drivers
S_0000017571407fa0 .scope module, "and1" "andgate" 3 59, 3 71 0, S_0000017571407e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140cc20_0 .net "a", 0 0, L_0000017571438780;  alias, 1 drivers
v000001757140be60_0 .net "b", 0 0, L_000001757135dda0;  1 drivers
v000001757140c180_0 .var "out", 0 0;
E_0000017571397810 .event anyedge, v000001757140cea0_0, v000001757140be60_0;
S_000001757140e920 .scope module, "and2" "andgate" 3 60, 3 71 0, S_0000017571407e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140c220_0 .net "a", 0 0, L_000001757135e270;  1 drivers
v000001757140d120_0 .net "b", 0 0, L_0000017571438f00;  alias, 1 drivers
v000001757140c2c0_0 .var "out", 0 0;
E_0000017571397410 .event anyedge, v000001757140c220_0, v000001757140bbe0_0;
S_000001757140f0f0 .scope module, "or1" "orgate" 3 61, 3 83 0, S_0000017571407e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140ca40_0 .net "a", 0 0, v000001757140c180_0;  alias, 1 drivers
v000001757140c360_0 .net "b", 0 0, v000001757140c2c0_0;  alias, 1 drivers
v000001757140c400_0 .var "out", 0 0;
E_0000017571397890 .event anyedge, v000001757140c180_0, v000001757140c2c0_0;
S_000001757140e790 .scope module, "xor2" "xorgate" 3 39, 3 52 0, S_0000017571407640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143de20 .functor NOT 1, L_000001757143a3a0, C4<0>, C4<0>, C4<0>;
L_000001757143e600 .functor NOT 1, v000001757140c400_0, C4<0>, C4<0>, C4<0>;
v00000175714093e0_0 .net "a", 0 0, v000001757140c400_0;  alias, 1 drivers
v000001757140b5a0_0 .net "b", 0 0, L_000001757143a3a0;  alias, 1 drivers
v000001757140b6e0_0 .net "out", 0 0, v000001757140b820_0;  alias, 1 drivers
v0000017571409e80_0 .net "x", 0 0, v000001757140b640_0;  1 drivers
v000001757140a560_0 .net "y", 0 0, v0000017571409f20_0;  1 drivers
S_000001757140e600 .scope module, "and1" "andgate" 3 59, 3 71 0, S_000001757140e790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140bb40_0 .net "a", 0 0, v000001757140c400_0;  alias, 1 drivers
v0000017571409b60_0 .net "b", 0 0, L_000001757143de20;  1 drivers
v000001757140b640_0 .var "out", 0 0;
E_0000017571397fd0 .event anyedge, v000001757140c400_0, v0000017571409b60_0;
S_000001757140e150 .scope module, "and2" "andgate" 3 60, 3 71 0, S_000001757140e790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140b500_0 .net "a", 0 0, L_000001757143e600;  1 drivers
v000001757140b1e0_0 .net "b", 0 0, L_000001757143a3a0;  alias, 1 drivers
v0000017571409f20_0 .var "out", 0 0;
E_0000017571398090 .event anyedge, v000001757140b500_0, v000001757140bd20_0;
S_000001757140d340 .scope module, "or1" "orgate" 3 61, 3 83 0, S_000001757140e790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140a7e0_0 .net "a", 0 0, v000001757140b640_0;  alias, 1 drivers
v000001757140aec0_0 .net "b", 0 0, v0000017571409f20_0;  alias, 1 drivers
v000001757140b820_0 .var "out", 0 0;
E_0000017571397310 .event anyedge, v000001757140b640_0, v0000017571409f20_0;
S_000001757140d4d0 .scope module, "H" "fulladder" 3 18, 3 32 0, S_000001757139d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v000001757140a060_0 .net "a", 0 0, L_0000017571439cc0;  1 drivers
v000001757140a100_0 .net "b", 0 0, L_0000017571439680;  1 drivers
v0000017571410020_0 .net "cin", 0 0, L_0000017571438960;  1 drivers
v0000017571411740_0 .net "cout", 0 0, v000001757140a1a0_0;  1 drivers
v00000175714114c0_0 .net "q", 0 0, v0000017571409c00_0;  1 drivers
v0000017571410fc0_0 .net "sum", 0 0, v0000017571409840_0;  1 drivers
v000001757140ff80_0 .net "x", 0 0, v000001757140b960_0;  1 drivers
v00000175714117e0_0 .net "y", 0 0, v000001757140a740_0;  1 drivers
v0000017571411e20_0 .net "z", 0 0, v0000017571409ca0_0;  1 drivers
S_000001757140dca0 .scope module, "and1" "andgate" 3 40, 3 71 0, S_000001757140d4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140a420_0 .net "a", 0 0, L_0000017571439cc0;  alias, 1 drivers
v000001757140ae20_0 .net "b", 0 0, L_0000017571439680;  alias, 1 drivers
v000001757140a740_0 .var "out", 0 0;
E_0000017571397290 .event anyedge, v000001757140a420_0, v000001757140ae20_0;
S_000001757140d660 .scope module, "and2" "andgate" 3 41, 3 71 0, S_000001757140d4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140b3c0_0 .net "a", 0 0, v0000017571409ca0_0;  alias, 1 drivers
v000001757140a380_0 .net "b", 0 0, L_0000017571438960;  alias, 1 drivers
v0000017571409c00_0 .var "out", 0 0;
E_0000017571397610 .event anyedge, v000001757140b3c0_0, v000001757140a380_0;
S_000001757140eab0 .scope module, "or1" "orgate" 3 42, 3 83 0, S_000001757140d4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140b460_0 .net "a", 0 0, L_0000017571439cc0;  alias, 1 drivers
v000001757140ac40_0 .net "b", 0 0, L_0000017571439680;  alias, 1 drivers
v0000017571409ca0_0 .var "out", 0 0;
S_000001757140e2e0 .scope module, "or2" "orgate" 3 43, 3 83 0, S_000001757140d4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140af60_0 .net "a", 0 0, v000001757140a740_0;  alias, 1 drivers
v000001757140b320_0 .net "b", 0 0, v0000017571409c00_0;  alias, 1 drivers
v000001757140a1a0_0 .var "out", 0 0;
E_00000175713973d0 .event anyedge, v000001757140a740_0, v0000017571409c00_0;
S_000001757140ef60 .scope module, "xor1" "xorgate" 3 38, 3 52 0, S_000001757140d4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143dbf0 .functor NOT 1, L_0000017571439680, C4<0>, C4<0>, C4<0>;
L_000001757143d9c0 .functor NOT 1, L_0000017571439cc0, C4<0>, C4<0>, C4<0>;
v000001757140ba00_0 .net "a", 0 0, L_0000017571439cc0;  alias, 1 drivers
v0000017571409340_0 .net "b", 0 0, L_0000017571439680;  alias, 1 drivers
v0000017571409480_0 .net "out", 0 0, v000001757140b960_0;  alias, 1 drivers
v000001757140ab00_0 .net "x", 0 0, v000001757140baa0_0;  1 drivers
v000001757140a6a0_0 .net "y", 0 0, v0000017571409d40_0;  1 drivers
S_000001757140d7f0 .scope module, "and1" "andgate" 3 59, 3 71 0, S_000001757140ef60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140a240_0 .net "a", 0 0, L_0000017571439cc0;  alias, 1 drivers
v000001757140b8c0_0 .net "b", 0 0, L_000001757143dbf0;  1 drivers
v000001757140baa0_0 .var "out", 0 0;
E_0000017571397550 .event anyedge, v000001757140a420_0, v000001757140b8c0_0;
S_000001757140ec40 .scope module, "and2" "andgate" 3 60, 3 71 0, S_000001757140ef60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140b280_0 .net "a", 0 0, L_000001757143d9c0;  1 drivers
v0000017571409a20_0 .net "b", 0 0, L_0000017571439680;  alias, 1 drivers
v0000017571409d40_0 .var "out", 0 0;
E_00000175713978d0 .event anyedge, v000001757140b280_0, v000001757140ae20_0;
S_000001757140d980 .scope module, "or1" "orgate" 3 61, 3 83 0, S_000001757140ef60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140aa60_0 .net "a", 0 0, v000001757140baa0_0;  alias, 1 drivers
v00000175714098e0_0 .net "b", 0 0, v0000017571409d40_0;  alias, 1 drivers
v000001757140b960_0 .var "out", 0 0;
E_0000017571397990 .event anyedge, v000001757140baa0_0, v0000017571409d40_0;
S_000001757140edd0 .scope module, "xor2" "xorgate" 3 39, 3 52 0, S_000001757140d4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143e440 .functor NOT 1, L_0000017571438960, C4<0>, C4<0>, C4<0>;
L_000001757143e130 .functor NOT 1, v000001757140b960_0, C4<0>, C4<0>, C4<0>;
v000001757140a880_0 .net "a", 0 0, v000001757140b960_0;  alias, 1 drivers
v0000017571409980_0 .net "b", 0 0, L_0000017571438960;  alias, 1 drivers
v0000017571409ac0_0 .net "out", 0 0, v0000017571409840_0;  alias, 1 drivers
v000001757140a2e0_0 .net "x", 0 0, v00000175714095c0_0;  1 drivers
v0000017571409fc0_0 .net "y", 0 0, v0000017571409de0_0;  1 drivers
S_000001757140db10 .scope module, "and1" "andgate" 3 59, 3 71 0, S_000001757140edd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140b000_0 .net "a", 0 0, v000001757140b960_0;  alias, 1 drivers
v000001757140a4c0_0 .net "b", 0 0, L_000001757143e440;  1 drivers
v00000175714095c0_0 .var "out", 0 0;
E_00000175713605f0 .event anyedge, v000001757140b960_0, v000001757140a4c0_0;
S_000001757140de30 .scope module, "and2" "andgate" 3 60, 3 71 0, S_000001757140edd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140b0a0_0 .net "a", 0 0, L_000001757143e130;  1 drivers
v0000017571409660_0 .net "b", 0 0, L_0000017571438960;  alias, 1 drivers
v0000017571409de0_0 .var "out", 0 0;
E_0000017571360430 .event anyedge, v000001757140b0a0_0, v000001757140a380_0;
S_000001757140dfc0 .scope module, "or1" "orgate" 3 61, 3 83 0, S_000001757140edd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714097a0_0 .net "a", 0 0, v00000175714095c0_0;  alias, 1 drivers
v000001757140b140_0 .net "b", 0 0, v0000017571409de0_0;  alias, 1 drivers
v0000017571409840_0 .var "out", 0 0;
E_00000175713606b0 .event anyedge, v00000175714095c0_0, v0000017571409de0_0;
S_000001757140e470 .scope module, "I" "fulladder" 3 19, 3 32 0, S_000001757139d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000017571410980_0 .net "a", 0 0, L_000001757143a1c0;  1 drivers
v000001757140fa80_0 .net "b", 0 0, L_0000017571438be0;  1 drivers
v0000017571410d40_0 .net "cin", 0 0, L_0000017571439d60;  1 drivers
v00000175714102a0_0 .net "cout", 0 0, v00000175714107a0_0;  1 drivers
v0000017571411060_0 .net "q", 0 0, v0000017571410340_0;  1 drivers
v000001757140fbc0_0 .net "sum", 0 0, v00000175714108e0_0;  1 drivers
v0000017571410a20_0 .net "x", 0 0, v0000017571410700_0;  1 drivers
v0000017571410ac0_0 .net "y", 0 0, v0000017571411920_0;  1 drivers
v0000017571410ca0_0 .net "z", 0 0, v000001757140f940_0;  1 drivers
S_0000017571413f30 .scope module, "and1" "andgate" 3 40, 3 71 0, S_000001757140e470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571410160_0 .net "a", 0 0, L_000001757143a1c0;  alias, 1 drivers
v000001757140f760_0 .net "b", 0 0, L_0000017571438be0;  alias, 1 drivers
v0000017571411920_0 .var "out", 0 0;
E_000001757135feb0 .event anyedge, v0000017571410160_0, v000001757140f760_0;
S_0000017571414d40 .scope module, "and2" "andgate" 3 41, 3 71 0, S_000001757140e470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140fb20_0 .net "a", 0 0, v000001757140f940_0;  alias, 1 drivers
v0000017571411880_0 .net "b", 0 0, L_0000017571439d60;  alias, 1 drivers
v0000017571410340_0 .var "out", 0 0;
E_000001757135ff30 .event anyedge, v000001757140fb20_0, v0000017571411880_0;
S_0000017571415510 .scope module, "or1" "orgate" 3 42, 3 83 0, S_000001757140e470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714103e0_0 .net "a", 0 0, L_000001757143a1c0;  alias, 1 drivers
v0000017571410e80_0 .net "b", 0 0, L_0000017571438be0;  alias, 1 drivers
v000001757140f940_0 .var "out", 0 0;
S_0000017571414700 .scope module, "or2" "orgate" 3 43, 3 83 0, S_000001757140e470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140fee0_0 .net "a", 0 0, v0000017571411920_0;  alias, 1 drivers
v00000175714119c0_0 .net "b", 0 0, v0000017571410340_0;  alias, 1 drivers
v00000175714107a0_0 .var "out", 0 0;
E_000001757135fa30 .event anyedge, v0000017571411920_0, v0000017571410340_0;
S_0000017571414ed0 .scope module, "xor1" "xorgate" 3 38, 3 52 0, S_000001757140e470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143e050 .functor NOT 1, L_0000017571438be0, C4<0>, C4<0>, C4<0>;
L_000001757143e1a0 .functor NOT 1, L_000001757143a1c0, C4<0>, C4<0>, C4<0>;
v0000017571411b00_0 .net "a", 0 0, L_000001757143a1c0;  alias, 1 drivers
v0000017571411ba0_0 .net "b", 0 0, L_0000017571438be0;  alias, 1 drivers
v0000017571410c00_0 .net "out", 0 0, v0000017571410700_0;  alias, 1 drivers
v00000175714116a0_0 .net "x", 0 0, v0000017571411ce0_0;  1 drivers
v000001757140fc60_0 .net "y", 0 0, v0000017571410480_0;  1 drivers
S_0000017571413760 .scope module, "and1" "andgate" 3 59, 3 71 0, S_0000017571414ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757140f800_0 .net "a", 0 0, L_000001757143a1c0;  alias, 1 drivers
v000001757140f8a0_0 .net "b", 0 0, L_000001757143e050;  1 drivers
v0000017571411ce0_0 .var "out", 0 0;
E_00000175713616f0 .event anyedge, v0000017571410160_0, v000001757140f8a0_0;
S_0000017571414bb0 .scope module, "and2" "andgate" 3 60, 3 71 0, S_0000017571414ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714105c0_0 .net "a", 0 0, L_000001757143e1a0;  1 drivers
v000001757140fd00_0 .net "b", 0 0, L_0000017571438be0;  alias, 1 drivers
v0000017571410480_0 .var "out", 0 0;
E_0000017571361630 .event anyedge, v00000175714105c0_0, v000001757140f760_0;
S_0000017571415380 .scope module, "or1" "orgate" 3 61, 3 83 0, S_0000017571414ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571411a60_0 .net "a", 0 0, v0000017571411ce0_0;  alias, 1 drivers
v0000017571410660_0 .net "b", 0 0, v0000017571410480_0;  alias, 1 drivers
v0000017571410700_0 .var "out", 0 0;
E_00000175713610b0 .event anyedge, v0000017571411ce0_0, v0000017571410480_0;
S_0000017571414890 .scope module, "xor2" "xorgate" 3 39, 3 52 0, S_000001757140e470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143e4b0 .functor NOT 1, L_0000017571439d60, C4<0>, C4<0>, C4<0>;
L_000001757143d8e0 .functor NOT 1, v0000017571410700_0, C4<0>, C4<0>, C4<0>;
v000001757140fe40_0 .net "a", 0 0, v0000017571410700_0;  alias, 1 drivers
v0000017571410520_0 .net "b", 0 0, L_0000017571439d60;  alias, 1 drivers
v0000017571410200_0 .net "out", 0 0, v00000175714108e0_0;  alias, 1 drivers
v0000017571410b60_0 .net "x", 0 0, v0000017571411c40_0;  1 drivers
v000001757140f9e0_0 .net "y", 0 0, v0000017571411d80_0;  1 drivers
S_0000017571415060 .scope module, "and1" "andgate" 3 59, 3 71 0, S_0000017571414890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571410f20_0 .net "a", 0 0, v0000017571410700_0;  alias, 1 drivers
v000001757140fda0_0 .net "b", 0 0, L_000001757143e4b0;  1 drivers
v0000017571411c40_0 .var "out", 0 0;
E_00000175713614f0 .event anyedge, v0000017571410700_0, v000001757140fda0_0;
S_00000175714138f0 .scope module, "and2" "andgate" 3 60, 3 71 0, S_0000017571414890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571410840_0 .net "a", 0 0, L_000001757143d8e0;  1 drivers
v00000175714100c0_0 .net "b", 0 0, L_0000017571439d60;  alias, 1 drivers
v0000017571411d80_0 .var "out", 0 0;
E_00000175713617f0 .event anyedge, v0000017571410840_0, v0000017571411880_0;
S_0000017571414a20 .scope module, "or1" "orgate" 3 61, 3 83 0, S_0000017571414890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571411ec0_0 .net "a", 0 0, v0000017571411c40_0;  alias, 1 drivers
v0000017571410de0_0 .net "b", 0 0, v0000017571411d80_0;  alias, 1 drivers
v00000175714108e0_0 .var "out", 0 0;
E_0000017571361870 .event anyedge, v0000017571411c40_0, v0000017571411d80_0;
S_0000017571414250 .scope module, "J" "fulladder" 3 20, 3 32 0, S_000001757139d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000017571412a00_0 .net "a", 0 0, L_0000017571438aa0;  1 drivers
v0000017571412aa0_0 .net "b", 0 0, L_00000175714390e0;  1 drivers
v0000017571412b40_0 .net "cin", 0 0, L_0000017571438e60;  1 drivers
v0000017571412be0_0 .net "cout", 0 0, v0000017571411f60_0;  1 drivers
v0000017571412d20_0 .net "q", 0 0, v0000017571411420_0;  1 drivers
v000001757141a670_0 .net "sum", 0 0, v0000017571412820_0;  1 drivers
v000001757141aad0_0 .net "x", 0 0, v00000175714126e0_0;  1 drivers
v000001757141b070_0 .net "y", 0 0, v0000017571411240_0;  1 drivers
v000001757141ab70_0 .net "z", 0 0, v0000017571412140_0;  1 drivers
S_00000175714151f0 .scope module, "and1" "andgate" 3 40, 3 71 0, S_0000017571414250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571411100_0 .net "a", 0 0, L_0000017571438aa0;  alias, 1 drivers
v00000175714111a0_0 .net "b", 0 0, L_00000175714390e0;  alias, 1 drivers
v0000017571411240_0 .var "out", 0 0;
E_0000017571361330 .event anyedge, v0000017571411100_0, v00000175714111a0_0;
S_0000017571413a80 .scope module, "and2" "andgate" 3 41, 3 71 0, S_0000017571414250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714112e0_0 .net "a", 0 0, v0000017571412140_0;  alias, 1 drivers
v0000017571411380_0 .net "b", 0 0, L_0000017571438e60;  alias, 1 drivers
v0000017571411420_0 .var "out", 0 0;
E_0000017571360d70 .event anyedge, v00000175714112e0_0, v0000017571411380_0;
S_0000017571413c10 .scope module, "or1" "orgate" 3 42, 3 83 0, S_0000017571414250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571411560_0 .net "a", 0 0, L_0000017571438aa0;  alias, 1 drivers
v0000017571411600_0 .net "b", 0 0, L_00000175714390e0;  alias, 1 drivers
v0000017571412140_0 .var "out", 0 0;
S_0000017571413da0 .scope module, "or2" "orgate" 3 43, 3 83 0, S_0000017571414250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571412f00_0 .net "a", 0 0, v0000017571411240_0;  alias, 1 drivers
v00000175714130e0_0 .net "b", 0 0, v0000017571411420_0;  alias, 1 drivers
v0000017571411f60_0 .var "out", 0 0;
E_0000017571361df0 .event anyedge, v0000017571411240_0, v0000017571411420_0;
S_00000175714140c0 .scope module, "xor1" "xorgate" 3 38, 3 52 0, S_0000017571414250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143df70 .functor NOT 1, L_00000175714390e0, C4<0>, C4<0>, C4<0>;
L_000001757143dfe0 .functor NOT 1, L_0000017571438aa0, C4<0>, C4<0>, C4<0>;
v00000175714125a0_0 .net "a", 0 0, L_0000017571438aa0;  alias, 1 drivers
v0000017571412dc0_0 .net "b", 0 0, L_00000175714390e0;  alias, 1 drivers
v0000017571412640_0 .net "out", 0 0, v00000175714126e0_0;  alias, 1 drivers
v00000175714132c0_0 .net "x", 0 0, v0000017571413220_0;  1 drivers
v0000017571412e60_0 .net "y", 0 0, v0000017571412780_0;  1 drivers
S_00000175714143e0 .scope module, "and1" "andgate" 3 59, 3 71 0, S_00000175714140c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571412c80_0 .net "a", 0 0, L_0000017571438aa0;  alias, 1 drivers
v0000017571412fa0_0 .net "b", 0 0, L_000001757143df70;  1 drivers
v0000017571413220_0 .var "out", 0 0;
E_0000017571361e70 .event anyedge, v0000017571411100_0, v0000017571412fa0_0;
S_0000017571414570 .scope module, "and2" "andgate" 3 60, 3 71 0, S_00000175714140c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571412000_0 .net "a", 0 0, L_000001757143dfe0;  1 drivers
v0000017571412280_0 .net "b", 0 0, L_00000175714390e0;  alias, 1 drivers
v0000017571412780_0 .var "out", 0 0;
E_0000017571362430 .event anyedge, v0000017571412000_0, v00000175714111a0_0;
S_0000017571417200 .scope module, "or1" "orgate" 3 61, 3 83 0, S_00000175714140c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714134a0_0 .net "a", 0 0, v0000017571413220_0;  alias, 1 drivers
v0000017571413540_0 .net "b", 0 0, v0000017571412780_0;  alias, 1 drivers
v00000175714126e0_0 .var "out", 0 0;
E_00000175713619f0 .event anyedge, v0000017571413220_0, v0000017571412780_0;
S_0000017571415770 .scope module, "xor2" "xorgate" 3 39, 3 52 0, S_0000017571414250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143e0c0 .functor NOT 1, L_0000017571438e60, C4<0>, C4<0>, C4<0>;
L_000001757143e590 .functor NOT 1, v00000175714126e0_0, C4<0>, C4<0>, C4<0>;
v00000175714123c0_0 .net "a", 0 0, v00000175714126e0_0;  alias, 1 drivers
v0000017571413400_0 .net "b", 0 0, L_0000017571438e60;  alias, 1 drivers
v00000175714128c0_0 .net "out", 0 0, v0000017571412820_0;  alias, 1 drivers
v0000017571412460_0 .net "x", 0 0, v00000175714120a0_0;  1 drivers
v0000017571412960_0 .net "y", 0 0, v0000017571412320_0;  1 drivers
S_00000175714163f0 .scope module, "and1" "andgate" 3 59, 3 71 0, S_0000017571415770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571413040_0 .net "a", 0 0, v00000175714126e0_0;  alias, 1 drivers
v00000175714135e0_0 .net "b", 0 0, L_000001757143e0c0;  1 drivers
v00000175714120a0_0 .var "out", 0 0;
E_00000175713625b0 .event anyedge, v00000175714126e0_0, v00000175714135e0_0;
S_0000017571417070 .scope module, "and2" "andgate" 3 60, 3 71 0, S_0000017571415770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571413180_0 .net "a", 0 0, L_000001757143e590;  1 drivers
v00000175714121e0_0 .net "b", 0 0, L_0000017571438e60;  alias, 1 drivers
v0000017571412320_0 .var "out", 0 0;
E_0000017571361a70 .event anyedge, v0000017571413180_0, v0000017571411380_0;
S_0000017571416a30 .scope module, "or1" "orgate" 3 61, 3 83 0, S_0000017571415770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571412500_0 .net "a", 0 0, v00000175714120a0_0;  alias, 1 drivers
v0000017571413360_0 .net "b", 0 0, v0000017571412320_0;  alias, 1 drivers
v0000017571412820_0 .var "out", 0 0;
E_000001757135e9f0 .event anyedge, v00000175714120a0_0, v0000017571412320_0;
S_0000017571417520 .scope module, "K" "fulladder" 3 21, 3 32 0, S_000001757139d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v00000175714185f0_0 .net "a", 0 0, L_000001757143a080;  1 drivers
v0000017571418af0_0 .net "b", 0 0, L_0000017571438320;  1 drivers
v0000017571417dd0_0 .net "cin", 0 0, L_0000017571438b40;  1 drivers
v0000017571418ff0_0 .net "cout", 0 0, v000001757141a0d0_0;  1 drivers
v0000017571419770_0 .net "q", 0 0, v000001757141a170_0;  1 drivers
v0000017571418690_0 .net "sum", 0 0, v0000017571419ef0_0;  1 drivers
v00000175714198b0_0 .net "x", 0 0, v000001757141adf0_0;  1 drivers
v0000017571418370_0 .net "y", 0 0, v000001757141a5d0_0;  1 drivers
v0000017571418410_0 .net "z", 0 0, v000001757141b4d0_0;  1 drivers
S_0000017571417390 .scope module, "and1" "andgate" 3 40, 3 71 0, S_0000017571417520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141ac10_0 .net "a", 0 0, L_000001757143a080;  alias, 1 drivers
v000001757141a7b0_0 .net "b", 0 0, L_0000017571438320;  alias, 1 drivers
v000001757141a5d0_0 .var "out", 0 0;
E_000001757135f530 .event anyedge, v000001757141ac10_0, v000001757141a7b0_0;
S_0000017571416710 .scope module, "and2" "andgate" 3 41, 3 71 0, S_0000017571417520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141b610_0 .net "a", 0 0, v000001757141b4d0_0;  alias, 1 drivers
v000001757141a3f0_0 .net "b", 0 0, L_0000017571438b40;  alias, 1 drivers
v000001757141a170_0 .var "out", 0 0;
E_000001757135f670 .event anyedge, v000001757141b610_0, v000001757141a3f0_0;
S_00000175714168a0 .scope module, "or1" "orgate" 3 42, 3 83 0, S_0000017571417520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141b430_0 .net "a", 0 0, L_000001757143a080;  alias, 1 drivers
v000001757141a490_0 .net "b", 0 0, L_0000017571438320;  alias, 1 drivers
v000001757141b4d0_0 .var "out", 0 0;
S_0000017571416bc0 .scope module, "or2" "orgate" 3 43, 3 83 0, S_0000017571417520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141b570_0 .net "a", 0 0, v000001757141a5d0_0;  alias, 1 drivers
v0000017571419f90_0 .net "b", 0 0, v000001757141a170_0;  alias, 1 drivers
v000001757141a0d0_0 .var "out", 0 0;
E_000001757135f1f0 .event anyedge, v000001757141a5d0_0, v000001757141a170_0;
S_0000017571416d50 .scope module, "xor1" "xorgate" 3 38, 3 52 0, S_0000017571417520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143e360 .functor NOT 1, L_0000017571438320, C4<0>, C4<0>, C4<0>;
L_000001757143e210 .functor NOT 1, L_000001757143a080, C4<0>, C4<0>, C4<0>;
v000001757141a850_0 .net "a", 0 0, L_000001757143a080;  alias, 1 drivers
v000001757141a210_0 .net "b", 0 0, L_0000017571438320;  alias, 1 drivers
v000001757141a8f0_0 .net "out", 0 0, v000001757141adf0_0;  alias, 1 drivers
v000001757141a990_0 .net "x", 0 0, v000001757141b2f0_0;  1 drivers
v000001757141aa30_0 .net "y", 0 0, v000001757141b250_0;  1 drivers
S_0000017571415f40 .scope module, "and1" "andgate" 3 59, 3 71 0, S_0000017571416d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141acb0_0 .net "a", 0 0, L_000001757143a080;  alias, 1 drivers
v000001757141a530_0 .net "b", 0 0, L_000001757143e360;  1 drivers
v000001757141b2f0_0 .var "out", 0 0;
E_000001757135ebf0 .event anyedge, v000001757141ac10_0, v000001757141a530_0;
S_0000017571415900 .scope module, "and2" "andgate" 3 60, 3 71 0, S_0000017571416d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141ad50_0 .net "a", 0 0, L_000001757143e210;  1 drivers
v000001757141afd0_0 .net "b", 0 0, L_0000017571438320;  alias, 1 drivers
v000001757141b250_0 .var "out", 0 0;
E_000001757135edb0 .event anyedge, v000001757141ad50_0, v000001757141a7b0_0;
S_0000017571416580 .scope module, "or1" "orgate" 3 61, 3 83 0, S_0000017571416d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141a030_0 .net "a", 0 0, v000001757141b2f0_0;  alias, 1 drivers
v000001757141a710_0 .net "b", 0 0, v000001757141b250_0;  alias, 1 drivers
v000001757141adf0_0 .var "out", 0 0;
E_000001757135ee30 .event anyedge, v000001757141b2f0_0, v000001757141b250_0;
S_0000017571416ee0 .scope module, "xor2" "xorgate" 3 39, 3 52 0, S_0000017571417520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143e520 .functor NOT 1, L_0000017571438b40, C4<0>, C4<0>, C4<0>;
L_000001757143da30 .functor NOT 1, v000001757141adf0_0, C4<0>, C4<0>, C4<0>;
v0000017571418d70_0 .net "a", 0 0, v000001757141adf0_0;  alias, 1 drivers
v0000017571417bf0_0 .net "b", 0 0, L_0000017571438b40;  alias, 1 drivers
v0000017571418190_0 .net "out", 0 0, v0000017571419ef0_0;  alias, 1 drivers
v0000017571419d10_0 .net "x", 0 0, v000001757141af30_0;  1 drivers
v0000017571417fb0_0 .net "y", 0 0, v000001757141b390_0;  1 drivers
S_0000017571415a90 .scope module, "and1" "andgate" 3 59, 3 71 0, S_0000017571416ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141ae90_0 .net "a", 0 0, v000001757141adf0_0;  alias, 1 drivers
v000001757141a2b0_0 .net "b", 0 0, L_000001757143e520;  1 drivers
v000001757141af30_0 .var "out", 0 0;
E_000001757135f0f0 .event anyedge, v000001757141adf0_0, v000001757141a2b0_0;
S_0000017571415c20 .scope module, "and2" "andgate" 3 60, 3 71 0, S_0000017571416ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141b110_0 .net "a", 0 0, L_000001757143da30;  1 drivers
v000001757141b1b0_0 .net "b", 0 0, L_0000017571438b40;  alias, 1 drivers
v000001757141b390_0 .var "out", 0 0;
E_0000017570f9b370 .event anyedge, v000001757141b110_0, v000001757141a3f0_0;
S_0000017571415db0 .scope module, "or1" "orgate" 3 61, 3 83 0, S_0000017571416ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141a350_0 .net "a", 0 0, v000001757141af30_0;  alias, 1 drivers
v0000017571419e50_0 .net "b", 0 0, v000001757141b390_0;  alias, 1 drivers
v0000017571419ef0_0 .var "out", 0 0;
E_0000017570f9b7f0 .event anyedge, v000001757141af30_0, v000001757141b390_0;
S_0000017571416260 .scope module, "L" "fulladder" 3 22, 3 32 0, S_000001757139d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v00000175714193b0_0 .net "a", 0 0, L_000001757143a120;  1 drivers
v0000017571419c70_0 .net "b", 0 0, L_0000017571439220;  1 drivers
v0000017571419450_0 .net "cin", 0 0, L_0000017571439ae0;  1 drivers
v0000017571417b50_0 .net "cout", 0 0, v0000017571418730_0;  1 drivers
v0000017571417d30_0 .net "q", 0 0, v0000017571419810_0;  1 drivers
v0000017571419590_0 .net "sum", 0 0, v0000017571419310_0;  1 drivers
v0000017571417e70_0 .net "x", 0 0, v00000175714199f0_0;  1 drivers
v0000017571417f10_0 .net "y", 0 0, v0000017571418b90_0;  1 drivers
v000001757141f970_0 .net "z", 0 0, v0000017571418e10_0;  1 drivers
S_00000175714160d0 .scope module, "and1" "andgate" 3 40, 3 71 0, S_0000017571416260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714184b0_0 .net "a", 0 0, L_000001757143a120;  alias, 1 drivers
v0000017571418050_0 .net "b", 0 0, L_0000017571439220;  alias, 1 drivers
v0000017571418b90_0 .var "out", 0 0;
E_0000017570f9afb0 .event anyedge, v00000175714184b0_0, v0000017571418050_0;
S_000001757141c5a0 .scope module, "and2" "andgate" 3 41, 3 71 0, S_0000017571416260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571418f50_0 .net "a", 0 0, v0000017571418e10_0;  alias, 1 drivers
v0000017571417790_0 .net "b", 0 0, L_0000017571439ae0;  alias, 1 drivers
v0000017571419810_0 .var "out", 0 0;
E_0000017570f9b0f0 .event anyedge, v0000017571418f50_0, v0000017571417790_0;
S_000001757141c8c0 .scope module, "or1" "orgate" 3 42, 3 83 0, S_0000017571416260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714178d0_0 .net "a", 0 0, L_000001757143a120;  alias, 1 drivers
v0000017571417ab0_0 .net "b", 0 0, L_0000017571439220;  alias, 1 drivers
v0000017571418e10_0 .var "out", 0 0;
S_000001757141ca50 .scope module, "or2" "orgate" 3 43, 3 83 0, S_0000017571416260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571418230_0 .net "a", 0 0, v0000017571418b90_0;  alias, 1 drivers
v0000017571418c30_0 .net "b", 0 0, v0000017571419810_0;  alias, 1 drivers
v0000017571418730_0 .var "out", 0 0;
E_0000017570f9b630 .event anyedge, v0000017571418b90_0, v0000017571419810_0;
S_000001757141cf00 .scope module, "xor1" "xorgate" 3 38, 3 52 0, S_0000017571416260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143d870 .functor NOT 1, L_0000017571439220, C4<0>, C4<0>, C4<0>;
L_000001757143e670 .functor NOT 1, L_000001757143a120, C4<0>, C4<0>, C4<0>;
v00000175714196d0_0 .net "a", 0 0, L_000001757143a120;  alias, 1 drivers
v0000017571418550_0 .net "b", 0 0, L_0000017571439220;  alias, 1 drivers
v0000017571419a90_0 .net "out", 0 0, v00000175714199f0_0;  alias, 1 drivers
v00000175714187d0_0 .net "x", 0 0, v0000017571418a50_0;  1 drivers
v0000017571419090_0 .net "y", 0 0, v0000017571419b30_0;  1 drivers
S_000001757141bab0 .scope module, "and1" "andgate" 3 59, 3 71 0, S_000001757141cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571419950_0 .net "a", 0 0, L_000001757143a120;  alias, 1 drivers
v0000017571418cd0_0 .net "b", 0 0, L_000001757143d870;  1 drivers
v0000017571418a50_0 .var "out", 0 0;
E_0000017570f9bcb0 .event anyedge, v00000175714184b0_0, v0000017571418cd0_0;
S_000001757141c410 .scope module, "and2" "andgate" 3 60, 3 71 0, S_000001757141cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714180f0_0 .net "a", 0 0, L_000001757143e670;  1 drivers
v0000017571418eb0_0 .net "b", 0 0, L_0000017571439220;  alias, 1 drivers
v0000017571419b30_0 .var "out", 0 0;
E_0000017570f9baf0 .event anyedge, v00000175714180f0_0, v0000017571418050_0;
S_000001757141d3b0 .scope module, "or1" "orgate" 3 61, 3 83 0, S_000001757141cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714182d0_0 .net "a", 0 0, v0000017571418a50_0;  alias, 1 drivers
v0000017571419630_0 .net "b", 0 0, v0000017571419b30_0;  alias, 1 drivers
v00000175714199f0_0 .var "out", 0 0;
E_0000017570f9bbb0 .event anyedge, v0000017571418a50_0, v0000017571419b30_0;
S_000001757141cbe0 .scope module, "xor2" "xorgate" 3 39, 3 52 0, S_0000017571416260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143daa0 .functor NOT 1, L_0000017571439ae0, C4<0>, C4<0>, C4<0>;
L_000001757143e280 .functor NOT 1, v00000175714199f0_0, C4<0>, C4<0>, C4<0>;
v0000017571418910_0 .net "a", 0 0, v00000175714199f0_0;  alias, 1 drivers
v00000175714194f0_0 .net "b", 0 0, L_0000017571439ae0;  alias, 1 drivers
v0000017571417970_0 .net "out", 0 0, v0000017571419310_0;  alias, 1 drivers
v00000175714189b0_0 .net "x", 0 0, v0000017571418870_0;  1 drivers
v0000017571417a10_0 .net "y", 0 0, v0000017571419270_0;  1 drivers
S_000001757141c730 .scope module, "and1" "andgate" 3 59, 3 71 0, S_000001757141cbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571419db0_0 .net "a", 0 0, v00000175714199f0_0;  alias, 1 drivers
v0000017571419130_0 .net "b", 0 0, L_000001757143daa0;  1 drivers
v0000017571418870_0 .var "out", 0 0;
E_0000017570f9cc30 .event anyedge, v00000175714199f0_0, v0000017571419130_0;
S_000001757141bc40 .scope module, "and2" "andgate" 3 60, 3 71 0, S_000001757141cbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571419bd0_0 .net "a", 0 0, L_000001757143e280;  1 drivers
v00000175714191d0_0 .net "b", 0 0, L_0000017571439ae0;  alias, 1 drivers
v0000017571419270_0 .var "out", 0 0;
E_0000017570f9c130 .event anyedge, v0000017571419bd0_0, v0000017571417790_0;
S_000001757141cd70 .scope module, "or1" "orgate" 3 61, 3 83 0, S_000001757141cbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571417c90_0 .net "a", 0 0, v0000017571418870_0;  alias, 1 drivers
v0000017571417830_0 .net "b", 0 0, v0000017571419270_0;  alias, 1 drivers
v0000017571419310_0 .var "out", 0 0;
E_0000017570f9c230 .event anyedge, v0000017571418870_0, v0000017571419270_0;
S_000001757141d090 .scope module, "M" "fulladder" 3 23, 3 32 0, S_000001757139d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v000001757141f510_0 .net "a", 0 0, L_0000017571439e00;  1 drivers
v000001757141e570_0 .net "b", 0 0, L_00000175714381e0;  1 drivers
v000001757141e110_0 .net "cin", 0 0, L_0000017571439ea0;  1 drivers
v000001757141fdd0_0 .net "cout", 0 0, v000001757141dfd0_0;  1 drivers
v000001757141f010_0 .net "q", 0 0, v000001757141f830_0;  1 drivers
v000001757141f470_0 .net "sum", 0 0, v000001757141fab0_0;  1 drivers
v000001757141e430_0 .net "x", 0 0, v000001757141eb10_0;  1 drivers
v000001757141fb50_0 .net "y", 0 0, v000001757141f3d0_0;  1 drivers
v000001757141e890_0 .net "z", 0 0, v000001757141f330_0;  1 drivers
S_000001757141d220 .scope module, "and1" "andgate" 3 40, 3 71 0, S_000001757141d090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141e1b0_0 .net "a", 0 0, L_0000017571439e00;  alias, 1 drivers
v000001757141ff10_0 .net "b", 0 0, L_00000175714381e0;  alias, 1 drivers
v000001757141f3d0_0 .var "out", 0 0;
E_0000017570f9c730 .event anyedge, v000001757141e1b0_0, v000001757141ff10_0;
S_000001757141bdd0 .scope module, "and2" "andgate" 3 41, 3 71 0, S_000001757141d090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141ed90_0 .net "a", 0 0, v000001757141f330_0;  alias, 1 drivers
v000001757141df30_0 .net "b", 0 0, L_0000017571439ea0;  alias, 1 drivers
v000001757141f830_0 .var "out", 0 0;
E_0000017570f9c370 .event anyedge, v000001757141ed90_0, v000001757141df30_0;
S_000001757141d540 .scope module, "or1" "orgate" 3 42, 3 83 0, S_000001757141d090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141e250_0 .net "a", 0 0, L_0000017571439e00;  alias, 1 drivers
v000001757141ee30_0 .net "b", 0 0, L_00000175714381e0;  alias, 1 drivers
v000001757141f330_0 .var "out", 0 0;
S_000001757141b790 .scope module, "or2" "orgate" 3 43, 3 83 0, S_000001757141d090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141dc10_0 .net "a", 0 0, v000001757141f3d0_0;  alias, 1 drivers
v000001757141d7b0_0 .net "b", 0 0, v000001757141f830_0;  alias, 1 drivers
v000001757141dfd0_0 .var "out", 0 0;
E_0000017570f9c5b0 .event anyedge, v000001757141f3d0_0, v000001757141f830_0;
S_000001757141b920 .scope module, "xor1" "xorgate" 3 38, 3 52 0, S_000001757141d090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143dc60 .functor NOT 1, L_00000175714381e0, C4<0>, C4<0>, C4<0>;
L_000001757143e6e0 .functor NOT 1, L_0000017571439e00, C4<0>, C4<0>, C4<0>;
v000001757141e2f0_0 .net "a", 0 0, L_0000017571439e00;  alias, 1 drivers
v000001757141ebb0_0 .net "b", 0 0, L_00000175714381e0;  alias, 1 drivers
v000001757141d850_0 .net "out", 0 0, v000001757141eb10_0;  alias, 1 drivers
v000001757141f790_0 .net "x", 0 0, v000001757141dd50_0;  1 drivers
v000001757141f8d0_0 .net "y", 0 0, v000001757141e610_0;  1 drivers
S_000001757141bf60 .scope module, "and1" "andgate" 3 59, 3 71 0, S_000001757141b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141ddf0_0 .net "a", 0 0, L_0000017571439e00;  alias, 1 drivers
v000001757141e4d0_0 .net "b", 0 0, L_000001757143dc60;  1 drivers
v000001757141dd50_0 .var "out", 0 0;
E_0000017570f9c7b0 .event anyedge, v000001757141e1b0_0, v000001757141e4d0_0;
S_000001757141c0f0 .scope module, "and2" "andgate" 3 60, 3 71 0, S_000001757141b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141e070_0 .net "a", 0 0, L_000001757143e6e0;  1 drivers
v000001757141d990_0 .net "b", 0 0, L_00000175714381e0;  alias, 1 drivers
v000001757141e610_0 .var "out", 0 0;
E_0000017570f9ce70 .event anyedge, v000001757141e070_0, v000001757141ff10_0;
S_000001757141c280 .scope module, "or1" "orgate" 3 61, 3 83 0, S_000001757141b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141de90_0 .net "a", 0 0, v000001757141dd50_0;  alias, 1 drivers
v000001757141ecf0_0 .net "b", 0 0, v000001757141e610_0;  alias, 1 drivers
v000001757141eb10_0 .var "out", 0 0;
E_0000017570f9d2f0 .event anyedge, v000001757141dd50_0, v000001757141e610_0;
S_0000017571426110 .scope module, "xor2" "xorgate" 3 39, 3 52 0, S_000001757141d090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143db80 .functor NOT 1, L_0000017571439ea0, C4<0>, C4<0>, C4<0>;
L_000001757143d800 .functor NOT 1, v000001757141eb10_0, C4<0>, C4<0>, C4<0>;
v000001757141eed0_0 .net "a", 0 0, v000001757141eb10_0;  alias, 1 drivers
v000001757141dcb0_0 .net "b", 0 0, L_0000017571439ea0;  alias, 1 drivers
v000001757141d8f0_0 .net "out", 0 0, v000001757141fab0_0;  alias, 1 drivers
v000001757141f290_0 .net "x", 0 0, v000001757141fc90_0;  1 drivers
v000001757141e390_0 .net "y", 0 0, v000001757141e750_0;  1 drivers
S_0000017571426d90 .scope module, "and1" "andgate" 3 59, 3 71 0, S_0000017571426110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141fa10_0 .net "a", 0 0, v000001757141eb10_0;  alias, 1 drivers
v000001757141ef70_0 .net "b", 0 0, L_000001757143db80;  1 drivers
v000001757141fc90_0 .var "out", 0 0;
E_0000017570f9d370 .event anyedge, v000001757141eb10_0, v000001757141ef70_0;
S_00000175714265c0 .scope module, "and2" "andgate" 3 60, 3 71 0, S_0000017571426110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141e6b0_0 .net "a", 0 0, L_000001757143d800;  1 drivers
v000001757141fd30_0 .net "b", 0 0, L_0000017571439ea0;  alias, 1 drivers
v000001757141e750_0 .var "out", 0 0;
E_0000017570f9d9b0 .event anyedge, v000001757141e6b0_0, v000001757141df30_0;
S_0000017571425940 .scope module, "or1" "orgate" 3 61, 3 83 0, S_0000017571426110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141ea70_0 .net "a", 0 0, v000001757141fc90_0;  alias, 1 drivers
v000001757141e7f0_0 .net "b", 0 0, v000001757141e750_0;  alias, 1 drivers
v000001757141fab0_0 .var "out", 0 0;
E_0000017570f9d5f0 .event anyedge, v000001757141fc90_0, v000001757141e750_0;
S_0000017571425df0 .scope module, "N" "fulladder" 3 24, 3 32 0, S_000001757139d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v00000175714214f0_0 .net "a", 0 0, L_0000017571439f40;  1 drivers
v0000017571421090_0 .net "b", 0 0, L_0000017571438c80;  1 drivers
v00000175714219f0_0 .net "cin", 0 0, L_000001757143a440;  1 drivers
v00000175714216d0_0 .net "cout", 0 0, v000001757141db70_0;  1 drivers
v0000017571420b90_0 .net "q", 0 0, v000001757141ec50_0;  1 drivers
v0000017571422170_0 .net "sum", 0 0, v0000017571421590_0;  1 drivers
v000001757141ffb0_0 .net "x", 0 0, v00000175714225d0_0;  1 drivers
v00000175714209b0_0 .net "y", 0 0, v000001757141f0b0_0;  1 drivers
v00000175714202d0_0 .net "z", 0 0, v000001757141da30_0;  1 drivers
S_0000017571425f80 .scope module, "and1" "andgate" 3 40, 3 71 0, S_0000017571425df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141fe70_0 .net "a", 0 0, L_0000017571439f40;  alias, 1 drivers
v000001757141f150_0 .net "b", 0 0, L_0000017571438c80;  alias, 1 drivers
v000001757141f0b0_0 .var "out", 0 0;
E_0000017570f9d6f0 .event anyedge, v000001757141fe70_0, v000001757141f150_0;
S_0000017571427560 .scope module, "and2" "andgate" 3 41, 3 71 0, S_0000017571425df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141f5b0_0 .net "a", 0 0, v000001757141da30_0;  alias, 1 drivers
v000001757141f1f0_0 .net "b", 0 0, L_000001757143a440;  alias, 1 drivers
v000001757141ec50_0 .var "out", 0 0;
E_0000017570f9d770 .event anyedge, v000001757141f5b0_0, v000001757141f1f0_0;
S_0000017571426f20 .scope module, "or1" "orgate" 3 42, 3 83 0, S_0000017571425df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141e930_0 .net "a", 0 0, L_0000017571439f40;  alias, 1 drivers
v000001757141fbf0_0 .net "b", 0 0, L_0000017571438c80;  alias, 1 drivers
v000001757141da30_0 .var "out", 0 0;
S_00000175714262a0 .scope module, "or2" "orgate" 3 43, 3 83 0, S_0000017571425df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141dad0_0 .net "a", 0 0, v000001757141f0b0_0;  alias, 1 drivers
v000001757141f650_0 .net "b", 0 0, v000001757141ec50_0;  alias, 1 drivers
v000001757141db70_0 .var "out", 0 0;
E_0000017570f9a3f0 .event anyedge, v000001757141f0b0_0, v000001757141ec50_0;
S_0000017571426430 .scope module, "xor1" "xorgate" 3 38, 3 52 0, S_0000017571425df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143e2f0 .functor NOT 1, L_0000017571438c80, C4<0>, C4<0>, C4<0>;
L_000001757143d950 .functor NOT 1, L_0000017571439f40, C4<0>, C4<0>, C4<0>;
v0000017571420190_0 .net "a", 0 0, L_0000017571439f40;  alias, 1 drivers
v0000017571421310_0 .net "b", 0 0, L_0000017571438c80;  alias, 1 drivers
v0000017571422530_0 .net "out", 0 0, v00000175714225d0_0;  alias, 1 drivers
v0000017571421630_0 .net "x", 0 0, v0000017571420870_0;  1 drivers
v0000017571420d70_0 .net "y", 0 0, v00000175714211d0_0;  1 drivers
S_0000017571426750 .scope module, "and1" "andgate" 3 59, 3 71 0, S_0000017571426430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v000001757141f6f0_0 .net "a", 0 0, L_0000017571439f40;  alias, 1 drivers
v000001757141e9d0_0 .net "b", 0 0, L_000001757143e2f0;  1 drivers
v0000017571420870_0 .var "out", 0 0;
E_0000017570f9a470 .event anyedge, v000001757141fe70_0, v000001757141e9d0_0;
S_00000175714257b0 .scope module, "and2" "andgate" 3 60, 3 71 0, S_0000017571426430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571421e50_0 .net "a", 0 0, L_000001757143d950;  1 drivers
v0000017571421f90_0 .net "b", 0 0, L_0000017571438c80;  alias, 1 drivers
v00000175714211d0_0 .var "out", 0 0;
E_0000017570f9a4b0 .event anyedge, v0000017571421e50_0, v000001757141f150_0;
S_00000175714268e0 .scope module, "or1" "orgate" 3 61, 3 83 0, S_0000017571426430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714223f0_0 .net "a", 0 0, v0000017571420870_0;  alias, 1 drivers
v0000017571422490_0 .net "b", 0 0, v00000175714211d0_0;  alias, 1 drivers
v00000175714225d0_0 .var "out", 0 0;
E_0000017570f9a830 .event anyedge, v0000017571420870_0, v00000175714211d0_0;
S_0000017571426a70 .scope module, "xor2" "xorgate" 3 39, 3 52 0, S_0000017571425df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143db10 .functor NOT 1, L_000001757143a440, C4<0>, C4<0>, C4<0>;
L_000001757143e3d0 .functor NOT 1, v00000175714225d0_0, C4<0>, C4<0>, C4<0>;
v0000017571420370_0 .net "a", 0 0, v00000175714225d0_0;  alias, 1 drivers
v0000017571421450_0 .net "b", 0 0, L_000001757143a440;  alias, 1 drivers
v0000017571421810_0 .net "out", 0 0, v0000017571421590_0;  alias, 1 drivers
v0000017571420050_0 .net "x", 0 0, v0000017571420ff0_0;  1 drivers
v0000017571422210_0 .net "y", 0 0, v0000017571420730_0;  1 drivers
S_0000017571425ad0 .scope module, "and1" "andgate" 3 59, 3 71 0, S_0000017571426a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714213b0_0 .net "a", 0 0, v00000175714225d0_0;  alias, 1 drivers
v0000017571421270_0 .net "b", 0 0, L_000001757143db10;  1 drivers
v0000017571420ff0_0 .var "out", 0 0;
E_0000017570f9abf0 .event anyedge, v00000175714225d0_0, v0000017571421270_0;
S_0000017571425c60 .scope module, "and2" "andgate" 3 60, 3 71 0, S_0000017571426a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571422710_0 .net "a", 0 0, L_000001757143e3d0;  1 drivers
v0000017571421a90_0 .net "b", 0 0, L_000001757143a440;  alias, 1 drivers
v0000017571420730_0 .var "out", 0 0;
E_0000017570f01cd0 .event anyedge, v0000017571422710_0, v000001757141f1f0_0;
S_00000175714270b0 .scope module, "or1" "orgate" 3 61, 3 83 0, S_0000017571426a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571422670_0 .net "a", 0 0, v0000017571420ff0_0;  alias, 1 drivers
v0000017571422350_0 .net "b", 0 0, v0000017571420730_0;  alias, 1 drivers
v0000017571421590_0 .var "out", 0 0;
E_0000017570f01c10 .event anyedge, v0000017571420ff0_0, v0000017571420730_0;
S_0000017571426c00 .scope module, "O" "fulladder" 3 25, 3 32 0, S_000001757139d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000017571424470_0 .net "a", 0 0, L_000001757143a6c0;  1 drivers
v0000017571424010_0 .net "b", 0 0, L_00000175714380a0;  1 drivers
v0000017571423b10_0 .net "cin", 0 0, L_0000017571438d20;  1 drivers
v0000017571424e70_0 .net "cout", 0 0, v0000017571420690_0;  1 drivers
v0000017571424510_0 .net "q", 0 0, v0000017571420550_0;  1 drivers
v0000017571424650_0 .net "sum", 0 0, v0000017571423390_0;  1 drivers
v0000017571423d90_0 .net "x", 0 0, v0000017571420f50_0;  1 drivers
v0000017571422c10_0 .net "y", 0 0, v00000175714200f0_0;  1 drivers
v0000017571424830_0 .net "z", 0 0, v00000175714204b0_0;  1 drivers
S_0000017571427240 .scope module, "and1" "andgate" 3 40, 3 71 0, S_0000017571426c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571420410_0 .net "a", 0 0, L_000001757143a6c0;  alias, 1 drivers
v0000017571420a50_0 .net "b", 0 0, L_00000175714380a0;  alias, 1 drivers
v00000175714200f0_0 .var "out", 0 0;
E_0000017570f02590 .event anyedge, v0000017571420410_0, v0000017571420a50_0;
S_00000175714273d0 .scope module, "and2" "andgate" 3 41, 3 71 0, S_0000017571426c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714205f0_0 .net "a", 0 0, v00000175714204b0_0;  alias, 1 drivers
v0000017571420cd0_0 .net "b", 0 0, L_0000017571438d20;  alias, 1 drivers
v0000017571420550_0 .var "out", 0 0;
E_0000017570f022d0 .event anyedge, v00000175714205f0_0, v0000017571420cd0_0;
S_000001757142d1a0 .scope module, "or1" "orgate" 3 42, 3 83 0, S_0000017571426c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571420230_0 .net "a", 0 0, L_000001757143a6c0;  alias, 1 drivers
v00000175714222b0_0 .net "b", 0 0, L_00000175714380a0;  alias, 1 drivers
v00000175714204b0_0 .var "out", 0 0;
S_000001757142a900 .scope module, "or2" "orgate" 3 43, 3 83 0, S_0000017571426c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714207d0_0 .net "a", 0 0, v00000175714200f0_0;  alias, 1 drivers
v0000017571421770_0 .net "b", 0 0, v0000017571420550_0;  alias, 1 drivers
v0000017571420690_0 .var "out", 0 0;
E_0000017570f01fd0 .event anyedge, v00000175714200f0_0, v0000017571420550_0;
S_000001757142d010 .scope module, "xor1" "xorgate" 3 38, 3 52 0, S_0000017571426c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143dcd0 .functor NOT 1, L_00000175714380a0, C4<0>, C4<0>, C4<0>;
L_000001757143dd40 .functor NOT 1, L_000001757143a6c0, C4<0>, C4<0>, C4<0>;
v0000017571420e10_0 .net "a", 0 0, L_000001757143a6c0;  alias, 1 drivers
v0000017571421130_0 .net "b", 0 0, L_00000175714380a0;  alias, 1 drivers
v0000017571421d10_0 .net "out", 0 0, v0000017571420f50_0;  alias, 1 drivers
v0000017571421db0_0 .net "x", 0 0, v0000017571420910_0;  1 drivers
v0000017571421bd0_0 .net "y", 0 0, v0000017571420af0_0;  1 drivers
S_000001757142a770 .scope module, "and1" "andgate" 3 59, 3 71 0, S_000001757142d010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714218b0_0 .net "a", 0 0, L_000001757143a6c0;  alias, 1 drivers
v0000017571421950_0 .net "b", 0 0, L_000001757143dcd0;  1 drivers
v0000017571420910_0 .var "out", 0 0;
E_0000017570f01b90 .event anyedge, v0000017571420410_0, v0000017571421950_0;
S_000001757142c520 .scope module, "and2" "andgate" 3 60, 3 71 0, S_000001757142d010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714220d0_0 .net "a", 0 0, L_000001757143dd40;  1 drivers
v0000017571421b30_0 .net "b", 0 0, L_00000175714380a0;  alias, 1 drivers
v0000017571420af0_0 .var "out", 0 0;
E_0000017570f01e90 .event anyedge, v00000175714220d0_0, v0000017571420a50_0;
S_000001757142b580 .scope module, "or1" "orgate" 3 61, 3 83 0, S_000001757142d010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571420eb0_0 .net "a", 0 0, v0000017571420910_0;  alias, 1 drivers
v0000017571420c30_0 .net "b", 0 0, v0000017571420af0_0;  alias, 1 drivers
v0000017571420f50_0 .var "out", 0 0;
E_0000017570f02890 .event anyedge, v0000017571420910_0, v0000017571420af0_0;
S_000001757142d330 .scope module, "xor2" "xorgate" 3 39, 3 52 0, S_0000017571426c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143ddb0 .functor NOT 1, L_0000017571438d20, C4<0>, C4<0>, C4<0>;
L_000001757143de90 .functor NOT 1, v0000017571420f50_0, C4<0>, C4<0>, C4<0>;
v00000175714241f0_0 .net "a", 0 0, v0000017571420f50_0;  alias, 1 drivers
v0000017571423f70_0 .net "b", 0 0, L_0000017571438d20;  alias, 1 drivers
v0000017571424330_0 .net "out", 0 0, v0000017571423390_0;  alias, 1 drivers
v0000017571423cf0_0 .net "x", 0 0, v0000017571422030_0;  1 drivers
v0000017571424c90_0 .net "y", 0 0, v0000017571423ed0_0;  1 drivers
S_0000017571429fa0 .scope module, "and1" "andgate" 3 59, 3 71 0, S_000001757142d330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571421c70_0 .net "a", 0 0, v0000017571420f50_0;  alias, 1 drivers
v0000017571421ef0_0 .net "b", 0 0, L_000001757143ddb0;  1 drivers
v0000017571422030_0 .var "out", 0 0;
E_0000017570f02350 .event anyedge, v0000017571420f50_0, v0000017571421ef0_0;
S_000001757142a450 .scope module, "and2" "andgate" 3 60, 3 71 0, S_000001757142d330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571423e30_0 .net "a", 0 0, L_000001757143de90;  1 drivers
v00000175714243d0_0 .net "b", 0 0, L_0000017571438d20;  alias, 1 drivers
v0000017571423ed0_0 .var "out", 0 0;
E_0000017570f01c50 .event anyedge, v0000017571423e30_0, v0000017571420cd0_0;
S_000001757142b710 .scope module, "or1" "orgate" 3 61, 3 83 0, S_000001757142d330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571424a10_0 .net "a", 0 0, v0000017571422030_0;  alias, 1 drivers
v0000017571424970_0 .net "b", 0 0, v0000017571423ed0_0;  alias, 1 drivers
v0000017571423390_0 .var "out", 0 0;
E_0000017570f02190 .event anyedge, v0000017571422030_0, v0000017571423ed0_0;
S_000001757142ce80 .scope module, "P" "fulladder" 3 26, 3 32 0, S_000001757139d9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000017571423930_0 .net "a", 0 0, L_0000017571438140;  1 drivers
v00000175714239d0_0 .net "b", 0 0, L_0000017571438280;  1 drivers
v0000017571423bb0_0 .net "cin", 0 0, L_0000017571438dc0;  1 drivers
v0000017571423a70_0 .net "cout", 0 0, v00000175714248d0_0;  alias, 1 drivers
v0000017571425370_0 .net "q", 0 0, v0000017571424150_0;  1 drivers
v0000017571425230_0 .net "sum", 0 0, v0000017571422fd0_0;  1 drivers
v0000017571425550_0 .net "x", 0 0, v0000017571424dd0_0;  1 drivers
v00000175714252d0_0 .net "y", 0 0, v00000175714234d0_0;  1 drivers
v0000017571425410_0 .net "z", 0 0, v00000175714231b0_0;  1 drivers
S_000001757142adb0 .scope module, "and1" "andgate" 3 40, 3 71 0, S_000001757142ce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714240b0_0 .net "a", 0 0, L_0000017571438140;  alias, 1 drivers
v0000017571424ab0_0 .net "b", 0 0, L_0000017571438280;  alias, 1 drivers
v00000175714234d0_0 .var "out", 0 0;
E_0000017570f029d0 .event anyedge, v00000175714240b0_0, v0000017571424ab0_0;
S_000001757142aa90 .scope module, "and2" "andgate" 3 41, 3 71 0, S_000001757142ce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714237f0_0 .net "a", 0 0, v00000175714231b0_0;  alias, 1 drivers
v0000017571424790_0 .net "b", 0 0, L_0000017571438dc0;  alias, 1 drivers
v0000017571424150_0 .var "out", 0 0;
E_0000017570f01e50 .event anyedge, v00000175714237f0_0, v0000017571424790_0;
S_0000017571429af0 .scope module, "or1" "orgate" 3 42, 3 83 0, S_000001757142ce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571424290_0 .net "a", 0 0, L_0000017571438140;  alias, 1 drivers
v0000017571422f30_0 .net "b", 0 0, L_0000017571438280;  alias, 1 drivers
v00000175714231b0_0 .var "out", 0 0;
S_000001757142ac20 .scope module, "or2" "orgate" 3 43, 3 83 0, S_000001757142ce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v00000175714245b0_0 .net "a", 0 0, v00000175714234d0_0;  alias, 1 drivers
v00000175714246f0_0 .net "b", 0 0, v0000017571424150_0;  alias, 1 drivers
v00000175714248d0_0 .var "out", 0 0;
E_0000017570efca00 .event anyedge, v00000175714234d0_0, v0000017571424150_0;
S_000001757142b8a0 .scope module, "xor1" "xorgate" 3 38, 3 52 0, S_000001757142ce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_000001757143df00 .functor NOT 1, L_0000017571438280, C4<0>, C4<0>, C4<0>;
L_00000175714472d0 .functor NOT 1, L_0000017571438140, C4<0>, C4<0>, C4<0>;
v0000017571424f10_0 .net "a", 0 0, L_0000017571438140;  alias, 1 drivers
v0000017571423610_0 .net "b", 0 0, L_0000017571438280;  alias, 1 drivers
v00000175714227b0_0 .net "out", 0 0, v0000017571424dd0_0;  alias, 1 drivers
v0000017571422850_0 .net "x", 0 0, v0000017571424b50_0;  1 drivers
v00000175714228f0_0 .net "y", 0 0, v0000017571424d30_0;  1 drivers
S_000001757142a5e0 .scope module, "and1" "andgate" 3 59, 3 71 0, S_000001757142b8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571423110_0 .net "a", 0 0, L_0000017571438140;  alias, 1 drivers
v0000017571423430_0 .net "b", 0 0, L_000001757143df00;  1 drivers
v0000017571424b50_0 .var "out", 0 0;
E_0000017570efc980 .event anyedge, v00000175714240b0_0, v0000017571423430_0;
S_000001757142c200 .scope module, "and2" "andgate" 3 60, 3 71 0, S_000001757142b8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571422ad0_0 .net "a", 0 0, L_00000175714472d0;  1 drivers
v0000017571424bf0_0 .net "b", 0 0, L_0000017571438280;  alias, 1 drivers
v0000017571424d30_0 .var "out", 0 0;
E_0000017570efcb40 .event anyedge, v0000017571422ad0_0, v0000017571424ab0_0;
S_000001757142ba30 .scope module, "or1" "orgate" 3 61, 3 83 0, S_000001757142b8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571422cb0_0 .net "a", 0 0, v0000017571424b50_0;  alias, 1 drivers
v0000017571423250_0 .net "b", 0 0, v0000017571424d30_0;  alias, 1 drivers
v0000017571424dd0_0 .var "out", 0 0;
E_0000017570efd4c0 .event anyedge, v0000017571424b50_0, v0000017571424d30_0;
S_000001757142c6b0 .scope module, "xor2" "xorgate" 3 39, 3 52 0, S_000001757142ce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0000017571447a40 .functor NOT 1, L_0000017571438dc0, C4<0>, C4<0>, C4<0>;
L_0000017571447420 .functor NOT 1, v0000017571424dd0_0, C4<0>, C4<0>, C4<0>;
v00000175714232f0_0 .net "a", 0 0, v0000017571424dd0_0;  alias, 1 drivers
v0000017571423070_0 .net "b", 0 0, L_0000017571438dc0;  alias, 1 drivers
v0000017571423570_0 .net "out", 0 0, v0000017571422fd0_0;  alias, 1 drivers
v0000017571423750_0 .net "x", 0 0, v0000017571423c50_0;  1 drivers
v0000017571423890_0 .net "y", 0 0, v0000017571422d50_0;  1 drivers
S_000001757142d4c0 .scope module, "and1" "andgate" 3 59, 3 71 0, S_000001757142c6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571422990_0 .net "a", 0 0, v0000017571424dd0_0;  alias, 1 drivers
v0000017571422a30_0 .net "b", 0 0, L_0000017571447a40;  1 drivers
v0000017571423c50_0 .var "out", 0 0;
E_0000017570efcc80 .event anyedge, v0000017571424dd0_0, v0000017571422a30_0;
S_000001757142ccf0 .scope module, "and2" "andgate" 3 60, 3 71 0, S_000001757142c6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571422b70_0 .net "a", 0 0, L_0000017571447420;  1 drivers
v00000175714236b0_0 .net "b", 0 0, L_0000017571438dc0;  alias, 1 drivers
v0000017571422d50_0 .var "out", 0 0;
E_0000017570efcb80 .event anyedge, v0000017571422b70_0, v0000017571424790_0;
S_000001757142af40 .scope module, "or1" "orgate" 3 61, 3 83 0, S_000001757142c6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0000017571422df0_0 .net "a", 0 0, v0000017571423c50_0;  alias, 1 drivers
v0000017571422e90_0 .net "b", 0 0, v0000017571422d50_0;  alias, 1 drivers
v0000017571422fd0_0 .var "out", 0 0;
E_0000017570efd100 .event anyedge, v0000017571423c50_0, v0000017571422d50_0;
    .scope S_0000017570f03080;
T_0 ;
    %wait E_0000017571398e50;
    %delay 10000, 0;
    %load/vec4 v0000017571370db0_0;
    %load/vec4 v0000017571370e50_0;
    %and;
    %assign/vec4 v0000017571370090_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017570f03210;
T_1 ;
    %wait E_00000175713990d0;
    %delay 10000, 0;
    %load/vec4 v00000175713701d0_0;
    %load/vec4 v00000175713570d0_0;
    %and;
    %assign/vec4 v0000017571355cd0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000017570efbd20;
T_2 ;
    %wait E_0000017571399f90;
    %delay 4000, 0;
    %load/vec4 v0000017571355ff0_0;
    %load/vec4 v0000017571355d70_0;
    %or;
    %assign/vec4 v00000175713561d0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000017570efc040;
T_3 ;
    %wait E_0000017571399fd0;
    %delay 10000, 0;
    %load/vec4 v0000017571364300_0;
    %load/vec4 v00000175713644e0_0;
    %and;
    %assign/vec4 v000001757138d720_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017570f00cf0;
T_4 ;
    %wait E_0000017571399810;
    %delay 10000, 0;
    %load/vec4 v000001757138ea80_0;
    %load/vec4 v000001757138eee0_0;
    %and;
    %assign/vec4 v000001757138de00_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000017570f00e80;
T_5 ;
    %wait E_0000017571399850;
    %delay 4000, 0;
    %load/vec4 v000001757138dfe0_0;
    %load/vec4 v00000175713f8df0_0;
    %or;
    %assign/vec4 v00000175713f9070_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000175713a7ad0;
T_6 ;
    %wait E_0000017571398310;
    %delay 10000, 0;
    %load/vec4 v0000017570fa21e0_0;
    %load/vec4 v0000017570fa1920_0;
    %and;
    %assign/vec4 v0000017570fa6110_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000017570f058e0;
T_7 ;
    %wait E_0000017571398c90;
    %delay 10000, 0;
    %load/vec4 v0000017570fa5e90_0;
    %load/vec4 v0000017570fa6250_0;
    %and;
    %assign/vec4 v0000017570fa64d0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000017570f05a70;
T_8 ;
    %wait E_0000017571398310;
    %delay 4000, 0;
    %load/vec4 v0000017570fa6e30_0;
    %load/vec4 v0000017570fa5a30_0;
    %or;
    %assign/vec4 v0000017570fa6570_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000017570f05c00;
T_9 ;
    %wait E_0000017571398910;
    %delay 4000, 0;
    %load/vec4 v00000175713706d0_0;
    %load/vec4 v0000017571370bd0_0;
    %or;
    %assign/vec4 v000001757136fff0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000175713fac20;
T_10 ;
    %wait E_0000017571399d50;
    %delay 10000, 0;
    %load/vec4 v00000175713f8350_0;
    %load/vec4 v00000175713f91b0_0;
    %and;
    %assign/vec4 v00000175713f8ad0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000175713faf40;
T_11 ;
    %wait E_000001757139a1d0;
    %delay 10000, 0;
    %load/vec4 v00000175713f8710_0;
    %load/vec4 v00000175713f83f0_0;
    %and;
    %assign/vec4 v00000175713f8c10_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000175713fa450;
T_12 ;
    %wait E_000001757139a210;
    %delay 4000, 0;
    %load/vec4 v00000175713f97f0_0;
    %load/vec4 v00000175713f8f30_0;
    %or;
    %assign/vec4 v00000175713f8530_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000175713fa770;
T_13 ;
    %wait E_000001757139a310;
    %delay 10000, 0;
    %load/vec4 v00000175713f9390_0;
    %load/vec4 v00000175713f9b10_0;
    %and;
    %assign/vec4 v00000175713f96b0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000175713faa90;
T_14 ;
    %wait E_000001757139a350;
    %delay 10000, 0;
    %load/vec4 v00000175713f9890_0;
    %load/vec4 v00000175713f9750_0;
    %and;
    %assign/vec4 v00000175713f9930_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000175713fb5f0;
T_15 ;
    %wait E_000001757139a610;
    %delay 4000, 0;
    %load/vec4 v00000175713f99d0_0;
    %load/vec4 v00000175713f88f0_0;
    %or;
    %assign/vec4 v00000175713fdec0_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000017570ec2be0;
T_16 ;
    %wait E_000001757139a150;
    %delay 10000, 0;
    %load/vec4 v00000175713f8850_0;
    %load/vec4 v00000175713f9e30_0;
    %and;
    %assign/vec4 v00000175713fa010_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000175713fadb0;
T_17 ;
    %wait E_0000017571399890;
    %delay 10000, 0;
    %load/vec4 v00000175713f9d90_0;
    %load/vec4 v00000175713f9ed0_0;
    %and;
    %assign/vec4 v00000175713fa0b0_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000175713fb0d0;
T_18 ;
    %wait E_000001757139a150;
    %delay 4000, 0;
    %load/vec4 v00000175713f8fd0_0;
    %load/vec4 v00000175713fa150_0;
    %or;
    %assign/vec4 v00000175713f9570_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000175713fa2c0;
T_19 ;
    %wait E_00000175713998d0;
    %delay 4000, 0;
    %load/vec4 v00000175713f8cb0_0;
    %load/vec4 v00000175713f9a70_0;
    %or;
    %assign/vec4 v00000175713f8490_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000175713fbdc0;
T_20 ;
    %wait E_000001757139a290;
    %delay 10000, 0;
    %load/vec4 v00000175713fe780_0;
    %load/vec4 v00000175713fdd80_0;
    %and;
    %assign/vec4 v00000175713fde20_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000175713fb2d0;
T_21 ;
    %wait E_000001757139ab50;
    %delay 10000, 0;
    %load/vec4 v00000175713fe640_0;
    %load/vec4 v00000175713fe500_0;
    %and;
    %assign/vec4 v00000175713fee60_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000175713fcd60;
T_22 ;
    %wait E_000001757139a2d0;
    %delay 4000, 0;
    %load/vec4 v00000175713fdf60_0;
    %load/vec4 v00000175713fe6e0_0;
    %or;
    %assign/vec4 v00000175713fe960_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000175713fc400;
T_23 ;
    %wait E_000001757139ab90;
    %delay 10000, 0;
    %load/vec4 v00000175713fed20_0;
    %load/vec4 v00000175713fe1e0_0;
    %and;
    %assign/vec4 v00000175713fd920_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000175713fbf50;
T_24 ;
    %wait E_000001757139a410;
    %delay 10000, 0;
    %load/vec4 v00000175713fedc0_0;
    %load/vec4 v00000175713ff040_0;
    %and;
    %assign/vec4 v00000175713fd2e0_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000175713fb780;
T_25 ;
    %wait E_000001757139a8d0;
    %delay 4000, 0;
    %load/vec4 v00000175713fd6a0_0;
    %load/vec4 v00000175713fd7e0_0;
    %or;
    %assign/vec4 v00000175713fd9c0_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000175713fbaa0;
T_26 ;
    %wait E_000001757139a790;
    %delay 10000, 0;
    %load/vec4 v00000175713fe280_0;
    %load/vec4 v00000175713fe320_0;
    %and;
    %assign/vec4 v00000175713fe000_0, 0;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00000175713fbc30;
T_27 ;
    %wait E_000001757139b1d0;
    %delay 10000, 0;
    %load/vec4 v00000175713fd380_0;
    %load/vec4 v00000175713fd880_0;
    %and;
    %assign/vec4 v00000175713fec80_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000175713fd080;
T_28 ;
    %wait E_000001757139a790;
    %delay 4000, 0;
    %load/vec4 v00000175713fd600_0;
    %load/vec4 v00000175713fe8c0_0;
    %or;
    %assign/vec4 v00000175713febe0_0, 0;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_00000175713fcbd0;
T_29 ;
    %wait E_000001757139b110;
    %delay 4000, 0;
    %load/vec4 v00000175713fdc40_0;
    %load/vec4 v00000175713fe460_0;
    %or;
    %assign/vec4 v00000175713fe820_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000175714022a0;
T_30 ;
    %wait E_000001757139a890;
    %delay 10000, 0;
    %load/vec4 v0000017571401190_0;
    %load/vec4 v0000017571400e70_0;
    %and;
    %assign/vec4 v00000175713ff930_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000017571402430;
T_31 ;
    %wait E_000001757139aa50;
    %delay 10000, 0;
    %load/vec4 v00000175713ff7f0_0;
    %load/vec4 v00000175713ff390_0;
    %and;
    %assign/vec4 v00000175713ffc50_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_00000175714030b0;
T_32 ;
    %wait E_000001757139a5d0;
    %delay 4000, 0;
    %load/vec4 v0000017571400010_0;
    %load/vec4 v00000175713ff430_0;
    %or;
    %assign/vec4 v00000175713ff4d0_0, 0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000017571401490;
T_33 ;
    %wait E_000001757139a950;
    %delay 10000, 0;
    %load/vec4 v00000175713ffcf0_0;
    %load/vec4 v00000175713ffed0_0;
    %and;
    %assign/vec4 v00000175714001f0_0, 0;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000017571401ad0;
T_34 ;
    %wait E_000001757139ac10;
    %delay 10000, 0;
    %load/vec4 v0000017571400150_0;
    %load/vec4 v0000017571400290_0;
    %and;
    %assign/vec4 v0000017571400650_0, 0;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000017571402750;
T_35 ;
    %wait E_000001757139ad10;
    %delay 4000, 0;
    %load/vec4 v0000017571400510_0;
    %load/vec4 v00000175714008d0_0;
    %or;
    %assign/vec4 v0000017571400a10_0, 0;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_00000175713fc0e0;
T_36 ;
    %wait E_000001757139b150;
    %delay 10000, 0;
    %load/vec4 v00000175714005b0_0;
    %load/vec4 v0000017571401050_0;
    %and;
    %assign/vec4 v00000175713ff890_0, 0;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_00000175713fc270;
T_37 ;
    %wait E_000001757139aa10;
    %delay 10000, 0;
    %load/vec4 v00000175714010f0_0;
    %load/vec4 v00000175713fff70_0;
    %and;
    %assign/vec4 v00000175713ffe30_0, 0;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_00000175713fc590;
T_38 ;
    %wait E_000001757139b150;
    %delay 4000, 0;
    %load/vec4 v00000175713ff610_0;
    %load/vec4 v0000017571400ab0_0;
    %or;
    %assign/vec4 v0000017571400d30_0, 0;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_00000175713fc720;
T_39 ;
    %wait E_000001757139a490;
    %delay 4000, 0;
    %load/vec4 v00000175713ff750_0;
    %load/vec4 v0000017571400470_0;
    %or;
    %assign/vec4 v00000175714006f0_0, 0;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000017571401df0;
T_40 ;
    %wait E_000001757139af90;
    %delay 10000, 0;
    %load/vec4 v00000175714067a0_0;
    %load/vec4 v0000017571406f20_0;
    %and;
    %assign/vec4 v0000017571406ca0_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000017571402110;
T_41 ;
    %wait E_000001757139b050;
    %delay 10000, 0;
    %load/vec4 v00000175714063e0_0;
    %load/vec4 v0000017571406340_0;
    %and;
    %assign/vec4 v0000017571407060_0, 0;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000017571401f80;
T_42 ;
    %wait E_0000017571397c50;
    %delay 4000, 0;
    %load/vec4 v0000017571405c60_0;
    %load/vec4 v0000017571405ee0_0;
    %or;
    %assign/vec4 v0000017571405f80_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000017571402c00;
T_43 ;
    %wait E_0000017571397b10;
    %delay 10000, 0;
    %load/vec4 v0000017571403d20_0;
    %load/vec4 v0000017571405a80_0;
    %and;
    %assign/vec4 v0000017571404f40_0, 0;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000017571402d90;
T_44 ;
    %wait E_0000017571397490;
    %delay 10000, 0;
    %load/vec4 v0000017571404900_0;
    %load/vec4 v0000017571403aa0_0;
    %and;
    %assign/vec4 v00000175714053a0_0, 0;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000017571402f20;
T_45 ;
    %wait E_0000017571397690;
    %delay 4000, 0;
    %load/vec4 v00000175714049a0_0;
    %load/vec4 v0000017571404ea0_0;
    %or;
    %assign/vec4 v0000017571405300_0, 0;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_00000175714017b0;
T_46 ;
    %wait E_000001757139ad50;
    %delay 10000, 0;
    %load/vec4 v0000017571406660_0;
    %load/vec4 v00000175714060c0_0;
    %and;
    %assign/vec4 v0000017571405d00_0, 0;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_00000175714028e0;
T_47 ;
    %wait E_000001757139add0;
    %delay 10000, 0;
    %load/vec4 v0000017571406840_0;
    %load/vec4 v0000017571406b60_0;
    %and;
    %assign/vec4 v0000017571406de0_0, 0;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00000175714025c0;
T_48 ;
    %wait E_000001757139ad50;
    %delay 4000, 0;
    %load/vec4 v0000017571405e40_0;
    %load/vec4 v0000017571406e80_0;
    %or;
    %assign/vec4 v00000175714068e0_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000017571401940;
T_49 ;
    %wait E_000001757139af10;
    %delay 4000, 0;
    %load/vec4 v0000017571405bc0_0;
    %load/vec4 v0000017571406fc0_0;
    %or;
    %assign/vec4 v0000017571406700_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000017571408c20;
T_50 ;
    %wait E_0000017571397d10;
    %delay 10000, 0;
    %load/vec4 v00000175714035a0_0;
    %load/vec4 v0000017571404540_0;
    %and;
    %assign/vec4 v0000017571403c80_0, 0;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_00000175714085e0;
T_51 ;
    %wait E_00000175713977d0;
    %delay 10000, 0;
    %load/vec4 v00000175714033c0_0;
    %load/vec4 v0000017571403be0_0;
    %and;
    %assign/vec4 v00000175714036e0_0, 0;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000017571408770;
T_52 ;
    %wait E_0000017571398150;
    %delay 4000, 0;
    %load/vec4 v0000017571403dc0_0;
    %load/vec4 v0000017571403460_0;
    %or;
    %assign/vec4 v0000017571404040_0, 0;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_00000175714090d0;
T_53 ;
    %wait E_0000017571397d90;
    %delay 10000, 0;
    %load/vec4 v0000017571405260_0;
    %load/vec4 v0000017571403820_0;
    %and;
    %assign/vec4 v00000175714054e0_0, 0;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0000017571407320;
T_54 ;
    %wait E_0000017571397750;
    %delay 10000, 0;
    %load/vec4 v0000017571405580_0;
    %load/vec4 v00000175714056c0_0;
    %and;
    %assign/vec4 v00000175714038c0_0, 0;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_00000175714074b0;
T_55 ;
    %wait E_0000017571397f50;
    %delay 4000, 0;
    %load/vec4 v0000017571403960_0;
    %load/vec4 v0000017571403a00_0;
    %or;
    %assign/vec4 v0000017571404400_0, 0;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0000017571408a90;
T_56 ;
    %wait E_0000017571397cd0;
    %delay 10000, 0;
    %load/vec4 v0000017571404a40_0;
    %load/vec4 v0000017571404cc0_0;
    %and;
    %assign/vec4 v0000017571404ae0_0, 0;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0000017571408900;
T_57 ;
    %wait E_0000017571397590;
    %delay 10000, 0;
    %load/vec4 v0000017571405440_0;
    %load/vec4 v0000017571404c20_0;
    %and;
    %assign/vec4 v0000017571405800_0, 0;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0000017571408130;
T_58 ;
    %wait E_0000017571397cd0;
    %delay 4000, 0;
    %load/vec4 v0000017571404d60_0;
    %load/vec4 v0000017571404360_0;
    %or;
    %assign/vec4 v00000175714058a0_0, 0;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0000017571408db0;
T_59 ;
    %wait E_0000017571398110;
    %delay 4000, 0;
    %load/vec4 v00000175714059e0_0;
    %load/vec4 v0000017571405120_0;
    %or;
    %assign/vec4 v0000017571404fe0_0, 0;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0000017571407fa0;
T_60 ;
    %wait E_0000017571397810;
    %delay 10000, 0;
    %load/vec4 v000001757140cc20_0;
    %load/vec4 v000001757140be60_0;
    %and;
    %assign/vec4 v000001757140c180_0, 0;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_000001757140e920;
T_61 ;
    %wait E_0000017571397410;
    %delay 10000, 0;
    %load/vec4 v000001757140c220_0;
    %load/vec4 v000001757140d120_0;
    %and;
    %assign/vec4 v000001757140c2c0_0, 0;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_000001757140f0f0;
T_62 ;
    %wait E_0000017571397890;
    %delay 4000, 0;
    %load/vec4 v000001757140ca40_0;
    %load/vec4 v000001757140c360_0;
    %or;
    %assign/vec4 v000001757140c400_0, 0;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_000001757140e600;
T_63 ;
    %wait E_0000017571397fd0;
    %delay 10000, 0;
    %load/vec4 v000001757140bb40_0;
    %load/vec4 v0000017571409b60_0;
    %and;
    %assign/vec4 v000001757140b640_0, 0;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_000001757140e150;
T_64 ;
    %wait E_0000017571398090;
    %delay 10000, 0;
    %load/vec4 v000001757140b500_0;
    %load/vec4 v000001757140b1e0_0;
    %and;
    %assign/vec4 v0000017571409f20_0, 0;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_000001757140d340;
T_65 ;
    %wait E_0000017571397310;
    %delay 4000, 0;
    %load/vec4 v000001757140a7e0_0;
    %load/vec4 v000001757140aec0_0;
    %or;
    %assign/vec4 v000001757140b820_0, 0;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_00000175714077d0;
T_66 ;
    %wait E_0000017571397ad0;
    %delay 10000, 0;
    %load/vec4 v000001757140cea0_0;
    %load/vec4 v000001757140bbe0_0;
    %and;
    %assign/vec4 v000001757140bc80_0, 0;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0000017571407960;
T_67 ;
    %wait E_0000017571397c90;
    %delay 10000, 0;
    %load/vec4 v000001757140c4a0_0;
    %load/vec4 v000001757140bd20_0;
    %and;
    %assign/vec4 v000001757140c680_0, 0;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0000017571407af0;
T_68 ;
    %wait E_0000017571397ad0;
    %delay 4000, 0;
    %load/vec4 v000001757140c9a0_0;
    %load/vec4 v000001757140c540_0;
    %or;
    %assign/vec4 v000001757140d080_0, 0;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0000017571407c80;
T_69 ;
    %wait E_0000017571397dd0;
    %delay 4000, 0;
    %load/vec4 v000001757140bfa0_0;
    %load/vec4 v000001757140c5e0_0;
    %or;
    %assign/vec4 v000001757140cfe0_0, 0;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_000001757140d7f0;
T_70 ;
    %wait E_0000017571397550;
    %delay 10000, 0;
    %load/vec4 v000001757140a240_0;
    %load/vec4 v000001757140b8c0_0;
    %and;
    %assign/vec4 v000001757140baa0_0, 0;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_000001757140ec40;
T_71 ;
    %wait E_00000175713978d0;
    %delay 10000, 0;
    %load/vec4 v000001757140b280_0;
    %load/vec4 v0000017571409a20_0;
    %and;
    %assign/vec4 v0000017571409d40_0, 0;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_000001757140d980;
T_72 ;
    %wait E_0000017571397990;
    %delay 4000, 0;
    %load/vec4 v000001757140aa60_0;
    %load/vec4 v00000175714098e0_0;
    %or;
    %assign/vec4 v000001757140b960_0, 0;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_000001757140db10;
T_73 ;
    %wait E_00000175713605f0;
    %delay 10000, 0;
    %load/vec4 v000001757140b000_0;
    %load/vec4 v000001757140a4c0_0;
    %and;
    %assign/vec4 v00000175714095c0_0, 0;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_000001757140de30;
T_74 ;
    %wait E_0000017571360430;
    %delay 10000, 0;
    %load/vec4 v000001757140b0a0_0;
    %load/vec4 v0000017571409660_0;
    %and;
    %assign/vec4 v0000017571409de0_0, 0;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_000001757140dfc0;
T_75 ;
    %wait E_00000175713606b0;
    %delay 4000, 0;
    %load/vec4 v00000175714097a0_0;
    %load/vec4 v000001757140b140_0;
    %or;
    %assign/vec4 v0000017571409840_0, 0;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_000001757140dca0;
T_76 ;
    %wait E_0000017571397290;
    %delay 10000, 0;
    %load/vec4 v000001757140a420_0;
    %load/vec4 v000001757140ae20_0;
    %and;
    %assign/vec4 v000001757140a740_0, 0;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_000001757140d660;
T_77 ;
    %wait E_0000017571397610;
    %delay 10000, 0;
    %load/vec4 v000001757140b3c0_0;
    %load/vec4 v000001757140a380_0;
    %and;
    %assign/vec4 v0000017571409c00_0, 0;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_000001757140eab0;
T_78 ;
    %wait E_0000017571397290;
    %delay 4000, 0;
    %load/vec4 v000001757140b460_0;
    %load/vec4 v000001757140ac40_0;
    %or;
    %assign/vec4 v0000017571409ca0_0, 0;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_000001757140e2e0;
T_79 ;
    %wait E_00000175713973d0;
    %delay 4000, 0;
    %load/vec4 v000001757140af60_0;
    %load/vec4 v000001757140b320_0;
    %or;
    %assign/vec4 v000001757140a1a0_0, 0;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0000017571413760;
T_80 ;
    %wait E_00000175713616f0;
    %delay 10000, 0;
    %load/vec4 v000001757140f800_0;
    %load/vec4 v000001757140f8a0_0;
    %and;
    %assign/vec4 v0000017571411ce0_0, 0;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0000017571414bb0;
T_81 ;
    %wait E_0000017571361630;
    %delay 10000, 0;
    %load/vec4 v00000175714105c0_0;
    %load/vec4 v000001757140fd00_0;
    %and;
    %assign/vec4 v0000017571410480_0, 0;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0000017571415380;
T_82 ;
    %wait E_00000175713610b0;
    %delay 4000, 0;
    %load/vec4 v0000017571411a60_0;
    %load/vec4 v0000017571410660_0;
    %or;
    %assign/vec4 v0000017571410700_0, 0;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0000017571415060;
T_83 ;
    %wait E_00000175713614f0;
    %delay 10000, 0;
    %load/vec4 v0000017571410f20_0;
    %load/vec4 v000001757140fda0_0;
    %and;
    %assign/vec4 v0000017571411c40_0, 0;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_00000175714138f0;
T_84 ;
    %wait E_00000175713617f0;
    %delay 10000, 0;
    %load/vec4 v0000017571410840_0;
    %load/vec4 v00000175714100c0_0;
    %and;
    %assign/vec4 v0000017571411d80_0, 0;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0000017571414a20;
T_85 ;
    %wait E_0000017571361870;
    %delay 4000, 0;
    %load/vec4 v0000017571411ec0_0;
    %load/vec4 v0000017571410de0_0;
    %or;
    %assign/vec4 v00000175714108e0_0, 0;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0000017571413f30;
T_86 ;
    %wait E_000001757135feb0;
    %delay 10000, 0;
    %load/vec4 v0000017571410160_0;
    %load/vec4 v000001757140f760_0;
    %and;
    %assign/vec4 v0000017571411920_0, 0;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0000017571414d40;
T_87 ;
    %wait E_000001757135ff30;
    %delay 10000, 0;
    %load/vec4 v000001757140fb20_0;
    %load/vec4 v0000017571411880_0;
    %and;
    %assign/vec4 v0000017571410340_0, 0;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0000017571415510;
T_88 ;
    %wait E_000001757135feb0;
    %delay 4000, 0;
    %load/vec4 v00000175714103e0_0;
    %load/vec4 v0000017571410e80_0;
    %or;
    %assign/vec4 v000001757140f940_0, 0;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0000017571414700;
T_89 ;
    %wait E_000001757135fa30;
    %delay 4000, 0;
    %load/vec4 v000001757140fee0_0;
    %load/vec4 v00000175714119c0_0;
    %or;
    %assign/vec4 v00000175714107a0_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_00000175714143e0;
T_90 ;
    %wait E_0000017571361e70;
    %delay 10000, 0;
    %load/vec4 v0000017571412c80_0;
    %load/vec4 v0000017571412fa0_0;
    %and;
    %assign/vec4 v0000017571413220_0, 0;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0000017571414570;
T_91 ;
    %wait E_0000017571362430;
    %delay 10000, 0;
    %load/vec4 v0000017571412000_0;
    %load/vec4 v0000017571412280_0;
    %and;
    %assign/vec4 v0000017571412780_0, 0;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0000017571417200;
T_92 ;
    %wait E_00000175713619f0;
    %delay 4000, 0;
    %load/vec4 v00000175714134a0_0;
    %load/vec4 v0000017571413540_0;
    %or;
    %assign/vec4 v00000175714126e0_0, 0;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_00000175714163f0;
T_93 ;
    %wait E_00000175713625b0;
    %delay 10000, 0;
    %load/vec4 v0000017571413040_0;
    %load/vec4 v00000175714135e0_0;
    %and;
    %assign/vec4 v00000175714120a0_0, 0;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0000017571417070;
T_94 ;
    %wait E_0000017571361a70;
    %delay 10000, 0;
    %load/vec4 v0000017571413180_0;
    %load/vec4 v00000175714121e0_0;
    %and;
    %assign/vec4 v0000017571412320_0, 0;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0000017571416a30;
T_95 ;
    %wait E_000001757135e9f0;
    %delay 4000, 0;
    %load/vec4 v0000017571412500_0;
    %load/vec4 v0000017571413360_0;
    %or;
    %assign/vec4 v0000017571412820_0, 0;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_00000175714151f0;
T_96 ;
    %wait E_0000017571361330;
    %delay 10000, 0;
    %load/vec4 v0000017571411100_0;
    %load/vec4 v00000175714111a0_0;
    %and;
    %assign/vec4 v0000017571411240_0, 0;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0000017571413a80;
T_97 ;
    %wait E_0000017571360d70;
    %delay 10000, 0;
    %load/vec4 v00000175714112e0_0;
    %load/vec4 v0000017571411380_0;
    %and;
    %assign/vec4 v0000017571411420_0, 0;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0000017571413c10;
T_98 ;
    %wait E_0000017571361330;
    %delay 4000, 0;
    %load/vec4 v0000017571411560_0;
    %load/vec4 v0000017571411600_0;
    %or;
    %assign/vec4 v0000017571412140_0, 0;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0000017571413da0;
T_99 ;
    %wait E_0000017571361df0;
    %delay 4000, 0;
    %load/vec4 v0000017571412f00_0;
    %load/vec4 v00000175714130e0_0;
    %or;
    %assign/vec4 v0000017571411f60_0, 0;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0000017571415f40;
T_100 ;
    %wait E_000001757135ebf0;
    %delay 10000, 0;
    %load/vec4 v000001757141acb0_0;
    %load/vec4 v000001757141a530_0;
    %and;
    %assign/vec4 v000001757141b2f0_0, 0;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0000017571415900;
T_101 ;
    %wait E_000001757135edb0;
    %delay 10000, 0;
    %load/vec4 v000001757141ad50_0;
    %load/vec4 v000001757141afd0_0;
    %and;
    %assign/vec4 v000001757141b250_0, 0;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0000017571416580;
T_102 ;
    %wait E_000001757135ee30;
    %delay 4000, 0;
    %load/vec4 v000001757141a030_0;
    %load/vec4 v000001757141a710_0;
    %or;
    %assign/vec4 v000001757141adf0_0, 0;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0000017571415a90;
T_103 ;
    %wait E_000001757135f0f0;
    %delay 10000, 0;
    %load/vec4 v000001757141ae90_0;
    %load/vec4 v000001757141a2b0_0;
    %and;
    %assign/vec4 v000001757141af30_0, 0;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0000017571415c20;
T_104 ;
    %wait E_0000017570f9b370;
    %delay 10000, 0;
    %load/vec4 v000001757141b110_0;
    %load/vec4 v000001757141b1b0_0;
    %and;
    %assign/vec4 v000001757141b390_0, 0;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0000017571415db0;
T_105 ;
    %wait E_0000017570f9b7f0;
    %delay 4000, 0;
    %load/vec4 v000001757141a350_0;
    %load/vec4 v0000017571419e50_0;
    %or;
    %assign/vec4 v0000017571419ef0_0, 0;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0000017571417390;
T_106 ;
    %wait E_000001757135f530;
    %delay 10000, 0;
    %load/vec4 v000001757141ac10_0;
    %load/vec4 v000001757141a7b0_0;
    %and;
    %assign/vec4 v000001757141a5d0_0, 0;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0000017571416710;
T_107 ;
    %wait E_000001757135f670;
    %delay 10000, 0;
    %load/vec4 v000001757141b610_0;
    %load/vec4 v000001757141a3f0_0;
    %and;
    %assign/vec4 v000001757141a170_0, 0;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_00000175714168a0;
T_108 ;
    %wait E_000001757135f530;
    %delay 4000, 0;
    %load/vec4 v000001757141b430_0;
    %load/vec4 v000001757141a490_0;
    %or;
    %assign/vec4 v000001757141b4d0_0, 0;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_0000017571416bc0;
T_109 ;
    %wait E_000001757135f1f0;
    %delay 4000, 0;
    %load/vec4 v000001757141b570_0;
    %load/vec4 v0000017571419f90_0;
    %or;
    %assign/vec4 v000001757141a0d0_0, 0;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_000001757141bab0;
T_110 ;
    %wait E_0000017570f9bcb0;
    %delay 10000, 0;
    %load/vec4 v0000017571419950_0;
    %load/vec4 v0000017571418cd0_0;
    %and;
    %assign/vec4 v0000017571418a50_0, 0;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_000001757141c410;
T_111 ;
    %wait E_0000017570f9baf0;
    %delay 10000, 0;
    %load/vec4 v00000175714180f0_0;
    %load/vec4 v0000017571418eb0_0;
    %and;
    %assign/vec4 v0000017571419b30_0, 0;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_000001757141d3b0;
T_112 ;
    %wait E_0000017570f9bbb0;
    %delay 4000, 0;
    %load/vec4 v00000175714182d0_0;
    %load/vec4 v0000017571419630_0;
    %or;
    %assign/vec4 v00000175714199f0_0, 0;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_000001757141c730;
T_113 ;
    %wait E_0000017570f9cc30;
    %delay 10000, 0;
    %load/vec4 v0000017571419db0_0;
    %load/vec4 v0000017571419130_0;
    %and;
    %assign/vec4 v0000017571418870_0, 0;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_000001757141bc40;
T_114 ;
    %wait E_0000017570f9c130;
    %delay 10000, 0;
    %load/vec4 v0000017571419bd0_0;
    %load/vec4 v00000175714191d0_0;
    %and;
    %assign/vec4 v0000017571419270_0, 0;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_000001757141cd70;
T_115 ;
    %wait E_0000017570f9c230;
    %delay 4000, 0;
    %load/vec4 v0000017571417c90_0;
    %load/vec4 v0000017571417830_0;
    %or;
    %assign/vec4 v0000017571419310_0, 0;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_00000175714160d0;
T_116 ;
    %wait E_0000017570f9afb0;
    %delay 10000, 0;
    %load/vec4 v00000175714184b0_0;
    %load/vec4 v0000017571418050_0;
    %and;
    %assign/vec4 v0000017571418b90_0, 0;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_000001757141c5a0;
T_117 ;
    %wait E_0000017570f9b0f0;
    %delay 10000, 0;
    %load/vec4 v0000017571418f50_0;
    %load/vec4 v0000017571417790_0;
    %and;
    %assign/vec4 v0000017571419810_0, 0;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_000001757141c8c0;
T_118 ;
    %wait E_0000017570f9afb0;
    %delay 4000, 0;
    %load/vec4 v00000175714178d0_0;
    %load/vec4 v0000017571417ab0_0;
    %or;
    %assign/vec4 v0000017571418e10_0, 0;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_000001757141ca50;
T_119 ;
    %wait E_0000017570f9b630;
    %delay 4000, 0;
    %load/vec4 v0000017571418230_0;
    %load/vec4 v0000017571418c30_0;
    %or;
    %assign/vec4 v0000017571418730_0, 0;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_000001757141bf60;
T_120 ;
    %wait E_0000017570f9c7b0;
    %delay 10000, 0;
    %load/vec4 v000001757141ddf0_0;
    %load/vec4 v000001757141e4d0_0;
    %and;
    %assign/vec4 v000001757141dd50_0, 0;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_000001757141c0f0;
T_121 ;
    %wait E_0000017570f9ce70;
    %delay 10000, 0;
    %load/vec4 v000001757141e070_0;
    %load/vec4 v000001757141d990_0;
    %and;
    %assign/vec4 v000001757141e610_0, 0;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_000001757141c280;
T_122 ;
    %wait E_0000017570f9d2f0;
    %delay 4000, 0;
    %load/vec4 v000001757141de90_0;
    %load/vec4 v000001757141ecf0_0;
    %or;
    %assign/vec4 v000001757141eb10_0, 0;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0000017571426d90;
T_123 ;
    %wait E_0000017570f9d370;
    %delay 10000, 0;
    %load/vec4 v000001757141fa10_0;
    %load/vec4 v000001757141ef70_0;
    %and;
    %assign/vec4 v000001757141fc90_0, 0;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_00000175714265c0;
T_124 ;
    %wait E_0000017570f9d9b0;
    %delay 10000, 0;
    %load/vec4 v000001757141e6b0_0;
    %load/vec4 v000001757141fd30_0;
    %and;
    %assign/vec4 v000001757141e750_0, 0;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_0000017571425940;
T_125 ;
    %wait E_0000017570f9d5f0;
    %delay 4000, 0;
    %load/vec4 v000001757141ea70_0;
    %load/vec4 v000001757141e7f0_0;
    %or;
    %assign/vec4 v000001757141fab0_0, 0;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_000001757141d220;
T_126 ;
    %wait E_0000017570f9c730;
    %delay 10000, 0;
    %load/vec4 v000001757141e1b0_0;
    %load/vec4 v000001757141ff10_0;
    %and;
    %assign/vec4 v000001757141f3d0_0, 0;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_000001757141bdd0;
T_127 ;
    %wait E_0000017570f9c370;
    %delay 10000, 0;
    %load/vec4 v000001757141ed90_0;
    %load/vec4 v000001757141df30_0;
    %and;
    %assign/vec4 v000001757141f830_0, 0;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_000001757141d540;
T_128 ;
    %wait E_0000017570f9c730;
    %delay 4000, 0;
    %load/vec4 v000001757141e250_0;
    %load/vec4 v000001757141ee30_0;
    %or;
    %assign/vec4 v000001757141f330_0, 0;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_000001757141b790;
T_129 ;
    %wait E_0000017570f9c5b0;
    %delay 4000, 0;
    %load/vec4 v000001757141dc10_0;
    %load/vec4 v000001757141d7b0_0;
    %or;
    %assign/vec4 v000001757141dfd0_0, 0;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0000017571426750;
T_130 ;
    %wait E_0000017570f9a470;
    %delay 10000, 0;
    %load/vec4 v000001757141f6f0_0;
    %load/vec4 v000001757141e9d0_0;
    %and;
    %assign/vec4 v0000017571420870_0, 0;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_00000175714257b0;
T_131 ;
    %wait E_0000017570f9a4b0;
    %delay 10000, 0;
    %load/vec4 v0000017571421e50_0;
    %load/vec4 v0000017571421f90_0;
    %and;
    %assign/vec4 v00000175714211d0_0, 0;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_00000175714268e0;
T_132 ;
    %wait E_0000017570f9a830;
    %delay 4000, 0;
    %load/vec4 v00000175714223f0_0;
    %load/vec4 v0000017571422490_0;
    %or;
    %assign/vec4 v00000175714225d0_0, 0;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0000017571425ad0;
T_133 ;
    %wait E_0000017570f9abf0;
    %delay 10000, 0;
    %load/vec4 v00000175714213b0_0;
    %load/vec4 v0000017571421270_0;
    %and;
    %assign/vec4 v0000017571420ff0_0, 0;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0000017571425c60;
T_134 ;
    %wait E_0000017570f01cd0;
    %delay 10000, 0;
    %load/vec4 v0000017571422710_0;
    %load/vec4 v0000017571421a90_0;
    %and;
    %assign/vec4 v0000017571420730_0, 0;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_00000175714270b0;
T_135 ;
    %wait E_0000017570f01c10;
    %delay 4000, 0;
    %load/vec4 v0000017571422670_0;
    %load/vec4 v0000017571422350_0;
    %or;
    %assign/vec4 v0000017571421590_0, 0;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0000017571425f80;
T_136 ;
    %wait E_0000017570f9d6f0;
    %delay 10000, 0;
    %load/vec4 v000001757141fe70_0;
    %load/vec4 v000001757141f150_0;
    %and;
    %assign/vec4 v000001757141f0b0_0, 0;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0000017571427560;
T_137 ;
    %wait E_0000017570f9d770;
    %delay 10000, 0;
    %load/vec4 v000001757141f5b0_0;
    %load/vec4 v000001757141f1f0_0;
    %and;
    %assign/vec4 v000001757141ec50_0, 0;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0000017571426f20;
T_138 ;
    %wait E_0000017570f9d6f0;
    %delay 4000, 0;
    %load/vec4 v000001757141e930_0;
    %load/vec4 v000001757141fbf0_0;
    %or;
    %assign/vec4 v000001757141da30_0, 0;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_00000175714262a0;
T_139 ;
    %wait E_0000017570f9a3f0;
    %delay 4000, 0;
    %load/vec4 v000001757141dad0_0;
    %load/vec4 v000001757141f650_0;
    %or;
    %assign/vec4 v000001757141db70_0, 0;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_000001757142a770;
T_140 ;
    %wait E_0000017570f01b90;
    %delay 10000, 0;
    %load/vec4 v00000175714218b0_0;
    %load/vec4 v0000017571421950_0;
    %and;
    %assign/vec4 v0000017571420910_0, 0;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_000001757142c520;
T_141 ;
    %wait E_0000017570f01e90;
    %delay 10000, 0;
    %load/vec4 v00000175714220d0_0;
    %load/vec4 v0000017571421b30_0;
    %and;
    %assign/vec4 v0000017571420af0_0, 0;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_000001757142b580;
T_142 ;
    %wait E_0000017570f02890;
    %delay 4000, 0;
    %load/vec4 v0000017571420eb0_0;
    %load/vec4 v0000017571420c30_0;
    %or;
    %assign/vec4 v0000017571420f50_0, 0;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0000017571429fa0;
T_143 ;
    %wait E_0000017570f02350;
    %delay 10000, 0;
    %load/vec4 v0000017571421c70_0;
    %load/vec4 v0000017571421ef0_0;
    %and;
    %assign/vec4 v0000017571422030_0, 0;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_000001757142a450;
T_144 ;
    %wait E_0000017570f01c50;
    %delay 10000, 0;
    %load/vec4 v0000017571423e30_0;
    %load/vec4 v00000175714243d0_0;
    %and;
    %assign/vec4 v0000017571423ed0_0, 0;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_000001757142b710;
T_145 ;
    %wait E_0000017570f02190;
    %delay 4000, 0;
    %load/vec4 v0000017571424a10_0;
    %load/vec4 v0000017571424970_0;
    %or;
    %assign/vec4 v0000017571423390_0, 0;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0000017571427240;
T_146 ;
    %wait E_0000017570f02590;
    %delay 10000, 0;
    %load/vec4 v0000017571420410_0;
    %load/vec4 v0000017571420a50_0;
    %and;
    %assign/vec4 v00000175714200f0_0, 0;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_00000175714273d0;
T_147 ;
    %wait E_0000017570f022d0;
    %delay 10000, 0;
    %load/vec4 v00000175714205f0_0;
    %load/vec4 v0000017571420cd0_0;
    %and;
    %assign/vec4 v0000017571420550_0, 0;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_000001757142d1a0;
T_148 ;
    %wait E_0000017570f02590;
    %delay 4000, 0;
    %load/vec4 v0000017571420230_0;
    %load/vec4 v00000175714222b0_0;
    %or;
    %assign/vec4 v00000175714204b0_0, 0;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_000001757142a900;
T_149 ;
    %wait E_0000017570f01fd0;
    %delay 4000, 0;
    %load/vec4 v00000175714207d0_0;
    %load/vec4 v0000017571421770_0;
    %or;
    %assign/vec4 v0000017571420690_0, 0;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_000001757142a5e0;
T_150 ;
    %wait E_0000017570efc980;
    %delay 10000, 0;
    %load/vec4 v0000017571423110_0;
    %load/vec4 v0000017571423430_0;
    %and;
    %assign/vec4 v0000017571424b50_0, 0;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_000001757142c200;
T_151 ;
    %wait E_0000017570efcb40;
    %delay 10000, 0;
    %load/vec4 v0000017571422ad0_0;
    %load/vec4 v0000017571424bf0_0;
    %and;
    %assign/vec4 v0000017571424d30_0, 0;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_000001757142ba30;
T_152 ;
    %wait E_0000017570efd4c0;
    %delay 4000, 0;
    %load/vec4 v0000017571422cb0_0;
    %load/vec4 v0000017571423250_0;
    %or;
    %assign/vec4 v0000017571424dd0_0, 0;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_000001757142d4c0;
T_153 ;
    %wait E_0000017570efcc80;
    %delay 10000, 0;
    %load/vec4 v0000017571422990_0;
    %load/vec4 v0000017571422a30_0;
    %and;
    %assign/vec4 v0000017571423c50_0, 0;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_000001757142ccf0;
T_154 ;
    %wait E_0000017570efcb80;
    %delay 10000, 0;
    %load/vec4 v0000017571422b70_0;
    %load/vec4 v00000175714236b0_0;
    %and;
    %assign/vec4 v0000017571422d50_0, 0;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_000001757142af40;
T_155 ;
    %wait E_0000017570efd100;
    %delay 4000, 0;
    %load/vec4 v0000017571422df0_0;
    %load/vec4 v0000017571422e90_0;
    %or;
    %assign/vec4 v0000017571422fd0_0, 0;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_000001757142adb0;
T_156 ;
    %wait E_0000017570f029d0;
    %delay 10000, 0;
    %load/vec4 v00000175714240b0_0;
    %load/vec4 v0000017571424ab0_0;
    %and;
    %assign/vec4 v00000175714234d0_0, 0;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_000001757142aa90;
T_157 ;
    %wait E_0000017570f01e50;
    %delay 10000, 0;
    %load/vec4 v00000175714237f0_0;
    %load/vec4 v0000017571424790_0;
    %and;
    %assign/vec4 v0000017571424150_0, 0;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0000017571429af0;
T_158 ;
    %wait E_0000017570f029d0;
    %delay 4000, 0;
    %load/vec4 v0000017571424290_0;
    %load/vec4 v0000017571422f30_0;
    %or;
    %assign/vec4 v00000175714231b0_0, 0;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_000001757142ac20;
T_159 ;
    %wait E_0000017570efca00;
    %delay 4000, 0;
    %load/vec4 v00000175714245b0_0;
    %load/vec4 v00000175714246f0_0;
    %or;
    %assign/vec4 v00000175714248d0_0, 0;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_000001757139d850;
T_160 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000017571438460_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000017571438a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017571425190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017571439b80_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000017571439c20_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000017571439860_0, 0, 6;
    %vpi_call 2 30 "$dumpfile", "16bit_RCA.fsdb" {0 0 0};
    %vpi_call 2 31 "$dumpvars" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001757143a580_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001757143a580_0, 0, 1;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000017571439860_0, 0, 6;
T_160.0 ;
    %load/vec4 v0000017571439860_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_160.1, 5;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001757143a580_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001757143a580_0, 0, 1;
    %load/vec4 v0000017571439860_0;
    %addi 1, 0, 6;
    %store/vec4 v0000017571439860_0, 0, 6;
    %jmp T_160.0;
T_160.1 ;
    %delay 200000, 0;
    %vpi_call 2 41 "$display", "//     CORRECT COUNT = %d    //", v0000017571439c20_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_160;
    .scope S_000001757139d850;
T_161 ;
    %delay 10000, 0;
    %load/vec4 v0000017571439b80_0;
    %inv;
    %store/vec4 v0000017571439b80_0, 0, 1;
    %jmp T_161;
    .thread T_161;
    .scope S_000001757139d850;
T_162 ;
    %wait E_00000175713987d0;
    %load/vec4 v000001757143a580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %vpi_func 2 53 "$random" 32 {0 0 0};
    %pushi/vec4 65535, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0000017571438460_0, 0;
    %vpi_func 2 54 "$random" 32 {0 0 0};
    %pushi/vec4 65535, 0, 32;
    %mod;
    %pad/u 16;
    %assign/vec4 v0000017571438a00_0, 0;
    %vpi_func 2 55 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 1;
    %assign/vec4 v0000017571425190_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000017571439720_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000175714386e0_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0000017571438460_0;
    %pad/u 17;
    %load/vec4 v0000017571438a00_0;
    %pad/u 17;
    %add;
    %load/vec4 v0000017571425190_0;
    %pad/u 17;
    %add;
    %assign/vec4 v0000017571439720_0, 0;
    %load/vec4 v00000175714386e0_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000175714386e0_0, 0;
    %load/vec4 v00000175714386e0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_162.2, 4;
    %load/vec4 v0000017571438500_0;
    %load/vec4 v0000017571439fe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017571439720_0;
    %cmp/e;
    %jmp/0xz  T_162.4, 4;
    %load/vec4 v0000017571439c20_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000017571439c20_0, 0;
    %vpi_call 2 71 "$display", "////////////Test %d////////////", v0000017571439860_0 {0 0 0};
    %vpi_call 2 72 "$display", "//  Q :%d + %d + %d = ? //", v0000017571438460_0, v0000017571438a00_0, v0000017571425190_0 {0 0 0};
    %vpi_call 2 73 "$display", "///////////////////////////////" {0 0 0};
    %vpi_call 2 74 "$display", "//  Your answer              //" {0 0 0};
    %vpi_call 2 75 "$display", "//  Cout = %d Sum = %d     //", v0000017571438500_0, v0000017571439fe0_0 {0 0 0};
    %vpi_call 2 76 "$display", "///////////////////////////////" {0 0 0};
    %vpi_call 2 77 "$display", "//  Correct answer           //" {0 0 0};
    %vpi_call 2 78 "$display", "//  Cout = %d Sum = %d     //", &PV<v0000017571439720_0, 16, 1>, &PV<v0000017571439720_0, 0, 16> {0 0 0};
    %vpi_call 2 79 "$display", "///////////////////////////////" {0 0 0};
    %vpi_call 2 80 "$display", "//        SUCCESSFUL !       //" {0 0 0};
    %vpi_call 2 81 "$display", "///////////////////////////////\012\012" {0 0 0};
    %jmp T_162.5;
T_162.4 ;
    %vpi_call 2 84 "$display", "////////////Test %d////////////", v0000017571439860_0 {0 0 0};
    %vpi_call 2 85 "$display", "//  Q :%d + %d + %d = ? //", v0000017571438460_0, v0000017571438a00_0, v0000017571425190_0 {0 0 0};
    %vpi_call 2 86 "$display", "///////////////////////////////" {0 0 0};
    %vpi_call 2 87 "$display", "//  Your answer              //" {0 0 0};
    %vpi_call 2 88 "$display", "//  Cout = %d Sum = %d     //", v0000017571438500_0, v0000017571439fe0_0 {0 0 0};
    %vpi_call 2 89 "$display", "///////////////////////////////" {0 0 0};
    %vpi_call 2 90 "$display", "//  Correct answer           //" {0 0 0};
    %vpi_call 2 91 "$display", "//  Cout = %d Sum = %d     //", &PV<v0000017571439720_0, 16, 1>, &PV<v0000017571439720_0, 0, 16> {0 0 0};
    %vpi_call 2 92 "$display", "///////////////////////////////" {0 0 0};
    %vpi_call 2 93 "$display", "//           FAIL !          //" {0 0 0};
    %vpi_call 2 94 "$display", "///////////////////////////////\012\012" {0 0 0};
T_162.5 ;
T_162.2 ;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "16bit_testbench.v";
    "./16bit_RCA.v";
