{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717975561044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717975561045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 09 20:26:00 2024 " "Processing started: Sun Jun 09 20:26:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717975561045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975561045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula_32bits -c ula_32bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula_32bits -c ula_32bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975561045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717975562812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717975562813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/tb_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/tb_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ula-arq_1 " "Found design unit 1: tb_ula-arq_1" {  } { { "hdl/tb_ula.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/tb_ula.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604282 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ula " "Found entity 1: tb_ula" {  } { { "hdl/tb_ula.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/tb_ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975604282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/xor_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/xor_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_32bits-arq_1 " "Found design unit 1: xor_32bits-arq_1" {  } { { "hdl/xor_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/xor_32bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604314 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_32bits " "Found entity 1: xor_32bits" {  } { { "hdl/xor_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/xor_32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975604314 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator ula_32bits.vhd(89) " "VHDL syntax error at ula_32bits.vhd(89) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "hdl/ula_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/ula_32bits.vhd" 89 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975604330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/ula_32bits.vhd 0 0 " "Found 0 design units, including 0 entities, in source file hdl/ula_32bits.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975604331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/somador_completo_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/somador_completo_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo_32bits-arq_1 " "Found design unit 1: somador_completo_32bits-arq_1" {  } { { "hdl/somador_completo_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_32bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604354 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo_32bits " "Found entity 1: somador_completo_32bits" {  } { { "hdl/somador_completo_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975604354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/somador_completo_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/somador_completo_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo_16bits-arq_1 " "Found design unit 1: somador_completo_16bits-arq_1" {  } { { "hdl/somador_completo_16bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_16bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604381 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo_16bits " "Found entity 1: somador_completo_16bits" {  } { { "hdl/somador_completo_16bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_16bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975604381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/somador_completo_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/somador_completo_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo_4bits-arq_1 " "Found design unit 1: somador_completo_4bits-arq_1" {  } { { "hdl/somador_completo_4bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604399 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo_4bits " "Found entity 1: somador_completo_4bits" {  } { { "hdl/somador_completo_4bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975604399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/somador_completo_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/somador_completo_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo_1bit-arq_1 " "Found design unit 1: somador_completo_1bit-arq_1" {  } { { "hdl/somador_completo_1bit.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604404 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo_1bit " "Found entity 1: somador_completo_1bit" {  } { { "hdl/somador_completo_1bit.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/somador_completo_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975604404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/soma_subtrai_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/soma_subtrai_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_subtrai_32bits-arq_1 " "Found design unit 1: soma_subtrai_32bits-arq_1" {  } { { "hdl/soma_subtrai_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/soma_subtrai_32bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604414 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_subtrai_32bits " "Found entity 1: soma_subtrai_32bits" {  } { { "hdl/soma_subtrai_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/soma_subtrai_32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975604414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/seletor_ula_3bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/seletor_ula_3bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seletor_ula_3bits-arq_1 " "Found design unit 1: seletor_ula_3bits-arq_1" {  } { { "hdl/seletor_ula_3bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/seletor_ula_3bits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604436 ""} { "Info" "ISGN_ENTITY_NAME" "1 seletor_ula_3bits " "Found entity 1: seletor_ula_3bits" {  } { { "hdl/seletor_ula_3bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/seletor_ula_3bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975604436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/or_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/or_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32bits-arq_1 " "Found design unit 1: or_32bits-arq_1" {  } { { "hdl/or_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/or_32bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604441 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32bits " "Found entity 1: or_32bits" {  } { { "hdl/or_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/or_32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975604441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/not_a_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/not_a_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_a_32bits-arq_1 " "Found design unit 1: not_a_32bits-arq_1" {  } { { "hdl/not_a_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/not_a_32bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604449 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_a_32bits " "Found entity 1: not_a_32bits" {  } { { "hdl/not_a_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/not_a_32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975604449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/meio_somador_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/meio_somador_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 meio_somador_1bit-arq_1 " "Found design unit 1: meio_somador_1bit-arq_1" {  } { { "hdl/meio_somador_1bit.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/meio_somador_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604453 ""} { "Info" "ISGN_ENTITY_NAME" "1 meio_somador_1bit " "Found entity 1: meio_somador_1bit" {  } { { "hdl/meio_somador_1bit.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/meio_somador_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975604453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/complemento_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/complemento_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complemento_32bits-arq_1 " "Found design unit 1: complemento_32bits-arq_1" {  } { { "hdl/complemento_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/complemento_32bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604466 ""} { "Info" "ISGN_ENTITY_NAME" "1 complemento_32bits " "Found entity 1: complemento_32bits" {  } { { "hdl/complemento_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/complemento_32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975604466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/and_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/and_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_32bits-arq_1 " "Found design unit 1: and_32bits-arq_1" {  } { { "hdl/and_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/and_32bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604471 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_32bits " "Found entity 1: and_32bits" {  } { { "hdl/and_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/and_32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975604471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/a_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/a_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a_32bits-arq_1 " "Found design unit 1: a_32bits-arq_1" {  } { { "hdl/a_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/a_32bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604483 ""} { "Info" "ISGN_ENTITY_NAME" "1 a_32bits " "Found entity 1: a_32bits" {  } { { "hdl/a_32bits.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/ula/hdl/a_32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717975604483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975604483 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717975606530 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 09 20:26:46 2024 " "Processing ended: Sun Jun 09 20:26:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717975606530 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717975606530 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717975606530 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717975606530 ""}
