// Seed: 2722156669
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input wand id_1,
    output id_2,
    input id_3
);
  assign id_2 = id_1[1 : 1];
  always @(posedge 1) id_2 = 1;
endmodule
