\hypertarget{system__stm32f4xx_8c}{}\doxysection{Src/system\+\_\+stm32f4xx.c File Reference}
\label{system__stm32f4xx_8c}\index{Src/system\_stm32f4xx.c@{Src/system\_stm32f4xx.c}}


CMSIS Cortex-\/\+M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for STM32\+F4xx devices.  


{\ttfamily \#include \char`\"{}stm32f4xx.\+h\char`\"{}}\newline
Include dependency graph for system\+\_\+stm32f4xx.\+c\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{system__stm32f4xx_8c__incl}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__STM32F4xx__System__Private__Defines_ga40e1495541cbb4acbe3f1819bd87a9fe}{VECT\+\_\+\+TAB\+\_\+\+OFFSET}}~0x00
\item 
\#define {\bfseries PLL\+\_\+Q}~7
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group__STM32F4xx__System__Private__Functions_ga93f514700ccf00d08dbdcff7f1224eb2}{System\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the System\+Frequency variable. \end{DoxyCompactList}\item 
void {\bfseries System\+Init\+\_\+\+Old} (void)
\item 
void \mbox{\hyperlink{group__STM32F4xx__System__Private__Functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{System\+Core\+Clock\+Update}} (void)
\begin{DoxyCompactList}\small\item\em Update System\+Core\+Clock variable according to Clock Register Values. The System\+Core\+Clock variable contains the core clock (HCLK), it can be used by the user application to setup the Sys\+Tick timer or configure other parameters. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t {\bfseries AHBPresc\+Table} \mbox{[}16\mbox{]} = \{0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9\}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS Cortex-\/\+M4 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for STM32\+F4xx devices. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+8.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
09-\/November-\/2016
\end{DoxyDate}

\begin{DoxyEnumerate}
\item This file provides two functions and one global variable to be called from user application\+:
\begin{DoxyItemize}
\item \mbox{\hyperlink{group__STM32F4xx__System__Private__Functions_ga93f514700ccf00d08dbdcff7f1224eb2}{System\+Init()}}\+: Setups the system clock (System clock source, PLL Multiplier and Divider factors, AHB/\+APBx prescalers and Flash settings), depending on the configuration made in the clock xls tool. This function is called at startup just after reset and before branch to main program. This call is made inside the \char`\"{}startup\+\_\+stm32f4xx.\+s\char`\"{} file.
\item System\+Core\+Clock variable\+: Contains the core clock (HCLK), it can be used by the user application to setup the Sys\+Tick timer or configure other parameters.
\item \mbox{\hyperlink{group__STM32F4xx__System__Private__Functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{System\+Core\+Clock\+Update()}}\+: Updates the variable System\+Core\+Clock and must be called whenever the core clock is changed during program execution.
\end{DoxyItemize}
\item After each device reset the HSI (16 MHz) is used as system clock source. Then \mbox{\hyperlink{group__STM32F4xx__System__Private__Functions_ga93f514700ccf00d08dbdcff7f1224eb2}{System\+Init()}} function is called, in \char`\"{}startup\+\_\+stm32f4xx.\+s\char`\"{} file, to configure the system clock before to branch to main program.
\item If the system clock source selected by user fails to startup, the \mbox{\hyperlink{group__STM32F4xx__System__Private__Functions_ga93f514700ccf00d08dbdcff7f1224eb2}{System\+Init()}} function will do nothing and HSI still used as system clock source. User can add some code to deal with this issue inside the Set\+Sys\+Clock() function.
\item The default value of HSE crystal is set to 25MHz, refer to \char`\"{}\+HSE\+\_\+\+VALUE\char`\"{} define in \char`\"{}stm32f4xx.\+h\char`\"{} file. When HSE is used as system clock source, directly or through PLL, and you are using different crystal you have to adapt the HSE value to your own configuration.
\end{DoxyEnumerate}\hypertarget{system__stm32f4xx_8c_autotoc_md1}{}\doxysubsection{5. This file configures the system clock as follows\+:}\label{system__stm32f4xx_8c_autotoc_md1}
============================================================================= \hypertarget{system__stm32f4xx_8c_autotoc_md2}{}\doxysubsubsection{Supported STM32\+F40xxx/41xxx devices}\label{system__stm32f4xx_8c_autotoc_md2}
\hypertarget{system__stm32f4xx_8c_autotoc_md3}{}\doxysubsubsection{System Clock source                    $\vert$ PLL (\+HSE)}\label{system__stm32f4xx_8c_autotoc_md3}
\hypertarget{system__stm32f4xx_8c_autotoc_md4}{}\doxysubsubsection{SYSCLK(\+Hz)                             $\vert$ 168000000}\label{system__stm32f4xx_8c_autotoc_md4}
\hypertarget{system__stm32f4xx_8c_autotoc_md5}{}\doxysubsubsection{HCLK(\+Hz)                               $\vert$ 168000000}\label{system__stm32f4xx_8c_autotoc_md5}
\hypertarget{system__stm32f4xx_8c_autotoc_md6}{}\doxysubsubsection{AHB Prescaler                          $\vert$ 1}\label{system__stm32f4xx_8c_autotoc_md6}
\hypertarget{system__stm32f4xx_8c_autotoc_md7}{}\doxysubsubsection{APB1 Prescaler                         $\vert$ 4}\label{system__stm32f4xx_8c_autotoc_md7}
\hypertarget{system__stm32f4xx_8c_autotoc_md8}{}\doxysubsubsection{APB2 Prescaler                         $\vert$ 2}\label{system__stm32f4xx_8c_autotoc_md8}
\hypertarget{system__stm32f4xx_8c_autotoc_md9}{}\doxysubsubsection{HSE Frequency(\+Hz)                      $\vert$ 25000000}\label{system__stm32f4xx_8c_autotoc_md9}
\hypertarget{system__stm32f4xx_8c_autotoc_md10}{}\doxysubsubsection{PLL\+\_\+\+M                                  $\vert$ 25}\label{system__stm32f4xx_8c_autotoc_md10}
\hypertarget{system__stm32f4xx_8c_autotoc_md11}{}\doxysubsubsection{PLL\+\_\+\+N                                  $\vert$ 336}\label{system__stm32f4xx_8c_autotoc_md11}
\hypertarget{system__stm32f4xx_8c_autotoc_md12}{}\doxysubsubsection{PLL\+\_\+\+P                                  $\vert$ 2}\label{system__stm32f4xx_8c_autotoc_md12}
\hypertarget{system__stm32f4xx_8c_autotoc_md13}{}\doxysubsubsection{PLL\+\_\+\+Q                                  $\vert$ 7}\label{system__stm32f4xx_8c_autotoc_md13}
\hypertarget{system__stm32f4xx_8c_autotoc_md14}{}\doxysubsubsection{PLLI2\+S\+\_\+\+N                               $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md14}
\hypertarget{system__stm32f4xx_8c_autotoc_md15}{}\doxysubsubsection{PLLI2\+S\+\_\+\+R                               $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md15}
\hypertarget{system__stm32f4xx_8c_autotoc_md16}{}\doxysubsubsection{I2\+S input clock                        $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md16}
\hypertarget{system__stm32f4xx_8c_autotoc_md17}{}\doxysubsubsection{VDD(\+V)                                 $\vert$ 3.\+3}\label{system__stm32f4xx_8c_autotoc_md17}
\hypertarget{system__stm32f4xx_8c_autotoc_md18}{}\doxysubsubsection{Main regulator output voltage          $\vert$ Scale1 mode}\label{system__stm32f4xx_8c_autotoc_md18}
\hypertarget{system__stm32f4xx_8c_autotoc_md19}{}\doxysubsubsection{Flash Latency(\+WS)                      $\vert$ 5}\label{system__stm32f4xx_8c_autotoc_md19}
\hypertarget{system__stm32f4xx_8c_autotoc_md20}{}\doxysubsubsection{Prefetch Buffer                        $\vert$ ON}\label{system__stm32f4xx_8c_autotoc_md20}
\hypertarget{system__stm32f4xx_8c_autotoc_md21}{}\doxysubsubsection{Instruction cache                      $\vert$ ON}\label{system__stm32f4xx_8c_autotoc_md21}
\hypertarget{system__stm32f4xx_8c_autotoc_md22}{}\doxysubsubsection{Data cache                             $\vert$ ON}\label{system__stm32f4xx_8c_autotoc_md22}
Require 48MHz for USB OTG FS, $\vert$ Disabled \hypertarget{system__stm32f4xx_8c_autotoc_md23}{}\doxysubsubsection{SDIO and RNG clock                     $\vert$}\label{system__stm32f4xx_8c_autotoc_md23}
\hypertarget{system__stm32f4xx_8c_autotoc_md24}{}\doxysubsection{=============================================================================}\label{system__stm32f4xx_8c_autotoc_md24}
\hypertarget{system__stm32f4xx_8c_autotoc_md25}{}\doxysubsubsection{Supported STM32\+F42xxx/43xxx devices}\label{system__stm32f4xx_8c_autotoc_md25}
\hypertarget{system__stm32f4xx_8c_autotoc_md26}{}\doxysubsubsection{System Clock source                    $\vert$ PLL (\+HSE)}\label{system__stm32f4xx_8c_autotoc_md26}
\hypertarget{system__stm32f4xx_8c_autotoc_md27}{}\doxysubsubsection{SYSCLK(\+Hz)                             $\vert$ 180000000}\label{system__stm32f4xx_8c_autotoc_md27}
\hypertarget{system__stm32f4xx_8c_autotoc_md28}{}\doxysubsubsection{HCLK(\+Hz)                               $\vert$ 180000000}\label{system__stm32f4xx_8c_autotoc_md28}
\hypertarget{system__stm32f4xx_8c_autotoc_md29}{}\doxysubsubsection{AHB Prescaler                          $\vert$ 1}\label{system__stm32f4xx_8c_autotoc_md29}
\hypertarget{system__stm32f4xx_8c_autotoc_md30}{}\doxysubsubsection{APB1 Prescaler                         $\vert$ 4}\label{system__stm32f4xx_8c_autotoc_md30}
\hypertarget{system__stm32f4xx_8c_autotoc_md31}{}\doxysubsubsection{APB2 Prescaler                         $\vert$ 2}\label{system__stm32f4xx_8c_autotoc_md31}
\hypertarget{system__stm32f4xx_8c_autotoc_md32}{}\doxysubsubsection{HSE Frequency(\+Hz)                      $\vert$ 25000000}\label{system__stm32f4xx_8c_autotoc_md32}
\hypertarget{system__stm32f4xx_8c_autotoc_md33}{}\doxysubsubsection{PLL\+\_\+\+M                                  $\vert$ 25}\label{system__stm32f4xx_8c_autotoc_md33}
\hypertarget{system__stm32f4xx_8c_autotoc_md34}{}\doxysubsubsection{PLL\+\_\+\+N                                  $\vert$ 360}\label{system__stm32f4xx_8c_autotoc_md34}
\hypertarget{system__stm32f4xx_8c_autotoc_md35}{}\doxysubsubsection{PLL\+\_\+\+P                                  $\vert$ 2}\label{system__stm32f4xx_8c_autotoc_md35}
\hypertarget{system__stm32f4xx_8c_autotoc_md36}{}\doxysubsubsection{PLL\+\_\+\+Q                                  $\vert$ 7}\label{system__stm32f4xx_8c_autotoc_md36}
\hypertarget{system__stm32f4xx_8c_autotoc_md37}{}\doxysubsubsection{PLLI2\+S\+\_\+\+N                               $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md37}
\hypertarget{system__stm32f4xx_8c_autotoc_md38}{}\doxysubsubsection{PLLI2\+S\+\_\+\+R                               $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md38}
\hypertarget{system__stm32f4xx_8c_autotoc_md39}{}\doxysubsubsection{I2\+S input clock                        $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md39}
\hypertarget{system__stm32f4xx_8c_autotoc_md40}{}\doxysubsubsection{VDD(\+V)                                 $\vert$ 3.\+3}\label{system__stm32f4xx_8c_autotoc_md40}
\hypertarget{system__stm32f4xx_8c_autotoc_md41}{}\doxysubsubsection{Main regulator output voltage          $\vert$ Scale1 mode}\label{system__stm32f4xx_8c_autotoc_md41}
\hypertarget{system__stm32f4xx_8c_autotoc_md42}{}\doxysubsubsection{Flash Latency(\+WS)                      $\vert$ 5}\label{system__stm32f4xx_8c_autotoc_md42}
\hypertarget{system__stm32f4xx_8c_autotoc_md43}{}\doxysubsubsection{Prefetch Buffer                        $\vert$ ON}\label{system__stm32f4xx_8c_autotoc_md43}
\hypertarget{system__stm32f4xx_8c_autotoc_md44}{}\doxysubsubsection{Instruction cache                      $\vert$ ON}\label{system__stm32f4xx_8c_autotoc_md44}
\hypertarget{system__stm32f4xx_8c_autotoc_md45}{}\doxysubsubsection{Data cache                             $\vert$ ON}\label{system__stm32f4xx_8c_autotoc_md45}
Require 48MHz for USB OTG FS, $\vert$ Disabled \hypertarget{system__stm32f4xx_8c_autotoc_md46}{}\doxysubsubsection{SDIO and RNG clock                     $\vert$}\label{system__stm32f4xx_8c_autotoc_md46}
\hypertarget{system__stm32f4xx_8c_autotoc_md47}{}\doxysubsection{=============================================================================}\label{system__stm32f4xx_8c_autotoc_md47}
\hypertarget{system__stm32f4xx_8c_autotoc_md48}{}\doxysubsubsection{Supported STM32\+F401xx devices}\label{system__stm32f4xx_8c_autotoc_md48}
\hypertarget{system__stm32f4xx_8c_autotoc_md49}{}\doxysubsubsection{System Clock source                    $\vert$ PLL (\+HSE)}\label{system__stm32f4xx_8c_autotoc_md49}
\hypertarget{system__stm32f4xx_8c_autotoc_md50}{}\doxysubsubsection{SYSCLK(\+Hz)                             $\vert$ 84000000}\label{system__stm32f4xx_8c_autotoc_md50}
\hypertarget{system__stm32f4xx_8c_autotoc_md51}{}\doxysubsubsection{HCLK(\+Hz)                               $\vert$ 84000000}\label{system__stm32f4xx_8c_autotoc_md51}
\hypertarget{system__stm32f4xx_8c_autotoc_md52}{}\doxysubsubsection{AHB Prescaler                          $\vert$ 1}\label{system__stm32f4xx_8c_autotoc_md52}
\hypertarget{system__stm32f4xx_8c_autotoc_md53}{}\doxysubsubsection{APB1 Prescaler                         $\vert$ 2}\label{system__stm32f4xx_8c_autotoc_md53}
\hypertarget{system__stm32f4xx_8c_autotoc_md54}{}\doxysubsubsection{APB2 Prescaler                         $\vert$ 1}\label{system__stm32f4xx_8c_autotoc_md54}
\hypertarget{system__stm32f4xx_8c_autotoc_md55}{}\doxysubsubsection{HSE Frequency(\+Hz)                      $\vert$ 25000000}\label{system__stm32f4xx_8c_autotoc_md55}
\hypertarget{system__stm32f4xx_8c_autotoc_md56}{}\doxysubsubsection{PLL\+\_\+\+M                                  $\vert$ 25}\label{system__stm32f4xx_8c_autotoc_md56}
\hypertarget{system__stm32f4xx_8c_autotoc_md57}{}\doxysubsubsection{PLL\+\_\+\+N                                  $\vert$ 336}\label{system__stm32f4xx_8c_autotoc_md57}
\hypertarget{system__stm32f4xx_8c_autotoc_md58}{}\doxysubsubsection{PLL\+\_\+\+P                                  $\vert$ 4}\label{system__stm32f4xx_8c_autotoc_md58}
\hypertarget{system__stm32f4xx_8c_autotoc_md59}{}\doxysubsubsection{PLL\+\_\+\+Q                                  $\vert$ 7}\label{system__stm32f4xx_8c_autotoc_md59}
\hypertarget{system__stm32f4xx_8c_autotoc_md60}{}\doxysubsubsection{PLLI2\+S\+\_\+\+N                               $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md60}
\hypertarget{system__stm32f4xx_8c_autotoc_md61}{}\doxysubsubsection{PLLI2\+S\+\_\+\+R                               $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md61}
\hypertarget{system__stm32f4xx_8c_autotoc_md62}{}\doxysubsubsection{I2\+S input clock                        $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md62}
\hypertarget{system__stm32f4xx_8c_autotoc_md63}{}\doxysubsubsection{VDD(\+V)                                 $\vert$ 3.\+3}\label{system__stm32f4xx_8c_autotoc_md63}
\hypertarget{system__stm32f4xx_8c_autotoc_md64}{}\doxysubsubsection{Main regulator output voltage          $\vert$ Scale1 mode}\label{system__stm32f4xx_8c_autotoc_md64}
\hypertarget{system__stm32f4xx_8c_autotoc_md65}{}\doxysubsubsection{Flash Latency(\+WS)                      $\vert$ 2}\label{system__stm32f4xx_8c_autotoc_md65}
\hypertarget{system__stm32f4xx_8c_autotoc_md66}{}\doxysubsubsection{Prefetch Buffer                        $\vert$ ON}\label{system__stm32f4xx_8c_autotoc_md66}
\hypertarget{system__stm32f4xx_8c_autotoc_md67}{}\doxysubsubsection{Instruction cache                      $\vert$ ON}\label{system__stm32f4xx_8c_autotoc_md67}
\hypertarget{system__stm32f4xx_8c_autotoc_md68}{}\doxysubsubsection{Data cache                             $\vert$ ON}\label{system__stm32f4xx_8c_autotoc_md68}
Require 48MHz for USB OTG FS, $\vert$ Disabled \hypertarget{system__stm32f4xx_8c_autotoc_md69}{}\doxysubsubsection{SDIO and RNG clock                     $\vert$}\label{system__stm32f4xx_8c_autotoc_md69}
\hypertarget{system__stm32f4xx_8c_autotoc_md70}{}\doxysubsection{=============================================================================}\label{system__stm32f4xx_8c_autotoc_md70}
\hypertarget{system__stm32f4xx_8c_autotoc_md71}{}\doxysubsubsection{Supported STM32\+F411xx/\+STM32\+F410xx devices}\label{system__stm32f4xx_8c_autotoc_md71}
\hypertarget{system__stm32f4xx_8c_autotoc_md72}{}\doxysubsubsection{System Clock source                    $\vert$ PLL (\+HSI)}\label{system__stm32f4xx_8c_autotoc_md72}
\hypertarget{system__stm32f4xx_8c_autotoc_md73}{}\doxysubsubsection{SYSCLK(\+Hz)                             $\vert$ 100000000}\label{system__stm32f4xx_8c_autotoc_md73}
\hypertarget{system__stm32f4xx_8c_autotoc_md74}{}\doxysubsubsection{HCLK(\+Hz)                               $\vert$ 100000000}\label{system__stm32f4xx_8c_autotoc_md74}
\hypertarget{system__stm32f4xx_8c_autotoc_md75}{}\doxysubsubsection{AHB Prescaler                          $\vert$ 1}\label{system__stm32f4xx_8c_autotoc_md75}
\hypertarget{system__stm32f4xx_8c_autotoc_md76}{}\doxysubsubsection{APB1 Prescaler                         $\vert$ 2}\label{system__stm32f4xx_8c_autotoc_md76}
\hypertarget{system__stm32f4xx_8c_autotoc_md77}{}\doxysubsubsection{APB2 Prescaler                         $\vert$ 1}\label{system__stm32f4xx_8c_autotoc_md77}
\hypertarget{system__stm32f4xx_8c_autotoc_md78}{}\doxysubsubsection{HSI Frequency(\+Hz)                      $\vert$ 16000000}\label{system__stm32f4xx_8c_autotoc_md78}
\hypertarget{system__stm32f4xx_8c_autotoc_md79}{}\doxysubsubsection{PLL\+\_\+\+M                                  $\vert$ 16}\label{system__stm32f4xx_8c_autotoc_md79}
\hypertarget{system__stm32f4xx_8c_autotoc_md80}{}\doxysubsubsection{PLL\+\_\+\+N                                  $\vert$ 400}\label{system__stm32f4xx_8c_autotoc_md80}
\hypertarget{system__stm32f4xx_8c_autotoc_md81}{}\doxysubsubsection{PLL\+\_\+\+P                                  $\vert$ 4}\label{system__stm32f4xx_8c_autotoc_md81}
\hypertarget{system__stm32f4xx_8c_autotoc_md82}{}\doxysubsubsection{PLL\+\_\+\+Q                                  $\vert$ 7}\label{system__stm32f4xx_8c_autotoc_md82}
\hypertarget{system__stm32f4xx_8c_autotoc_md83}{}\doxysubsubsection{PLLI2\+S\+\_\+\+N                               $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md83}
\hypertarget{system__stm32f4xx_8c_autotoc_md84}{}\doxysubsubsection{PLLI2\+S\+\_\+\+R                               $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md84}
\hypertarget{system__stm32f4xx_8c_autotoc_md85}{}\doxysubsubsection{I2\+S input clock                        $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md85}
\hypertarget{system__stm32f4xx_8c_autotoc_md86}{}\doxysubsubsection{VDD(\+V)                                 $\vert$ 3.\+3}\label{system__stm32f4xx_8c_autotoc_md86}
\hypertarget{system__stm32f4xx_8c_autotoc_md87}{}\doxysubsubsection{Main regulator output voltage          $\vert$ Scale1 mode}\label{system__stm32f4xx_8c_autotoc_md87}
\hypertarget{system__stm32f4xx_8c_autotoc_md88}{}\doxysubsubsection{Flash Latency(\+WS)                      $\vert$ 3}\label{system__stm32f4xx_8c_autotoc_md88}
\hypertarget{system__stm32f4xx_8c_autotoc_md89}{}\doxysubsubsection{Prefetch Buffer                        $\vert$ ON}\label{system__stm32f4xx_8c_autotoc_md89}
\hypertarget{system__stm32f4xx_8c_autotoc_md90}{}\doxysubsubsection{Instruction cache                      $\vert$ ON}\label{system__stm32f4xx_8c_autotoc_md90}
\hypertarget{system__stm32f4xx_8c_autotoc_md91}{}\doxysubsubsection{Data cache                             $\vert$ ON}\label{system__stm32f4xx_8c_autotoc_md91}
Require 48MHz for USB OTG FS, $\vert$ Disabled \hypertarget{system__stm32f4xx_8c_autotoc_md92}{}\doxysubsubsection{SDIO and RNG clock                     $\vert$}\label{system__stm32f4xx_8c_autotoc_md92}
\hypertarget{system__stm32f4xx_8c_autotoc_md93}{}\doxysubsection{=============================================================================}\label{system__stm32f4xx_8c_autotoc_md93}
\hypertarget{system__stm32f4xx_8c_autotoc_md94}{}\doxysubsubsection{Supported STM32\+F446xx devices}\label{system__stm32f4xx_8c_autotoc_md94}
\hypertarget{system__stm32f4xx_8c_autotoc_md95}{}\doxysubsubsection{System Clock source                    $\vert$ PLL (\+HSE)}\label{system__stm32f4xx_8c_autotoc_md95}
\hypertarget{system__stm32f4xx_8c_autotoc_md96}{}\doxysubsubsection{SYSCLK(\+Hz)                             $\vert$ 180000000}\label{system__stm32f4xx_8c_autotoc_md96}
\hypertarget{system__stm32f4xx_8c_autotoc_md97}{}\doxysubsubsection{HCLK(\+Hz)                               $\vert$ 180000000}\label{system__stm32f4xx_8c_autotoc_md97}
\hypertarget{system__stm32f4xx_8c_autotoc_md98}{}\doxysubsubsection{AHB Prescaler                          $\vert$ 1}\label{system__stm32f4xx_8c_autotoc_md98}
\hypertarget{system__stm32f4xx_8c_autotoc_md99}{}\doxysubsubsection{APB1 Prescaler                         $\vert$ 4}\label{system__stm32f4xx_8c_autotoc_md99}
\hypertarget{system__stm32f4xx_8c_autotoc_md100}{}\doxysubsubsection{APB2 Prescaler                         $\vert$ 2}\label{system__stm32f4xx_8c_autotoc_md100}
\hypertarget{system__stm32f4xx_8c_autotoc_md101}{}\doxysubsubsection{HSE Frequency(\+Hz)                      $\vert$ 8000000}\label{system__stm32f4xx_8c_autotoc_md101}
\hypertarget{system__stm32f4xx_8c_autotoc_md102}{}\doxysubsubsection{PLL\+\_\+\+M                                  $\vert$ 8}\label{system__stm32f4xx_8c_autotoc_md102}
\hypertarget{system__stm32f4xx_8c_autotoc_md103}{}\doxysubsubsection{PLL\+\_\+\+N                                  $\vert$ 360}\label{system__stm32f4xx_8c_autotoc_md103}
\hypertarget{system__stm32f4xx_8c_autotoc_md104}{}\doxysubsubsection{PLL\+\_\+\+P                                  $\vert$ 2}\label{system__stm32f4xx_8c_autotoc_md104}
\hypertarget{system__stm32f4xx_8c_autotoc_md105}{}\doxysubsubsection{PLL\+\_\+\+Q                                  $\vert$ 7}\label{system__stm32f4xx_8c_autotoc_md105}
\hypertarget{system__stm32f4xx_8c_autotoc_md106}{}\doxysubsubsection{PLL\+\_\+\+R                                  $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md106}
\hypertarget{system__stm32f4xx_8c_autotoc_md107}{}\doxysubsubsection{PLLI2\+S\+\_\+\+M                               $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md107}
\hypertarget{system__stm32f4xx_8c_autotoc_md108}{}\doxysubsubsection{PLLI2\+S\+\_\+\+N                               $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md108}
\hypertarget{system__stm32f4xx_8c_autotoc_md109}{}\doxysubsubsection{PLLI2\+S\+\_\+\+P                               $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md109}
\hypertarget{system__stm32f4xx_8c_autotoc_md110}{}\doxysubsubsection{PLLI2\+S\+\_\+\+Q                               $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md110}
\hypertarget{system__stm32f4xx_8c_autotoc_md111}{}\doxysubsubsection{PLLI2\+S\+\_\+\+R                               $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md111}
\hypertarget{system__stm32f4xx_8c_autotoc_md112}{}\doxysubsubsection{I2\+S input clock                        $\vert$ NA}\label{system__stm32f4xx_8c_autotoc_md112}
\hypertarget{system__stm32f4xx_8c_autotoc_md113}{}\doxysubsubsection{VDD(\+V)                                 $\vert$ 3.\+3}\label{system__stm32f4xx_8c_autotoc_md113}
\hypertarget{system__stm32f4xx_8c_autotoc_md114}{}\doxysubsubsection{Main regulator output voltage          $\vert$ Scale1 mode}\label{system__stm32f4xx_8c_autotoc_md114}
\hypertarget{system__stm32f4xx_8c_autotoc_md115}{}\doxysubsubsection{Flash Latency(\+WS)                      $\vert$ 5}\label{system__stm32f4xx_8c_autotoc_md115}
\hypertarget{system__stm32f4xx_8c_autotoc_md116}{}\doxysubsubsection{Prefetch Buffer                        $\vert$ ON}\label{system__stm32f4xx_8c_autotoc_md116}
\hypertarget{system__stm32f4xx_8c_autotoc_md117}{}\doxysubsubsection{Instruction cache                      $\vert$ ON}\label{system__stm32f4xx_8c_autotoc_md117}
\hypertarget{system__stm32f4xx_8c_autotoc_md118}{}\doxysubsubsection{Data cache                             $\vert$ ON}\label{system__stm32f4xx_8c_autotoc_md118}
Require 48MHz for USB OTG FS, $\vert$ Disabled \hypertarget{system__stm32f4xx_8c_autotoc_md119}{}\doxysubsubsection{SDIO and RNG clock                     $\vert$}\label{system__stm32f4xx_8c_autotoc_md119}
=============================================================================

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2016 STMicroelectronics\end{center} }

Licensed under MCD-\/\+ST Liberty SW License Agreement V2, (the \char`\"{}\+License\char`\"{}); You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: \begin{DoxyVerb}   http://www.st.com/software_license_agreement_liberty_v2
\end{DoxyVerb}
 Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an \char`\"{}\+AS IS\char`\"{} BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. 