library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

--use STD.textio.all;
--use IEEE.std_logic_textio.all;

library UNISIM;
use UNISIM.VComponents.all;

--use IEEE.NUMERIC_STD.ALL;
--use UNISIM.VComponents.all;

entity juego is
    Port ( 
           clk :      in  STD_LOGIC;
           rst:       in  std_logic;
           moneda:    in std_logic;
           mult:      in std_logic;
           start:     in std_logic;
           led :      out STD_LOGIC_VECTOR (7 downto 0);
           led_st:    out STD_LOGIC_VECTOR (7 downto 0);
           --hcount:    out  STD_LOGIC_VECTOR (10 downto 0);  --para simular
           --vcount:    out  STD_LOGIC_VECTOR (10 downto 0);  --para simular
           hs:        out std_logic;
           vs:        out std_logic;
           rgb:       out std_logic_vector(11 downto 0)
    );
end juego;


architecture Behavioral of juego is


component display_34
port(
      value:  in  std_logic_vector(7 downto 0);
      hcount: in  std_logic_vector(10 downto 0);
      vcount: in  std_logic_vector(10 downto 0);
      paint:  out std_logic;
      posx:   in  integer;
      posy:   in  integer
  );
end component;
component vga_ctrl_640x480_60hz
port
(
   rst:     in  std_logic;
   clk:     in  std_logic;
   rgb_in:  in  std_logic_vector(11 downto 0);
   HS:      out std_logic;
   VS:      out std_logic;
   hcount:  out std_logic_vector(10 downto 0);
   vcount:  out std_logic_vector(10 downto 0);
   rgb_out: out std_logic_vector(11 downto 0);--R3R2R1R0GR3GR3GR3GR3B3B2B1B0
   blank:   out std_logic
  );
end component;

component states_machine
Port 
(
  clk:      in  STD_LOGIC;
  rst:      in  std_logic;
  hcount:   in  std_logic_vector(10 downto 0);
  vcount:   in  std_logic_vector(10 downto 0);
  value:    out std_logic_vector(7 downto 0);
  posx:     out integer;
  posy:     out integer;
  led:      out std_logic_vector(7 downto 0)
);
end component;


signal Tled :         std_logic_vector(7 downto 0):= "00000001";
--signal Iv: std_logic := '0';
signal clk50Mhz :     std_logic:='0';
signal rgb_aux:       std_logic_vector(11 downto 0);
signal hcount1,vcount1: std_logic_vector (10 downto 0 ); --quitar para simular
signal paint0:        std_logic;
signal px,py:         integer;
signal val :          std_logic_vector(7 downto 0);
signal cnt :          integer:=0;
signal clk100hz:      std_logic:='0';
signal rst_r:         std_logic:='0';
signal temp:          std_logic:='0';

begin


clk_50mhz: process (clk)
begin  
  if (clk'event and clk = '1') then
    clk50Mhz <= not clk50Mhz;
  end if;
end process;

clk_100hz: process(clk)
begin
  if (clk'event and clk='1') then
    --debe ser 10000000
  if cnt >=50000000 then
  --if cnt >=12500000 then--solo para simular
      clk100hz<=not clk100hz;
      cnt<=0;
    else
      cnt<=cnt+1;
    end if;
  end if;
end process;

rst_real:process (rst)
begin
  if(clk100hz'event and clk100hz='1') then
    if(rst='1') then
      rst_r<='1';
    else
      rst_r<='0';
    end if;
  end if;
end process;
 
vgacontroller:vga_ctrl_640x480_60hz 
port map
(
   rst      =>  rst_r,
   clk      =>  clk50Mhz,
   rgb_in   =>  rgb_aux,
   HS       =>  hs,
   VS       =>  vs,
   hcount   =>  hcount1,
   vcount   =>  vcount1,
   rgb_out  =>  rgb,
   blank    =>  open
);

states_machine1: states_machine
Port map
(
  clk       => clk,
  rst       => rst,
  hcount    => hcount1,
  vcount    => vcount1,
  value     => val,
  posx      => px,
  posy      => py,
  led       => led_st
);

display: display_34
port map
(
  value   =>  val,
  hcount  =>  hcount1,
  vcount  =>  vcount1,
  posx    =>  px,
  posy    =>  py,
  paint   =>  paint0      
);

color: process(paint0)
begin
  if paint0='1' then
    rgb_aux<="111100000000";
  else
    rgb_aux<="111111111111";
  end if;
end process;       
led<="11111110";
--gueva
--hcount<=hcount1; 
--vcount<=vcount1;

end Behavioral;
