{"vcs1":{"timestamp_begin":1760927819.524892288, "rt":1.98, "ut":1.12, "st":0.18}}
{"vcselab":{"timestamp_begin":1760927821.554798436, "rt":0.62, "ut":0.25, "st":0.07}}
{"link":{"timestamp_begin":1760927822.214139175, "rt":0.21, "ut":0.10, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760927819.136548621}
{"VCS_COMP_START_TIME": 1760927819.136548621}
{"VCS_COMP_END_TIME": 1760927830.438004080}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb_WDT.sv -debug_access+all -full64 -debug_region+cell +memcbk -f /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src/rtl_sim.f +incdir+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./include+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim +define+prog3 +prog_path=/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/prog3 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 374788}}
{"vcselab": {"peak_mem": 247084}}
