<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v</a>
time_elapsed: 0.004s
ram usage: 9648 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld -e always_example <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v:6</a>:12-13:
   | 
   |    data &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v:6</a>:12-13:
   | 
   |    data &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v:6</a>:12-13:
   | 
   |    data &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v:6</a>:12-13:
   | 
   |    data &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v:6</a>:12-13:
   | 
   |    data &lt;= 0;
   |            ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v:6</a>:12-13:
   | 
   |    data &lt;= 0;
   |            ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v:6</a>:12-13:
   | 
   |    data &lt;= 0;
   |            ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_always_example.v:6</a>:12-13:
   | 
   |    data &lt;= 0;
   |            ^ 

proc %always_example.always.227.0 (i1$ %clk, i1$ %reset, i1$ %enable, i1$ %q_in) -&gt; (i1$ %data) {
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %0 = const i1 0
    %1 = eq i1 %clk1, %0
    %2 = neq i1 %clk2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %reset1 = prb i1$ %reset
    %3 = neq i1 %reset1, %0
    %4 = const time 0s 1d
    br %3, %if_false, %if_true
if_true:
    drv i1$ %data, %0, %4
    br %init
if_false:
    %enable1 = prb i1$ %enable
    %5 = neq i1 %enable1, %0
    br %5, %init, %if_true1
if_true1:
    %q_in1 = prb i1$ %q_in
    drv i1$ %data, %q_in1, %4
    br %init
}

entity @always_example () -&gt; () {
    %0 = const i1 0
    %clk = sig i1 %0
    %reset = sig i1 %0
    %enable = sig i1 %0
    %q_in = sig i1 %0
    %data = sig i1 %0
    inst %always_example.always.227.0 (i1$ %clk, i1$ %reset, i1$ %enable, i1$ %q_in) -&gt; (i1$ %data)
    halt
}

</pre>
</body>