/**
 * @file PLL.c
 * @author Ahmed Moahmed (ahmed.moahmed.eng.25@gmail.com)
 * @brief  This file contains the functions implementation to configure and use the PLL.
 * @version 0.1
 * @date 2022-06-27
 * 
 * @copyright Copyright (c) 2022
 * 
 */
#include "PLL.h"
	
/**
 * @brief  Configure the PLL to work on the desired frequency.
 * @param  void
 * @return void
 */
void PLL_Init(void)
{
    /* 1) Configure the system to use RCC2 for advanced features
          such as 400 MHz PLL and non-integer System Clock Divisor */
    SYSCTL_RCC2_R |= SYSCTL_RCC2_USERCC2_MASK;
  
    /* 2) Bypass PLL while initializing, Don?t use PLL while init. Precision internal oscillator is used as OSCSRC2 = 0x01 */
    SYSCTL_RCC2_R |= SYSCTL_RCC2_BYPASS2_MASK;
  
    /* 3) Select the crystal value and oscillator source */
    SYSCTL_RCC_R  &= ~SYSCTL_RCC_XTAL_MASK;     /* clear XTAL field */
    SYSCTL_RCC_R  |= SYSCTL_RCC_XTAL_16MHZ;     /* Set the XTAL bits for 16 MHz crystal */
  
    SYSCTL_RCC2_R &= ~SYSCTL_RCC2_OSCSRC2_MASK; /* clear oscillator source field (OSCSRC2 bits) */
    SYSCTL_RCC2_R |= SYSCTL_RCC2_OSCSRC2_MOSC;  /* configure for main oscillator source */
  
    /* 4) Activate PLL by clearing PWRDN2 */
    SYSCTL_RCC2_R &= ~SYSCTL_RCC2_PWRDN2_MASK;
  
    /* 5) Set the desired system divider and the system divider least significant bit */
    SYSCTL_RCC2_R |= SYSCTL_RCC2_DIV400_MASK;  /* use 400 MHz PLL */
    
    SYSCTL_RCC2_R  = (SYSCTL_RCC2_R & ~SYSCTL_RCC2_SYSDIV2_MASK)        /* clear system clock divider field */
                       | (SYSDIV2_VALUE<<SYSCTL_RCC2_SYSDIV2_BIT_POS);      /* configure for 80MHz clock */
  
    /* 6) Wait for the PLL to lock by polling PLLLRIS bit */
    while(!(SYSCTL_RIS_R & SYSCTL_RIS_PLLLRIS_MASK));
  
    /* 7) Enable use of PLL by clearing BYPASS */
    SYSCTL_RCC2_R &= ~SYSCTL_RCC2_BYPASS2_MASK;
}
