{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78607,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79754,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0139342,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0124916,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00257835,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0124916,
	"finish__design__instance__count__class:fill_cell": 47270,
	"finish__design__instance__area__class:fill_cell": 288114,
	"finish__design__instance__count__class:tap_cell": 7506,
	"finish__design__instance__area__class:tap_cell": 9391.51,
	"finish__design__instance__count__class:antenna_cell": 216,
	"finish__design__instance__area__class:antenna_cell": 540.518,
	"finish__design__instance__count__class:clock_buffer": 462,
	"finish__design__instance__area__class:clock_buffer": 9591.7,
	"finish__design__instance__count__class:timing_repair_buffer": 1127,
	"finish__design__instance__area__class:timing_repair_buffer": 9317.69,
	"finish__design__instance__count__class:inverter": 582,
	"finish__design__instance__area__class:inverter": 2513.66,
	"finish__design__instance__count__class:clock_inverter": 182,
	"finish__design__instance__area__class:clock_inverter": 1916.84,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78937,
	"finish__design__instance__count__class:multi_input_combinational_cell": 13053,
	"finish__design__instance__area__class:multi_input_combinational_cell": 166020,
	"finish__design__instance__count": 73185,
	"finish__design__instance__area": 566343,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 0.118956,
	"finish__timing__hold__ws": 0.328105,
	"finish__clock__skew__setup": 0.0818119,
	"finish__clock__skew__hold": 0.0818119,
	"finish__timing__drv__max_slew_limit": -2.82276,
	"finish__timing__drv__max_slew": 430,
	"finish__timing__drv__max_cap_limit": -3.00978,
	"finish__timing__drv__max_cap": 8,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.176894,
	"finish__power__switching__total": 0.209066,
	"finish__power__leakage__total": 9.96942e-08,
	"finish__power__total": 0.38596,
	"finish__design__io": 771,
	"finish__design__die__area": 573155,
	"finish__design__core__area": 566343,
	"finish__design__instance__count": 25915,
	"finish__design__instance__area": 278229,
	"finish__design__instance__count__stdcell": 25915,
	"finish__design__instance__area__stdcell": 278229,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.491273,
	"finish__design__instance__utilization__stdcell": 0.491273,
	"finish__design__rows": 276,
	"finish__design__rows:unithd": 276,
	"finish__design__sites": 452640,
	"finish__design__sites:unithd": 452640,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}