{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367812194808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367812194809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 20:49:54 2013 " "Processing started: Sun May 05 20:49:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367812194809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367812194809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ModExp -c ModExp " "Command: quartus_map --read_settings_files=on --write_settings_files=off ModExp -c ModExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367812194809 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1367812217729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file t_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_mem " "Found entity 1: t_mem" {  } { { "t_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/t_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812218358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812218358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "res_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file res_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 res_mem " "Found entity 1: res_mem" {  } { { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812218375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812218375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file r_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 r_mem " "Found entity 1: r_mem" {  } { { "r_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/r_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812218384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812218384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nprime0_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nprime0_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nprime0_mem " "Found entity 1: nprime0_mem" {  } { { "nprime0_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/nprime0_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812218400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812218400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file n_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_mem " "Found entity 1: n_mem" {  } { { "n_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/n_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812218414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812218414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_add.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_add " "Found entity 1: mul_add" {  } { { "mul_add.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/mul_add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812218422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812218422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modexp_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file modexp_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModExp_tb " "Found entity 1: ModExp_tb" {  } { { "ModExp_tb.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812218429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812218429 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ModExp.v(83) " "Verilog HDL information at ModExp.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1367812218505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S0 s0 ModExp.v(27) " "Verilog HDL Declaration information at ModExp.v(27): object \"S0\" differs only in case from object \"s0\" in the same scope" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1367812218530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modexp.v 1 1 " "Found 1 design units, including 1 entities, in source file modexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModExp " "Found entity 1: ModExp" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812218531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812218531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file m_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_mem " "Found entity 1: m_mem" {  } { { "m_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/m_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812218552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812218552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file e_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_mem " "Found entity 1: e_mem" {  } { { "e_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/e_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812218566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812218566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_parameter.v 0 0 " "Found 0 design units, including 0 entities, in source file _parameter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812218570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ModExp " "Elaborating entity \"ModExp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1367812219676 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ModExp.v(101) " "Verilog HDL assignment warning at ModExp.v(101): truncated value with size 32 to match size of target (7)" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367812220257 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ModExp.v(844) " "Verilog HDL assignment warning at ModExp.v(844): truncated value with size 32 to match size of target (7)" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1367812220257 "|ModExp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_add mul_add:mul_add0 " "Elaborating entity \"mul_add\" for hierarchy \"mul_add:mul_add0\"" {  } { { "ModExp.v" "mul_add0" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812220265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_mem m_mem:m_mem0 " "Elaborating entity \"m_mem\" for hierarchy \"m_mem:m_mem0\"" {  } { { "ModExp.v" "m_mem0" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812220302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram m_mem:m_mem0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"m_mem:m_mem0\|altsyncram:altsyncram_component\"" {  } { { "m_mem.v" "altsyncram_component" { Text "C:/altera/12.1sp1/ModExp with M4K 2/m_mem.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812220742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "m_mem:m_mem0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"m_mem:m_mem0\|altsyncram:altsyncram_component\"" {  } { { "m_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/m_mem.v" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367812220767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "m_mem:m_mem0\|altsyncram:altsyncram_component " "Instantiated megafunction \"m_mem:m_mem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812220784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812220784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812220784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=m " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=m\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812220784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812220784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 128 " "Parameter \"maximum_depth\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812220784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812220784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812220784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812220784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812220784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812220784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812220784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812220784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812220784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812220784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mMem.mif " "Parameter \"init_file\" = \"mMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812220784 ""}  } { { "m_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/m_mem.v" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367812220784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gg1 " "Found entity 1: altsyncram_1gg1" {  } { { "db/altsyncram_1gg1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_1gg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812221021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812221021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1gg1 m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated " "Elaborating entity \"altsyncram_1gg1\" for hierarchy \"m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812221023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c8c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c8c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c8c2 " "Found entity 1: altsyncram_c8c2" {  } { { "db/altsyncram_c8c2.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_c8c2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812221132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812221132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c8c2 m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|altsyncram_c8c2:altsyncram1 " "Elaborating entity \"altsyncram_c8c2\" for hierarchy \"m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|altsyncram_c8c2:altsyncram1\"" {  } { { "db/altsyncram_1gg1.tdf" "altsyncram1" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_1gg1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812221134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1gg1.tdf" "mgl_prim2" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_1gg1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812222310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1gg1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_1gg1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367812222358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1828716544 " "Parameter \"NODE_NAME\" = \"1828716544\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222359 ""}  } { { "db/altsyncram_1gg1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_1gg1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367812222359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812222408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r_mem r_mem:r_mem0 " "Elaborating entity \"r_mem\" for hierarchy \"r_mem:r_mem0\"" {  } { { "ModExp.v" "r_mem0" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812222453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram r_mem:r_mem0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"r_mem:r_mem0\|altsyncram:altsyncram_component\"" {  } { { "r_mem.v" "altsyncram_component" { Text "C:/altera/12.1sp1/ModExp with M4K 2/r_mem.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812222531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "r_mem:r_mem0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"r_mem:r_mem0\|altsyncram:altsyncram_component\"" {  } { { "r_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/r_mem.v" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367812222550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "r_mem:r_mem0\|altsyncram:altsyncram_component " "Instantiated megafunction \"r_mem:r_mem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=r " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=r\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 128 " "Parameter \"maximum_depth\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rMem.mif " "Parameter \"init_file\" = \"rMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222551 ""}  } { { "r_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/r_mem.v" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367812222551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgg1 " "Found entity 1: altsyncram_bgg1" {  } { { "db/altsyncram_bgg1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_bgg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812222638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812222638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bgg1 r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated " "Elaborating entity \"altsyncram_bgg1\" for hierarchy \"r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812222641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h8c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h8c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h8c2 " "Found entity 1: altsyncram_h8c2" {  } { { "db/altsyncram_h8c2.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_h8c2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812222747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812222747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h8c2 r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|altsyncram_h8c2:altsyncram1 " "Elaborating entity \"altsyncram_h8c2\" for hierarchy \"r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|altsyncram_h8c2:altsyncram1\"" {  } { { "db/altsyncram_bgg1.tdf" "altsyncram1" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_bgg1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812222750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_bgg1.tdf" "mgl_prim2" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_bgg1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812222784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_bgg1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_bgg1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367812222813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1912602624 " "Parameter \"NODE_NAME\" = \"1912602624\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222813 ""}  } { { "db/altsyncram_bgg1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_bgg1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367812222813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_mem e_mem:e_mem0 " "Elaborating entity \"e_mem\" for hierarchy \"e_mem:e_mem0\"" {  } { { "ModExp.v" "e_mem0" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812222820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram e_mem:e_mem0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"e_mem:e_mem0\|altsyncram:altsyncram_component\"" {  } { { "e_mem.v" "altsyncram_component" { Text "C:/altera/12.1sp1/ModExp with M4K 2/e_mem.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812222839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "e_mem:e_mem0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"e_mem:e_mem0\|altsyncram:altsyncram_component\"" {  } { { "e_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/e_mem.v" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367812222850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "e_mem:e_mem0\|altsyncram:altsyncram_component " "Instantiated megafunction \"e_mem:e_mem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=e " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=e\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 128 " "Parameter \"maximum_depth\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file eMem.mif " "Parameter \"init_file\" = \"eMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812222851 ""}  } { { "e_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/e_mem.v" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367812222851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hfg1 " "Found entity 1: altsyncram_hfg1" {  } { { "db/altsyncram_hfg1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_hfg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812222934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812222934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hfg1 e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated " "Elaborating entity \"altsyncram_hfg1\" for hierarchy \"e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812222937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_48c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_48c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_48c2 " "Found entity 1: altsyncram_48c2" {  } { { "db/altsyncram_48c2.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_48c2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812223051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812223051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_48c2 e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|altsyncram_48c2:altsyncram1 " "Elaborating entity \"altsyncram_48c2\" for hierarchy \"e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|altsyncram_48c2:altsyncram1\"" {  } { { "db/altsyncram_hfg1.tdf" "altsyncram1" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_hfg1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812223053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hfg1.tdf" "mgl_prim2" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_hfg1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812223073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hfg1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_hfg1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367812223093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1694498816 " "Parameter \"NODE_NAME\" = \"1694498816\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223094 ""}  } { { "db/altsyncram_hfg1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_hfg1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367812223094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_mem t_mem:t_mem0 " "Elaborating entity \"t_mem\" for hierarchy \"t_mem:t_mem0\"" {  } { { "ModExp.v" "t_mem0" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812223100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram t_mem:t_mem0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"t_mem:t_mem0\|altsyncram:altsyncram_component\"" {  } { { "t_mem.v" "altsyncram_component" { Text "C:/altera/12.1sp1/ModExp with M4K 2/t_mem.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812223120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "t_mem:t_mem0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"t_mem:t_mem0\|altsyncram:altsyncram_component\"" {  } { { "t_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/t_mem.v" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367812223158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "t_mem:t_mem0\|altsyncram:altsyncram_component " "Instantiated megafunction \"t_mem:t_mem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=t " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=t\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 128 " "Parameter \"maximum_depth\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tMem.mif " "Parameter \"init_file\" = \"tMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223158 ""}  } { { "t_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/t_mem.v" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367812223158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgg1 " "Found entity 1: altsyncram_fgg1" {  } { { "db/altsyncram_fgg1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_fgg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812223238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812223238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgg1 t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated " "Elaborating entity \"altsyncram_fgg1\" for hierarchy \"t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812223240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j8c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j8c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j8c2 " "Found entity 1: altsyncram_j8c2" {  } { { "db/altsyncram_j8c2.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_j8c2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812223372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812223372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j8c2 t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|altsyncram_j8c2:altsyncram1 " "Elaborating entity \"altsyncram_j8c2\" for hierarchy \"t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|altsyncram_j8c2:altsyncram1\"" {  } { { "db/altsyncram_fgg1.tdf" "altsyncram1" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_fgg1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812223374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fgg1.tdf" "mgl_prim2" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_fgg1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812223407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fgg1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_fgg1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367812223442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1946157056 " "Parameter \"NODE_NAME\" = \"1946157056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223443 ""}  } { { "db/altsyncram_fgg1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_fgg1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367812223443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nprime0_mem nprime0_mem:nprime0_mem0 " "Elaborating entity \"nprime0_mem\" for hierarchy \"nprime0_mem:nprime0_mem0\"" {  } { { "ModExp.v" "nprime0_mem0" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812223449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\"" {  } { { "nprime0_mem.v" "altsyncram_component" { Text "C:/altera/12.1sp1/ModExp with M4K 2/nprime0_mem.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812223479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\"" {  } { { "nprime0_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/nprime0_mem.v" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367812223496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component " "Instantiated megafunction \"nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=nprime0 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=nprime0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32 " "Parameter \"maximum_depth\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1 " "Parameter \"numwords_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nprime0Mem.mif " "Parameter \"init_file\" = \"nprime0Mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223497 ""}  } { { "nprime0_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/nprime0_mem.v" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367812223497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nfh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nfh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nfh1 " "Found entity 1: altsyncram_nfh1" {  } { { "db/altsyncram_nfh1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_nfh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812223575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812223575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nfh1 nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated " "Elaborating entity \"altsyncram_nfh1\" for hierarchy \"nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812223577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ic2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ic2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ic2 " "Found entity 1: altsyncram_4ic2" {  } { { "db/altsyncram_4ic2.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_4ic2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812223705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812223705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ic2 nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|altsyncram_4ic2:altsyncram1 " "Elaborating entity \"altsyncram_4ic2\" for hierarchy \"nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|altsyncram_4ic2:altsyncram1\"" {  } { { "db/altsyncram_nfh1.tdf" "altsyncram1" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_nfh1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812223707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_nfh1.tdf" "mgl_prim2" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_nfh1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812223738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_nfh1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_nfh1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367812223755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1852863081 " "Parameter \"NODE_NAME\" = \"1852863081\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223756 ""}  } { { "db/altsyncram_nfh1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_nfh1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367812223756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_mem n_mem:n_mem0 " "Elaborating entity \"n_mem\" for hierarchy \"n_mem:n_mem0\"" {  } { { "ModExp.v" "n_mem0" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812223762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram n_mem:n_mem0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"n_mem:n_mem0\|altsyncram:altsyncram_component\"" {  } { { "n_mem.v" "altsyncram_component" { Text "C:/altera/12.1sp1/ModExp with M4K 2/n_mem.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812223791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "n_mem:n_mem0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"n_mem:n_mem0\|altsyncram:altsyncram_component\"" {  } { { "n_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/n_mem.v" 43 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367812223807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "n_mem:n_mem0\|altsyncram:altsyncram_component " "Instantiated megafunction \"n_mem:n_mem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=n " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=n\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 128 " "Parameter \"maximum_depth\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nMem.mif " "Parameter \"init_file\" = \"nMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812223807 ""}  } { { "n_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/n_mem.v" 43 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367812223807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3gg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3gg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3gg1 " "Found entity 1: altsyncram_3gg1" {  } { { "db/altsyncram_3gg1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_3gg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812223884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812223884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3gg1 n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated " "Elaborating entity \"altsyncram_3gg1\" for hierarchy \"n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812223886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d8c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d8c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d8c2 " "Found entity 1: altsyncram_d8c2" {  } { { "db/altsyncram_d8c2.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_d8c2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812224022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812224022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d8c2 n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|altsyncram_d8c2:altsyncram1 " "Elaborating entity \"altsyncram_d8c2\" for hierarchy \"n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|altsyncram_d8c2:altsyncram1\"" {  } { { "db/altsyncram_3gg1.tdf" "altsyncram1" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_3gg1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812224024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3gg1.tdf" "mgl_prim2" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_3gg1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812224065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3gg1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_3gg1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367812224094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1845493760 " "Parameter \"NODE_NAME\" = \"1845493760\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224095 ""}  } { { "db/altsyncram_3gg1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_3gg1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367812224095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "res_mem res_mem:res_mem0 " "Elaborating entity \"res_mem\" for hierarchy \"res_mem:res_mem0\"" {  } { { "ModExp.v" "res_mem0" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812224101 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q res_mem.v(14) " "Verilog HDL or VHDL warning at res_mem.v(14): object \"q\" assigned a value but never read" {  } { { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1367812224122 "|ModExp|res_mem:res_mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram res_mem:res_mem0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"res_mem:res_mem0\|altsyncram:altsyncram_component\"" {  } { { "res_mem.v" "altsyncram_component" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812224174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "res_mem:res_mem0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"res_mem:res_mem0\|altsyncram:altsyncram_component\"" {  } { { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367812224195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "res_mem:res_mem0\|altsyncram:altsyncram_component " "Instantiated megafunction \"res_mem:res_mem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint EENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=res " "Parameter \"lpm_hint\" = \"EENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=res\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 128 " "Parameter \"maximum_depth\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812224195 ""}  } { { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367812224195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l5d1 " "Found entity 1: altsyncram_l5d1" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812224286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812224286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l5d1 res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated " "Elaborating entity \"altsyncram_l5d1\" for hierarchy \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1367812224289 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[0\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[1\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[2\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[3\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[4\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[5\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[6\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[7\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[8\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[9\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[10\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[11\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[12\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 264 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[13\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[14\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[15\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[16\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 340 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[17\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[18\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[19\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[20\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[21\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[22\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[23\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[24\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 492 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[25\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[26\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 530 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[27\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[28\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[29\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[30\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[31\] " "Synthesized away node \"res_mem:res_mem0\|altsyncram:altsyncram_component\|altsyncram_l5d1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_l5d1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_l5d1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "res_mem.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/res_mem.v" 41 0 0 } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1367812229664 "|ModExp|res_mem:res_mem0|altsyncram:altsyncram_component|altsyncram_l5d1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1367812229664 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1367812229664 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "m_in_rtl_0 " "Inferred RAM node \"m_in_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1367812248299 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "t_in_rtl_0 " "Inferred RAM node \"t_in_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1367812248302 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "e_in " "RAM logic \"e_in\" is uninferred due to asynchronous read logic" {  } { { "ModExp.v" "e_in" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1367812248304 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "n_in " "RAM logic \"n_in\" is uninferred due to asynchronous read logic" {  } { { "ModExp.v" "n_in" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1367812248304 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1367812248304 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "m_in_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"m_in_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367812285292 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "t_in_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"t_in_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1367812285292 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1367812285292 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1367812285292 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mul_add:mul_add0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mul_add:mul_add0\|Mult0\"" {  } { { "mul_add.v" "Mult0" { Text "C:/altera/12.1sp1/ModExp with M4K 2/mul_add.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1367812285313 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1367812285313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:m_in_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:m_in_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367812285373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:m_in_rtl_0 " "Instantiated megafunction \"altsyncram:m_in_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285374 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367812285374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_crg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_crg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_crg1 " "Found entity 1: altsyncram_crg1" {  } { { "db/altsyncram_crg1.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/altsyncram_crg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812285465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812285465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mul_add:mul_add0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mul_add:mul_add0\|lpm_mult:Mult0\"" {  } { { "mul_add.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/mul_add.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1367812285622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mul_add:mul_add0\|lpm_mult:Mult0 " "Instantiated megafunction \"mul_add:mul_add0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1367812285622 ""}  } { { "mul_add.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/mul_add.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1367812285622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367812285749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367812285749 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1367812295662 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1367812296289 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1367812296289 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1367812299740 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1367812299740 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1367812408672 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/12.1sp1/ModExp with M4K 2/output_files/ModExp.map.smsg " "Generated suppressed messages file C:/altera/12.1sp1/ModExp with M4K 2/output_files/ModExp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1367812410578 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1367812414775 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1367812414775 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49177 " "Implemented 49177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1367812420254 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1367812420254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48874 " "Implemented 48874 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1367812420254 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1367812420254 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1367812420254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1367812420254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367812420415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 20:53:40 2013 " "Processing ended: Sun May 05 20:53:40 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367812420415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:46 " "Elapsed time: 00:03:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367812420415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:24 " "Total CPU time (on all processors): 00:03:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367812420415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367812420415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367812424552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367812424553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 20:53:44 2013 " "Processing started: Sun May 05 20:53:44 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367812424553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367812424553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ModExp -c ModExp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ModExp -c ModExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367812424553 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1367812429716 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ModExp EP2C50F484C6 " "Selected device EP2C50F484C6 for design \"ModExp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1367812430278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367812430313 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367812430314 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1367812432603 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1367812432636 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C6 " "Device EP2C15AF484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367812434422 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C6 " "Device EP2C20F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367812434422 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Device EP2C35F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1367812434422 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1367812434422 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65627 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1367812434574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65628 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1367812434574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS142p/nCEO~ W20 " "Pin ~LVDS142p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~LVDS142p/nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS142p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65629 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1367812434574 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1367812434574 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1367812435034 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367812441650 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367812441650 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1367812441650 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1367812441650 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ModExp.sdc " "Synopsys Design Constraints File file not found: 'ModExp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1367812442204 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1367812443387 "|ModExp|clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1367812444034 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367812444035 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367812444035 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367812444035 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1367812444035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367812448836 ""}  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 77 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367812448836 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367812448870 ""}  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 64932 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367812448870 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367812448871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "z0\[0\]~0 " "Destination node z0\[0\]~0" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { z0[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30907 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39621 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addr_buf\[0\]~1 " "Destination node addr_buf\[0\]~1" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_buf[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 43416 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "last_c0\[31\]~0 " "Destination node last_c0\[31\]~0" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { last_c0[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 43485 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[0\] " "Destination node x0\[0\]" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 18259 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[1\] " "Destination node x0\[1\]" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 18258 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[2\] " "Destination node x0\[2\]" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 18257 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[3\] " "Destination node x0\[3\]" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 18256 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[4\] " "Destination node x0\[4\]" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 18255 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x0\[5\] " "Destination node x0\[5\]" {  } { { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 96 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 18254 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367812448871 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367812448871 ""}  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "ModExp.v" "" { Text "C:/altera/12.1sp1/ModExp with M4K 2/ModExp.v" 8 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 78 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367812448871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367812448872 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65618 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448872 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367812448872 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65134 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367812448872 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367812448874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65410 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65411 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448874 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65619 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448874 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367812448874 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 64957 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367812448874 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367812448875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65476 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 28077 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30817 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30818 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448875 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367812448875 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65028 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367812448875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367812448877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~10 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~10" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65513 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 28079 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30832 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30833 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448877 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367812448877 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65021 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367812448877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367812448878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~17 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~17" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65520 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 28081 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30847 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30848 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448878 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367812448878 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65014 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367812448878 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367812448878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~24 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~24" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65527 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 28083 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30862 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30863 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448878 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367812448878 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65007 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367812448878 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[6\]\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[6\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367812448879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~38 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~38" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65541 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 64 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 28087 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 702 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30892 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448879 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30893 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448879 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367812448879 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 64993 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367812448879 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367812448880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~7 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~7" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65486 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30819 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30827 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[21\]~1 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[21\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30830 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39285 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39311 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 43428 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47021 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47342 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6 " "Destination node m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_mem:m_mem0|altsyncram:altsyncram_component|altsyncram_1gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 56159 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367812448880 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367812448880 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65025 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367812448880 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367812448882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~14 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~14" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65517 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30834 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30842 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[6\]~1 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[6\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30845 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39332 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39358 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 43437 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47024 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47088 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6 " "Destination node r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_mem:r_mem0|altsyncram:altsyncram_component|altsyncram_bgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47098 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367812448882 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367812448882 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65018 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367812448882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367812448884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~21 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~21" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65524 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30849 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30857 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[9\]~1 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[9\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30860 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39379 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39406 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 43446 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47027 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47343 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6 " "Destination node e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_mem:e_mem0|altsyncram:altsyncram_component|altsyncram_hfg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 52296 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367812448884 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367812448884 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65011 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367812448884 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367812448886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~28 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~28" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65531 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30864 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30872 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[21\]~1 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[21\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30875 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39427 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39453 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 43455 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47030 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47344 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6 " "Destination node t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_mem:t_mem0|altsyncram:altsyncram_component|altsyncram_fgg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 56160 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367812448886 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367812448886 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65004 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367812448886 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[5\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[5\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367812448888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~35 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~35" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65538 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ir_loaded_address_reg\[0\]~0 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ir_loaded_address_reg\[0\]~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 553 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30878 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30887 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[10\]~1 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[10\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30890 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg~0 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 157 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39472 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39494 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 43460 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47034 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47345 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6 " "Destination node nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nprime0_mem:nprime0_mem0|altsyncram:altsyncram_component|altsyncram_nfh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 56161 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448888 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367812448888 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367812448888 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 64997 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367812448888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[6\]\[3\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[6\]\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1367812448890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~42 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|shadow_irf_reg~42" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 340 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 65545 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~1" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30894 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~0" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30900 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[12\]~1 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[12\]~1" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 30903 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3" {  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39515 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~2" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 39529 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~3" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 43482 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~4" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47038 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~5" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 47346 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6 " "Destination node n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg~6" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 158 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_mem:n_mem0|altsyncram:altsyncram_component|altsyncram_3gg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 56162 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1367812448890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1367812448890 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1367812448890 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 861 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[6][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 0 { 0 ""} 0 64990 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1367812448890 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1367812456201 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1367812456321 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1367812456326 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1367812456446 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1367812456597 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1367812456713 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1367812457813 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Embedded multiplier block " "Packed 128 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1367812463198 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "128 " "Created 128 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1367812463198 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1367812463198 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1367812464269 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367812479022 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|reset~clkctrl " "Asynchronous signal \|ModExp\|reset~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[0\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[0\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[6\]\[0\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[6\]\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Asynchronous signal \|ModExp\|m_mem:m_mem0\|altsyncram:altsyncram_component\|altsyncram_1gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Asynchronous signal \|ModExp\|r_mem:r_mem0\|altsyncram:altsyncram_component\|altsyncram_bgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Asynchronous signal \|ModExp\|e_mem:e_mem0\|altsyncram:altsyncram_component\|altsyncram_hfg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Asynchronous signal \|ModExp\|t_mem:t_mem0\|altsyncram:altsyncram_component\|altsyncram_fgg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Asynchronous signal \|ModExp\|nprime0_mem:nprime0_mem0\|altsyncram:altsyncram_component\|altsyncram_nfh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0 " "Asynchronous signal \|ModExp\|n_mem:n_mem0\|altsyncram:altsyncram_component\|altsyncram_3gg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[3\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[3\]\[3\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[3\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[4\]\[3\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[5\]\[0\] " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[5\]\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[5\]\[3\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[5\]\[3\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[6\]\[3\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|irf_reg\[6\]\[3\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~clkctrl " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg " "Asynchronous signal \|ModExp\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1367812479637 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "23 0 " "Found 23 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1 1367812479637 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1 1367812479637 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1367812479687 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367812480277 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1367812484018 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367812484083 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1367812487706 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367812487706 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1367812491438 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:34 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:34" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1367812498124 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:05 " "Fitter preparation operations ending: elapsed time is 00:01:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367812498878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1367812508136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:52 " "Fitter placement preparation operations ending: elapsed time is 00:00:52" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367812559905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1367812560896 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1367812727213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:46 " "Fitter placement operations ending: elapsed time is 00:02:46" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367812727213 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1367812727266 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367812732824 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1 1367812733567 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1367812733569 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367812733570 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1367812737351 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367812737384 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1367812738569 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367812738570 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1367812740523 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1367812740529 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1367812743495 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:22 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:22" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1367812748834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1367812756885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "37 " "Router estimated average interconnect usage is 37% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "65 X57_Y22 X68_Y32 " "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X57_Y22 to location X68_Y32" {  } { { "loc" "" { Generic "C:/altera/12.1sp1/ModExp with M4K 2/" { { 1 { 0 "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X57_Y22 to location X68_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X57_Y22 to location X68_Y32"} 57 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1367812790488 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1367812790488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:55 " "Fitter routing operations ending: elapsed time is 00:00:55" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367812815026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1367812815048 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1367812815048 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1367812816669 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[0\] 0 " "Pin \"res_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[1\] 0 " "Pin \"res_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[2\] 0 " "Pin \"res_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[3\] 0 " "Pin \"res_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[4\] 0 " "Pin \"res_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[5\] 0 " "Pin \"res_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[6\] 0 " "Pin \"res_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[7\] 0 " "Pin \"res_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[8\] 0 " "Pin \"res_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[9\] 0 " "Pin \"res_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[10\] 0 " "Pin \"res_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[11\] 0 " "Pin \"res_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[12\] 0 " "Pin \"res_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[13\] 0 " "Pin \"res_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[14\] 0 " "Pin \"res_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[15\] 0 " "Pin \"res_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[16\] 0 " "Pin \"res_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[17\] 0 " "Pin \"res_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[18\] 0 " "Pin \"res_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[19\] 0 " "Pin \"res_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[20\] 0 " "Pin \"res_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[21\] 0 " "Pin \"res_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[22\] 0 " "Pin \"res_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[23\] 0 " "Pin \"res_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[24\] 0 " "Pin \"res_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[25\] 0 " "Pin \"res_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[26\] 0 " "Pin \"res_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[27\] 0 " "Pin \"res_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[28\] 0 " "Pin \"res_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[29\] 0 " "Pin \"res_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[30\] 0 " "Pin \"res_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "res_out\[31\] 0 " "Pin \"res_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1367812818265 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1367812818265 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1367812832837 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1367812836714 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1367812853485 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:40 " "Fitter post-fit operations ending: elapsed time is 00:00:40" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1367812856256 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1367812857164 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1367812858093 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/12.1sp1/ModExp with M4K 2/output_files/ModExp.fit.smsg " "Generated suppressed messages file C:/altera/12.1sp1/ModExp with M4K 2/output_files/ModExp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1367812862672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "943 " "Peak virtual memory: 943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367812875511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 21:01:15 2013 " "Processing ended: Sun May 05 21:01:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367812875511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:31 " "Elapsed time: 00:07:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367812875511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:20 " "Total CPU time (on all processors): 00:07:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367812875511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367812875511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367812884041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367812884042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 21:01:23 2013 " "Processing started: Sun May 05 21:01:23 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367812884042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367812884042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ModExp -c ModExp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ModExp -c ModExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367812884042 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1367812890612 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1367812890778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "405 " "Peak virtual memory: 405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367812892906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 21:01:32 2013 " "Processing ended: Sun May 05 21:01:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367812892906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367812892906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367812892906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367812892906 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1367812894027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367812895401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367812895403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 21:01:34 2013 " "Processing started: Sun May 05 21:01:34 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367812895403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367812895403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ModExp -c ModExp " "Command: quartus_sta ModExp -c ModExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367812895403 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1367812896774 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1367812898456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367812898494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1367812898494 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367812903772 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1367812903772 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1367812903772 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1367812903772 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ModExp.sdc " "Synopsys Design Constraints File file not found: 'ModExp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1367812903895 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1367812904093 "|ModExp|clk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1367812904485 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1367812904503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367812904514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367812904523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367812904529 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367812904534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367812904546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367812904550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367812904550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367812904550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1367812904550 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1367812904901 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1367812904932 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1367812907024 "|ModExp|clk"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367812907135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367812907141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367812907146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1367812907152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367812907156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367812907156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1367812907156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1367812907156 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1367812907186 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1367812907652 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1367812908018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367812908805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 21:01:48 2013 " "Processing ended: Sun May 05 21:01:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367812908805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367812908805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367812908805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367812908805 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367812911029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367812911030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 21:01:50 2013 " "Processing started: Sun May 05 21:01:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367812911030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367812911030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ModExp -c ModExp " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ModExp -c ModExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367812911030 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ModExp.vo\", \"ModExp_fast.vo ModExp_v.sdo ModExp_v_fast.sdo C:/altera/12.1sp1/ModExp with M4K 2/simulation/modelsim/ simulation " "Generated files \"ModExp.vo\", \"ModExp_fast.vo\", \"ModExp_v.sdo\" and \"ModExp_v_fast.sdo\" in directory \"C:/altera/12.1sp1/ModExp with M4K 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1367812940317 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/altera/12.1sp1/ModExp with M4K 2/timing/stamp//ModExp_6_board_slow.mod C:/altera/12.1sp1/ModExp with M4K 2/timing/stamp//ModExp_6_board_slow.data " "Generated files \"C:/altera/12.1sp1/ModExp with M4K 2/timing/stamp//ModExp_6_board_slow.mod\" and \"C:/altera/12.1sp1/ModExp with M4K 2/timing/stamp//ModExp_6_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "" 0 -1 1367812940554 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/altera/12.1sp1/ModExp with M4K 2/timing/stamp//ModExp_min_board_fast.mod C:/altera/12.1sp1/ModExp with M4K 2/timing/stamp//ModExp_min_board_fast.data " "Generated files \"C:/altera/12.1sp1/ModExp with M4K 2/timing/stamp//ModExp_min_board_fast.mod\" and \"C:/altera/12.1sp1/ModExp with M4K 2/timing/stamp//ModExp_min_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "" 0 -1 1367812940605 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/altera/12.1sp1/ModExp with M4K 2/timing/stamp//ModExp_board.mod C:/altera/12.1sp1/ModExp with M4K 2/timing/stamp//ModExp_board.data " "Generated files \"C:/altera/12.1sp1/ModExp with M4K 2/timing/stamp//ModExp_board.mod\" and \"C:/altera/12.1sp1/ModExp with M4K 2/timing/stamp//ModExp_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "" 0 -1 1367812940619 ""}
{ "Info" "IIBISO_UNMATCHED_CFG_PIN_MESSAGE" "2 " "Model for 2 configuration pin(s) is not included in the IBIS output file" { { "Info" "IIBISO_UNMATCHED_CFG_PIN" "~nCSO~ " "Pin \"~nCSO~\" has no supported IBIS model" {  } {  } 0 197004 "Pin \"%1!s!\" has no supported IBIS model" 0 0 "" 0 -1 1367812942445 ""} { "Info" "IIBISO_UNMATCHED_CFG_PIN" "~ASDO~ " "Pin \"~ASDO~\" has no supported IBIS model" {  } {  } 0 197004 "Pin \"%1!s!\" has no supported IBIS model" 0 0 "" 0 -1 1367812942445 ""}  } {  } 0 197003 "Model for %1!d! configuration pin(s) is not included in the IBIS output file" 0 0 "" 0 -1 1367812942445 ""}
{ "Info" "IQNETO_DONE_IBIS_GENERATION" "C:/altera/12.1sp1/ModExp with M4K 2/board/ibis/ModExp.ibs " "Generated IBIS Output File C:/altera/12.1sp1/ModExp with M4K 2/board/ibis/ModExp.ibs for board level analysis" {  } {  } 0 199050 "Generated IBIS Output File %1!s! for board level analysis" 0 0 "" 0 -1 1367812942450 ""}
{ "Warning" "WQNETO_BSDL_UNSUPPORTED_FAMILY" "" "Device family does not support board-level Boundary-Scan Description Language file generation" {  } {  } 0 199064 "Device family does not support board-level Boundary-Scan Description Language file generation" 0 0 "" 0 -1 1367812942451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "615 " "Peak virtual memory: 615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367812943296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 21:02:23 2013 " "Processing ended: Sun May 05 21:02:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367812943296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367812943296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367812943296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367812943296 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus II Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367812945571 ""}
