
<html><head><title>Managing Netlist Generation</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-09-19" />
<meta name="CreateTime" content="1600542792" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use the Virtuoso SystemVerilog Netlister to generate netlist views." />
<meta name="DocTitle" content="Virtuoso SystemVerilog Netlister User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Managing Netlist Generation" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vsvn" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-19" />
<meta name="ModifiedTime" content="1600542792" />
<meta name="NextFile" content="appEnvVars.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap2.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso SystemVerilog Netlister User Guide -- Managing Netlist Generation" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vsvnICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vsvnTOC.html">Contents</a></li><li><a class="prev" href="chap2.html" title="Using SystemVerilog in Batch Mode">Using SystemVerilog in Batch M ...</a></li><li style="float: right;"><a class="viewPrint" href="vsvn.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="appEnvVars.html" title="Environment Variables">Environment Variables</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso SystemVerilog Netlister User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>3
<a id="pgfId-1078566"></a></h1>
<h1>
<a id="pgfId-1078567"></a><hr />
Managing Netlist Generation<hr />
</h1>

<p>
<a id="pgfId-1112871"></a>This chapter describes how to use SystemVerilog Netlister to netlist a design and manage states. </p>
<p>
<a id="pgfId-1078568"></a>It contains the following topics:</p>
<ul><li>
<a id="pgfId-1078580"></a><a href="chap3.html#28011">Netlisting a Design</a><ul><li>
<a id="pgfId-1113076"></a><a href="chap3.html#91694">Specifying a Design</a></li><li>
<a id="pgfId-1113082"></a><a href="chap3.html#79498">Setting Up Netlist Generation Options</a></li><li>
<a id="pgfId-1113088"></a><a href="chap3.html#89247">Setting Up Design Variables</a></li><li>
<a id="pgfId-1113094"></a><a href="chap3.html#15337">Generating a Netlist</a></li><li>
<a id="pgfId-1113100"></a><a href="chap3.html#15898">Viewing a Netlist</a></li></ul></li><li>
<a id="pgfId-1080427"></a><a href="chap3.html#49860">Managing States</a></li><li>
<a id="pgfId-1116127"></a><a href="chap3.html#56813">Customizing Netlist Generation Using .simrc</a></li><li>
<a id="pgfId-1130817"></a><a href="chap3.html#56792">Adding Port Properties to an Instance</a></li></ul>









<h2>
<a id="pgfId-1078651"></a><a id="28011"></a>Netlisting a Design</h2>

<p>
<a id="pgfId-1078652"></a>You can generate a netlist, which contains connectivity information of a design, after you have specified the design. Configure the netlist generation options before you generate the netlist. When you generate the netlist, SystemVerilog Netlister creates a netlist file of your design based on the settings that you specify and lets you view the netlist file.</p>
<p>
<a id="pgfId-1078653"></a>This section contains the following topics:</p>
<ul><li>
<a id="pgfId-1103108"></a><a href="chap3.html#91694">Specifying a Design</a></li><li>
<a id="pgfId-1078657"></a><a href="chap3.html#79498">Setting Up Netlist Generation Options</a><ul><li>
<a id="pgfId-1121270"></a><a href="chap3.html#48511">Importing a SystemVerilog Package File</a></li><li>
<a id="pgfId-1123991"></a><a href="chap3.html#44891">Specifying Additional Arguments</a></li></ul></li><li>
<a id="pgfId-1103072"></a><a href="chap3.html#89247">Setting Up Design Variables</a></li><li>
<a id="pgfId-1092280"></a><a href="chap3.html#15337">Generating a Netlist</a></li><li>
<a id="pgfId-1103674"></a><a href="chap3.html#15898">Viewing a Netlist</a></li></ul>







<h3>
<a id="pgfId-1103139"></a><a id="91694"></a>Specif<a id="designSelForm"></a>ying a Design </h3>

<p>
<a id="pgfId-1103140"></a>You can start netlist generation by specifying a design. </p>
<p>
<a id="pgfId-1104434"></a>To specify a design:</p>
<ol><li>
<a id="pgfId-1104500"></a>Open<em> </em>the SystemVerilog Netlister window. See <a href="chap1.html#18900">Launching the SystemVerilog Netlister Interface</a>.</li><li>
<a id="pgfId-1104508"></a>Click <em>Browse </em>in the <em>Design</em> group box. <br />
<a id="pgfId-1118130"></a>The <em>Select Design/Directory</em> window appears.
 <br /><div class="webflare-div-image">
<img width="594" height="419" src="images/chap3-2.gif" /></div></li><li>
<a id="pgfId-1104730"></a>Select a library from the <em>Library</em> list. <br />
<a id="pgfId-1118139"></a>The cells in the specified library appear in the <em>Cell</em> list. </li><li>
<a id="pgfId-1104895"></a>Select a cell from the <em>Cell</em> list. <br />
<a id="pgfId-1118145"></a>The views in the specified cell appear in the <em>View </em>list. </li><li>
<a id="pgfId-1105329"></a>Select a config view from the <em>View</em> list. </li><li>
<a id="pgfId-1104786"></a>Specify a new project directory name in the <em>Project directory</em> field, if required. <br />
<a id="pgfId-1119327"></a>The default project directory name is <code>sv-netlist</code>. <br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1103350"></a>The project directory contains various subdirectories. When you select a library, cell, and view in the <em>Select Design/Directory</em> window, a new subdirectory is created in the project directory. The subdirectory derives its name from the library, cell, and view names that you select in the design. For example, the typical directory structure of a design is as follows:</div></li></ol>














<a id="pgfId-1119333"></a><pre class="webflare-courier-new webflare-syx-syntax codeContent">
<code> </code><code><em>projectDir</em></code><code>/</code><code><em>lib</em></code><code>_</code><code><em>cell</em></code><code>_</code><code><em>view</em></code><code>/</code><code><em>netlist</em></code></pre>

<ol><li>
<a id="pgfId-1105131"></a>Click <em>OK</em> to select the design. </li></ol>
<p>
<a id="pgfId-1119361"></a>The CIW displays an appropriate message to indicate that the design specification is successful. </p>

<h3>
<a id="pgfId-1078667"></a><a id="79498"></a>Settin<a id="openOptsForm"></a>g Up Netlist Generation Options </h3>

<p>
<a id="pgfId-1078668"></a>You can set various options, based on which the SystemVerilog Netlister generates a netlist. </p>
<p>
<a id="pgfId-1082350"></a>To configure netlist generation options:</p>
<ol><li>
<a id="pgfId-1103387"></a>Open the SystemVerilog Netlister window. <br />
<a id="pgfId-1126978"></a>See <a href="chap1.html#18900">Launching the SystemVerilog Netlister Interface</a>.</li><li>
<a id="pgfId-1106535"></a>In the <em>Settings</em> group box, click <em>Open Option Form</em> to set additional options. <br />
<a id="pgfId-1126984"></a>The SystemVerilog Netlister Options form appears. </li><li>
<a id="pgfId-1103406"></a>The <em>Netlister</em> tab of the SystemVerilog Netlister Options form appears as follows:
<br /><div class="webflare-div-image">
<img width="652" height="558" src="images/chap3-3.gif" /></div>
<a id="pgfId-1119427"></a>Specify values as follows: <br /><table class="webflareTable" id="#id1120062">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1107256">
<a id="pgfId-1107256"></a>Field</span>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1107258">
<a id="pgfId-1107258"></a>Description</span>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1104061"></a><em>Port Declaration Format </em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1104079"></a>Select one of the following port declaration formats:</p>

<ul><li>
<a id="pgfId-1106730"></a>Non-ANSI (default)</li><li>
<a id="pgfId-1106739"></a>ANSI</li></ul>


<p>
<a id="pgfId-1116787"></a>When <code>hnlPrintNonAnsiSV</code> is set to <code>nil</code> in the <code>.simrc</code> file and datatype propagation is enabled, port declaration can be done only in ANSI format.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1104063"></a><em>Default Nettype </em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1104117"></a>Select one of the following net types to netlist the nets on the schematic: </p>

<ul><li>
<a id="pgfId-1110648"></a><em>interconnect</em>(default): If no net type is propagated, the net and the bus are declared explicitly as <em>interconnect</em>. </li><li>
<a id="pgfId-1106839"></a><em>wire</em>: A net without another explicitly set type is not declared. Here, only the bus is declared. Single-bit wires are not saved in the declaration because Xcelium resolves signals that are not explicitly declared to be of the type <em>wire</em>.</li></ul>


</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1104065"></a><em>Enable Datatype Propagation</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1104139"></a>Select the check box to enable data type propagation. It is not selected by default. </p>
<p>
<a id="pgfId-1129203"></a>Selecting this check box allows the propagation of both packed or unpacked, and datatype or portKind properties. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1128888"></a><em>Enable Array Type Propagation</em><a id="arrayRecog"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1128890"></a>Select the check box to enable array type propagation. It is not selected by default. </p>
<p>
<a id="pgfId-1128909"></a>Selecting this check box disables the <em>Enable Datatype Propagation</em> check box and allows recognition of packed and unpacked arrays. As a result, the SystemVerilog Netlister prints a bus, connected to a port of the type <code>real</code> or a net type, as unpacked, and propagates the unpacked property up to top level. However, the datatype of the port is not propagated.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1123049"></a><em>Enable auto package importing</em><a id="autoImportPkg"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1123085"></a>Select this check box to enable the auto-package handling feature. It allows SystemVerilog Netlister to automatically search and find the SystemVerilog package files on which the <code>systemverilog</code> modules in the design depend. It is not selected by default. See <a href="chap3.html#48511">Importing a SystemVerilog Package File</a>. </p>
<p>
<a id="pgfId-1126573"></a>Alternatively, you can manually pre-compile a package into a library that you define. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1104067"></a><em>Merge text source to single netlist</em><a id="93070"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1117067"></a>Select this check box to merge the text files to create a single and self-contained <code>netlist.sv</code> file. This file includes the netlist from the schematic and the original source files from the text view. </p>
<p>
<a id="pgfId-1130583"></a>If you select the <em>Merge text source to single netlist</em> check box, the contents of the <code>cds_alias.sv</code> or the <code>cds_globals.sv</code> file are printed in the netlist.sv file.</p>
<p>
<a id="pgfId-1130588"></a>However, deselecting the <em>Merge text source to single netlist</em> check box results in the following:</p>

<ul><li>
<a id="pgfId-1130563"></a>The absolute path of <code>cds_alias.sv</code> is printed in textInputs but removed from the <code>netlist.sv</code> file.</li><li>
<a id="pgfId-1130564"></a>The absolute path of <code>cds_global.sv</code> is printed in xrunArgs but removed from the <code>netlist.sv</code> file. </li><li>
<a id="pgfId-1130555"></a>When <a href="chap3.html#13445"><code>simVerilogGenerateSingleNetlistFile</code> is set to <code>t</code></a> in the <code>.simrc</code> file, it generates a single merged netlist, including <code>cds_alias.sv</code> and <code>cds_globals.sv</code>, if these files exist. When set to <code>nil</code>, it generates a split netlist.</li><li>
<a id="pgfId-1130505"></a>When <a href="chap3.html#72820"><em>Pre-Module Include File</em> or </a><a href="chap3.html#62377"><em>In-Module include File</em></a> and <em>Merge text source to single netlist</em> are selected, the contents of <em>Pre-Module Include File</em> or <em>In-Module Include File</em> are saved in <code>netlist.sv</code>.</li></ul>




</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1104069"></a><em>supply0 </em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1104185"></a>Specify a value to set the global ground net. This value is saved in the <code>cds_globals.sv</code> file. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1106943"></a><em>supply1</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1107041"></a>Specify a value to set the global power net. This value is saved in the <code>cds_globals.sv</code> file.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1120336"></a><em>Pre-Module Include File</em><a id="72820"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1120370"></a>Specify the file that the netlister must use as the include file before the module declaration in the netlist file generated for each hierarchical cellview. </p>
<p>
<a id="pgfId-1128074"></a>If <a href="chap3.html#68950"><code>hnlVerilogDumpIncludeFilesInNetlist</code> is set to <code>t</code></a>, the content of the include file is copied to the netlist, instead of an <code>&#8216;include</code> statement.</p>
<p>
<a id="pgfId-1128070"></a>Flag: <code>vlogifPreModuleIncludeFile</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1120340"></a><em>In-Module include File</em><a id="62377"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1120342"></a>Specify the file that the netlister must use as an include file immediately after the module declaration in the netlist file generated for each hierarchical cellview. </p>
<p>
<a id="pgfId-1128110"></a>If <a href="chap3.html#68950"><code>hnlVerilogDumpIncludeFilesInNetlist</code> is set to <code>t</code></a>, the content of the include file is copied to the netlist, instead of an <code>&#8216;include</code> statement.</p>
<p>
<a id="pgfId-1128111"></a>Flag: <code>vlogifInModuleIncludeFile</code></p>
</td>
</tr>
</tbody></table><br />
<a id="pgfId-1110079"></a>Observe the following points: <ul><li>
<a id="pgfId-1110092"></a>The <em>supply0</em> and <em>supply1</em> options support only global signals in the design. Cross-checking with the schematic is not supported. </li><li>
<a id="pgfId-1110951"></a>SystemVerilog Netlister supports customizing netlist generation using the <code>.simrc</code> file. However, SystemVerilog Netlister might not always support all the variables in <code>.simrc</code> that are supported by the SI Netlister. </li><li>
<a id="pgfId-1113851"></a>Datatype propagation and default net type selection result in the following scenarios:<ul><li>
<a id="pgfId-1113961"></a>When <em>Default Nettype</em> is set to <em>Interconnect</em> and <em>Enable Datatype Propagation</em> is deselected, the interconnects are printed in the netlist in the Non-ANSI format but the datatype is not propagated. </li><li>
<a id="pgfId-1114092"></a>When <em>Default Nettype</em> is set to <em>Interconnect</em> and <em>Enable Datatype Propagation</em> is selected, the interconnects, ports, and datatypes are printed in the netlist in the ANSI format. </li><li>
<a id="pgfId-1114104"></a>When <em>Default Nettype</em> is set to <em>Wire</em> and <em>Enable Datatype Propagation</em> is selected, interconnects are not printed in the design but the ports are printed with the datatype in the netlist in the ANSI format.</li></ul></li></ul></li><li>
<a id="pgfId-1103515"></a>Select the <em>Miscellaneous</em> tab of the SystemVerilog Netlister Options form. The form appears as follows:
<br /><div class="webflare-div-image">
<img width="586" height="499" src="images/chap3-4.gif" /></div>
<a id="pgfId-1119700"></a>Specify values as follows: 
<br /><table class="webflareTable" id="#id1119736">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1119559">
<a id="pgfId-1119559"></a>Field</span>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1119561">
<a id="pgfId-1119561"></a>Description</span>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1109178"></a><em>hdl.var file</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1109180"></a>Specify the name of an <code>hdl.var</code> file to include the simulation options. </p>
<p>
<a id="pgfId-1118679"></a>To know more about the <em>hdl.var</em> file, see the <h-hot><a actuate="user" class="URL" href="https://support.cadence.com/apex/techpubDocViewerPage?path=xrun/xrun19.09/The_XRUN_Command.html#TheXRUNCommand-ManagingYourxrunCommand" show="replace" xml:link="simple">Xcelium XRUN User Guide</a></h-hot>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1109182"></a><em>Pre-compiled libraries <br />(-reflib) </em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1109184"></a>Specify the name of a pre-compiled library. If you have a package definition, you can pre-complile the package into the same library or different libraries. </p>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1109886"></a>To manage text views of a design, pre-compile all the packages into a library. You can use <code>&#8211;reflib</code> to include all the libraries that contain the pre-compiled packages required in the design.</div>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1109186"></a><em>Create arguments file</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1109188"></a>Select this check box to create the <code>xrunArgs</code> file and other standard binding files. This file includes <code>netlist.sv</code>, <code>config.sv</code>, <code>textInputs</code>, binding files, and other files, such as <code>cds_globals.sv</code> and <code>cds_alias.sv</code>. These files are generated during netlisting and are needed for simulations.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1109190"></a><em>Create binding files for xrun only</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1116372"></a>Select this check box only if you use <code>xrun</code>. Selecting this check box automatically selects the <em>Create arguments file</em> check box and creates two sets of binding files in the netlist directory: <code>xrunArgs</code>, <code>xrunArgs_vy</code> (compatible with Xcelium), and the <code>hdl.var</code>, <code>cds_xrun.lib</code> and <code>lib.map</code> files. </p>
<p>
<a id="pgfId-1122734"></a>Both <code>xrunArgs</code> and <code>xrunArgs_vy</code> include the following: </p>

<ul><li>
<a id="pgfId-1122735"></a><code>xrun</code> argument <code>vcfg_inst_precedence</code></li><li>
<a id="pgfId-1126732"></a><code>xrun</code> argument <code>compcnfg</code></li><li>
<a id="pgfId-1122737"></a><code>config.sv</code> file </li><li>
<a id="pgfId-1122730"></a><code>textInputs</code> file </li></ul>




<p>
<a id="pgfId-1122738"></a>In addition:</p>

<ul><li>
<a id="pgfId-1124175"></a><code>xrunArgs</code> includes the <code>lib.map</code> file. </li><li>
<a id="pgfId-1124209"></a><code>xrunArgs_vy</code> includes the <code>hdl.var</code> and <code>cdslib</code> or <code>cds_xrun.lib</code> file. </li></ul>


<p>
<a id="pgfId-1116374"></a>If you specify an <code>hdl.var</code> file in the <em>Miscellaneous</em> tab of the SystemVerilog Netlister Options form, this file is included in the <code>hdl.var</code> file that SystemVerilog Netlister generates. </p>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1109193"></a>You do not need to select this check box if you use a third-party simulation tool.</div>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1109195"></a><em>Print Global Time Scale</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1109197"></a>Select the check box to print the global time scale. By default, SystemVerilog Netlister does not print the time scale globally.</p>
<p>
<a id="pgfId-1117141"></a>When <em>Print Global Time Scale</em> is enabled, you can set the following variables in the <code>.simrc</code> file to overwrite the time values or units defined within a design: </p>

<ul><li>
<a id="pgfId-1117142"></a><code>simVerilogSimTimeValue</code> and <code>simVerilogSimTimeUnit</code>: Sets the Global Sim Time and Unit</li><li>
<a id="pgfId-1117143"></a><code>simVerilogSimPrecisionValue</code> and <code>simVerilogSimPrecisionUnit</code>: Sets the Global Sim Precision and Unit</li></ul>


</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1121163"></a><em>Additional Arguments</em><a id="additionalArgs"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1121165"></a>Click the button to specify additional <code>xrun</code> arguments. See <a href="chap3.html#44891">Specifying Additional Arguments</a>.</p>
</td>
</tr>
</tbody></table></li><li>
<a id="pgfId-1078675"></a>Click <em>OK</em>. </li></ol>























<p>
<a id="pgfId-1084205"></a>Before you generate the netlist of a design, ensure that you configure the netlist generation options, as required. SystemVerilog Netlister generates the netlist based on how you configure these options. SystemVerilog Netlister stores the <code>netlist</code> file in the <code>&lt;projectDir&gt;/&lt;lib&gt;_&lt;cell&gt;_&lt;view&gt;/netlist/</code> directory. </p>
<p>
<a id="pgfId-1118888"></a>For example: <span class="webflare-courier-new" style="white-space:pre"><em>projectDir</em></span><code>/</code><span class="webflare-courier-new" style="white-space:pre"><em>lib_cell_view</em></span><code>/netlist/netlist.sv</code> </p>

<h4>
<a id="pgfId-1123197"></a><a id="48511"></a>Importing a SystemVerilog Package File</h4>

<p>
<a id="pgfId-1123674"></a>Before you import SystemVerilog package files into your design for netlisting, ensure that your design has a package file, for example, <code>global_package.sv</code>, and a <code>systemVerilog</code> view that has imported this package file. </p>
<p>
<a id="pgfId-1123675"></a>To import a package:</p>
<ol><li>
<a id="pgfId-1123705"></a>In the Library Manager window: <ol><li>
<a id="pgfId-1125459"></a>Create a new <code>systemVerilogPackage</code> view by choosing <em>File </em>&#8211; <em>New</em> &#8211; <em>Cell View</em>. <br />
<a id="pgfId-1123928"></a>The New File form opens.</li><li>
<a id="pgfId-1123875"></a>Specify the library and cell name in their respective fields. </li><li>
<a id="pgfId-1124335"></a>In the <em>View</em> list, select <code>systemVerilogPackage</code>.</li><li>
<a id="pgfId-1123971"></a>Click <em>OK</em>. <br />
<a id="pgfId-1124371"></a>The New File form closes, and the <em>View</em> list in the Library Manager shows the new view. </li><li>
<a id="pgfId-1124318"></a>Double-click the <code>systemVerilogPackage</code> view. <br />
<a id="pgfId-1125825"></a>The view opens with an empty package module in Virtuoso Text Editor. </li></ol></li><li>
<a id="pgfId-1125652"></a>In the Virtuoso Text Editor window: <ol><li>
<a id="pgfId-1125632"></a>Choose <em>File </em>&#8211; <em>Open</em>. <br />
<a id="pgfId-1125918"></a>The Open File form opens. </li><li>
<a id="pgfId-1125949"></a>Select the <code>global_package.sv</code> package file and open it in a <em>new tab</em>. </li><li>
<a id="pgfId-1124678"></a>Copy the contents of the package file and paste them into the package module of the <code>systemVerilogPackage</code> view. </li><li>
<a id="pgfId-1124779"></a>Click the <em>Check and Save</em> button on the toolbar. <br />
<a id="pgfId-1126069"></a>Correct any errors that are reported. </li><li>
<a id="pgfId-1124833"></a>Open the <code>systemVerilog</code> view in a <em>new tab</em>. <br />
<a id="pgfId-1124928"></a>This is the view that has imported the package file. </li><li>
<a id="pgfId-1124891"></a>Click the <em>Check and Save</em> icon on the toolbar. <br />
<a id="pgfId-1126136"></a>Ensure that no errors are reported. </li></ol></li><li>
<a id="pgfId-1126331"></a>In the SystemVerilog Netlister window: <ol><li>
<a id="pgfId-1126352"></a>In the <em>Setting</em> group box, click <em>Open Option Form</em>. <br />
<a id="pgfId-1125252"></a>This opens the SystemVerilog Netlister Options form and shows the Netlister tab. </li><li>
<a id="pgfId-1125115"></a>On the Netlister page, select <em>Enable auto package importing</em>. </li><li>
<a id="pgfId-1125405"></a>Click <em>OK</em> to close the SystemVerilog Netlister Options form. </li><li>
<a id="pgfId-1126152"></a>In the Action group box, click <em>Netlist</em>. <br />
<a id="pgfId-1126519"></a>Ensure that no errors are reported. </li></ol></li></ol>











































<h4>
<a id="pgfId-1121278"></a><a id="44891"></a>Specifying Additional Arguments</h4>

<p>
<a id="pgfId-1121279"></a>To specify additional <code>xrun</code> arguments in the netlisting settings in SystemVerilog Netlister:</p>
<ol><li>
<a id="pgfId-1121273"></a>In the SystemVerilog Netlister window, click <em>Browse</em> to specify a design. <br />
<a id="pgfId-1121593"></a>The fields in the window are populated with the design details. </li><li>
<a id="pgfId-1121548"></a>Click <em>Open Options Form</em> to access the netlisting settings. </li><li>
<a id="pgfId-1121745"></a>In the Open Options Form window, click the <em>Miscellaneous</em> tab. </li><li>
<a id="pgfId-1121819"></a>In the Miscellaneous page, click <em>Additional Arguments</em>. <br />
<a id="pgfId-1121899"></a>The Additional Arguments form opens.
<br /><div class="webflare-div-image">
<img width="668" height="453" src="images/chap3-5.gif" /></div>
<a id="pgfId-1121985"></a>The following table describes the columns available in the Additional Arguments form:
 <br /><table class="webflareTable" id="#id1121986">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1121988">
<a id="pgfId-1121988"></a>Column</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1121990">
<a id="pgfId-1121990"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1121992"></a>Enable</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1121994"></a>Enables the selected <code>xrun</code> argument. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1121996"></a>Additional Argument</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1121998"></a>Specifies the name of the <code>xrun</code> argument. Click the field to add a new argument name or edit an existing argument name. </p>
</td>
</tr>
</tbody></table></li><li>
<a id="pgfId-1121964"></a>Specify valid <code>xrun</code> arguments in the Additional Arguments form. <br />
<a id="pgfId-1122318"></a>These arguments are appended to the <code>xrunArgs</code> file that is generated. If <em>Create binding files for xrun only</em> is enabled, SystemVerilog Netlister appends these additional arguments to both the <code>xrunArgs</code> and <code>xrunArgs_vy</code> files.</li><li>
<a id="pgfId-1122369"></a>Click OK. <br />
<a id="pgfId-1122986"></a>The Additional Arguments form closes. </li></ol>















<h3>
<a id="pgfId-1102801"></a><a id="89247"></a>Settin<a id="designVarForm"></a>g Up Design Variables </h3>

<p>
<a id="pgfId-1103692"></a>You can add design variables to your netlisting settings in SystemVerilog Netlister after choosing your design. </p>
<p>
<a id="pgfId-1109215"></a>To set up a design variable:</p>
<ol><li>
<a id="pgfId-1109218"></a>Click <em>Design Variables </em>in the SystemVerilog Netlister window. 
The Editing Design Variables form opens.
<br /><div class="webflare-div-image">
<img width="662" height="296" src="images/chap3-6.gif" /></div></li><li>
<a id="pgfId-1109403"></a>Specify a name for the design variable in the <em>Name</em> field. </li><li>
<a id="pgfId-1109491"></a>Specify a value for the design variable in the <em>Value (Expr)</em> field. </li><li>
<a id="pgfId-1109581"></a>Do the following: <ul><li>
<a id="pgfId-1119793"></a>To add a variable, click <em>Add</em>. <br />
<a id="pgfId-1119836"></a>The design variable appears in the <em>Design Variables</em> list on the right and is saved in the <code>cds_globals.sv</code> file. </li><li>
<a id="pgfId-1110187"></a>To delete a design variable, select the variable name from the <em>Design Variables</em> list box and click <em>Delete</em>. </li><li>
<a id="pgfId-1110406"></a>To change the name or value of a design variable, select the variable name from the <em>Design Variables</em> list box and click <em>Change</em>. <br />
<a id="pgfId-1110534"></a>Edit the name or the value of the design variable, as required. </li></ul></li><li>
<a id="pgfId-1110605"></a>Click <em>OK</em>. </li></ol>

















<h3>
<a id="pgfId-1102834"></a><a id="15337"></a>Generating a Netlist</h3>

<p>
<a id="pgfId-1078816"></a>To generate the netlist of a selected design:</p>
<ol><li>
<a id="pgfId-1078817"></a>Having set up options and variables for the selected design, click <em>Netlist </em>in the Actions group box of the SystemVerilog Netlister window.
SystemVerilog Netlister does the following:<br /><div class="webflare-div-image">
<img width="649" height="205" src="images/chap3-7.gif" /></div><ul><li>
<a id="pgfId-1078820"></a>Generates the netlist and stores it in the <code>&lt;projDir&gt;/&lt;lib&gt;_&lt;cell&gt;_&lt;view&gt;/netlist</code> directory.</li><li>
<a id="pgfId-1078822"></a>Enables the <em>View </em>button to allow viewing the netlist file.<br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1119036"></a>By default, SystemVerilog Netlister creates the <code>netlist.sv</code> file in the <code>./sv-netlist/&lt;lib&gt;_&lt;cell&gt;_&lt;view&gt;/netlist</code> directory. </div></li></ul></li></ol>






<p>
<a id="pgfId-1109729"></a>To regenerate the netlist:</p>

<ul><li>
<a id="pgfId-1109758"></a>In the <em>Actions</em> group box, select one of the following:<ul><li>
<a id="pgfId-1109789"></a><em>Incremental</em>: Netlists only the changes that you make to the design or the settings. In case of large designs, this mode of netlist generation highly improves the performance. </li><li>
<a id="pgfId-1109833"></a><em>All</em>: Recreates the complete netlist. In case of large designs, this mode of netlist generation might decrease the performance.</li></ul></li></ul>




<h3>
<a id="pgfId-1102882"></a><a id="15898"></a>Viewing a Netlist</h3>

<p>
<a id="pgfId-1078826"></a>A netlist contains the connectivity information of a design. To view the netlist of your design:</p>

<ul><li>
<a id="pgfId-1078828"></a>In the <em>Actions</em> group box of the SystemVerilog Netlister window, click <em>View</em>. 
The <code>netlist.sv</code> file opens. </li></ul>

<p>
<a id="pgfId-1112657"></a>The following figure illustrates how SystemVerilog Netlister displays the netlist file:<br /></p>

<div class="webflare-div-image">
<img width="659" height="467" src="images/chap3-8.gif" /></div>
<h2>
<a id="pgfId-1082717"></a><a id="49860"></a>Managing States</h2>

<p>
<a id="pgfId-1083043"></a>You can save the current state of your settings or load saved states and settings in SystemVerilog Netlister. It is useful when you want to avoid repeated setups of netlisting settings. </p>

<h3>
<a id="pgfId-1102736"></a>Savin<a id="stateSaveForm"></a>g States </h3>

<p>
<a id="pgfId-1111019"></a>To save a state with the specified settings:</p>
<ol><li>
<a id="pgfId-1111052"></a>In the <em>Settings</em> group box of the SystemVerilog Netlister window, click <em>Save State</em>. 
The Save State form appears. <br /><div class="webflare-div-image">
<img width="577" height="407" src="images/chap3-9.gif" /></div></li><li>
<a id="pgfId-1111190"></a>In the <em>State</em> field, specify a new name for the current state. </li><li>
<a id="pgfId-1111260"></a>Click <em>OK</em>. </li></ol>






<h3>
<a id="pgfId-1102766"></a>Loa<a id="stateLoadForm"></a>ding States</h3>

<p>
<a id="pgfId-1111294"></a>To load a saved state when you launch SystemVerilog Netlister:</p>
<ol><li>
<a id="pgfId-1111277"></a>In the <em>Settings</em> group box of the SystemVerilog Netlister window, click <em>Load State</em>. 
The Load State form appears. <br /><div class="webflare-div-image">
<img width="572" height="401" src="images/chap3-10.gif" /></div></li><li>
<a id="pgfId-1111278"></a>In the <em>State</em> list, select the name of the state that you want to load. </li><li>
<a id="pgfId-1111279"></a>Click OK. </li></ol>






<h2>
<a id="pgfId-1114325"></a><a id="56813"></a>Customizing Netlist Generation Using .simrc</h2>

<p>
<a id="pgfId-1114320"></a>You can customize the netlist generation in SystemVerilog Netlister by setting the following variables in the <code>.simrc</code> file:</p>
<p>
<a id="pgfId-1114464"></a> </p>
<table class="webflareTable" id="#id1116625">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1114599">
<a id="pgfId-1114599"></a>Variable</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1114601">
<a id="pgfId-1114601"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1114627"></a><code>hnlGetSimulator </code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1114629"></a>Returns <code>SystemVerilog Netlister</code> for SystemVerilog Netlister. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1116028"></a><code>hnlUserShortCVList</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1116030"></a>Allows specifying a shorting list that contains devices that need to be shorted. </p>
<p>
<a id="pgfId-1117348"></a>Example: <code>hnlUserShortCVList=list(list(&lt;libName&gt; &lt;cellName&gt;))</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1117387"></a><code>simVerilogEnableEscapeNameMapping</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1116015"></a><code> </code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1116981"></a>Includes escaped names in the netlist. It also allows you to escape names that are reserved keywords in SystemVerilog.</p>
<p>
<a id="pgfId-1116982"></a>Default value is <code>t</code>. </p>
<p>
<a id="pgfId-1117470"></a>Example: If you have a module &quot;assign&quot; in your design, and you set <code>simVerilogEnableEscapeNameMapping</code> to <code>t</code>, it is mapped to &quot;\assign &quot; in the netlist. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1127634"></a><code>simSVPortPropertyList</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127651"></a><code></code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127636"></a>When enabled, allows specifying the <code>dataType</code> and <code>portKind</code> properties on a symbol cell. For example:</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1129558"></a>simSVPortPropertyList = &#39;(&#160;&#160;(&quot;analogLib&quot; &quot;res&quot; &quot;symbol&quot; &quot;PLUS real var&quot; &quot;MINUS wrealdriver nil&quot;)&#160;&#160;)</pre>
<p>
<a id="pgfId-1129559"></a>Here,</p>

<ul><li>
<a id="pgfId-1129594"></a><code>&quot;analogLib&quot;</code> indicates the library name</li><li>
<a id="pgfId-1129560"></a><code>&quot;res&quot;</code> indicates the cell name</li><li>
<a id="pgfId-1129561"></a><code>&quot;symbol&quot;</code> indicates the view name</li><li>
<a id="pgfId-1129562"></a><code>&quot;PLUS real var&quot;</code> indicates that <code>datatype</code> is set to <code>real</code>, and <code>portKind</code> is set to <code>var</code> on port <code>PLUS</code>; </li><li>
<a id="pgfId-1129563"></a><code>&quot;MINUS wrealdriver nil&quot;</code> indicates that only the <code>datatype</code> property is set to <code>wrealdriver</code> on port <code>MINUS</code>, leaving the <code>portKind</code> property blank.</li></ul>





</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1119951"></a><code>vlogExpandIteratedInst</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1116019"></a><code></code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1117531"></a>When set to <code>nil</code>, allows instances in the array in the following format: </p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1117498"></a>&quot;I_iter[0:2]&quot;</pre>
<p>
<a id="pgfId-1116021"></a>When set to <code>t</code>, allows splitting iterated instances in the following format: </p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1117516"></a>I_iter_1 &#8230;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1117517"></a>I_iter_2 &#8230;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1117518"></a>I_iter_3 &#8230;</pre>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1127934"></a><code>hnlVerilogDumpIncludeFilesInNetlist</code><a id="hnlVerilogDumpIncludeFilesInNetlist"></a><a id="68950"></a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127950"></a><span class="webflare-courier-new" style="white-space:pre"><em></em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127936"></a>When set to <code>t</code>, copies the content of an included HDL file directly to the netlist, instead of inserting an <code>`include</code> statement.</p>
<p>
<a id="pgfId-1127937"></a>When this variable is set to <code>t</code>, the content of the text cellviews in the design hierarchy are copied to the netlist. Any file specified in the <em><a href="chap3.html#72820"></a><em>Pre-Module Include File</em><em></em></em> or <em><a href="chap3.html#62377"></a><em>In-Module include File</em><em></em></em> option of the SystemVerilog Netlister is also copied to the netlist. </p>
<p>
<a id="pgfId-1127940"></a><strong>Notes:</strong></p>

<ul><li>
<a id="pgfId-1127941"></a>This variable works only in single netlist file mode.</li><li>
<a id="pgfId-1127942"></a>This variable does not support recursive inclusion of text files. Consider that <code>fileA.sv</code> includes <code>fileB.sv</code>. If you copy the contents of <code>fileA.sv</code> in the netlist using this variable, the contents of <code>fileB.sv</code> will not be copied in the netlist.</li></ul>


<p>
<a id="pgfId-1127943"></a>Default: <code>nil</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1127978"></a><code>simVerilogGenerateSingleNetlistFile</code><a id="13445"></a><a id="singleNetlistFile"></a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127974"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127976"></a>A flag to generate a single Verilog netlist containing multiple modules instead of one netlist per module. By default, this flag is set to <code>nil</code>. If set to <code>t</code>, the netlister generates a single Verilog netlist file in the current simulation run directory with the name <code>netlist</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1128015"></a><code>hnlUserStopCVList</code><a id="hnlUserStopCVList"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1128017"></a>List of user specified cellviews, which are treated as stop views while netlisting a design. You can specify this list in the <code>.simrc</code> file. Although instances of such a cellview appear in a netlist, the cellview module is not printed in the netlist.</p>
<p>
<a id="pgfId-1128018"></a>In the example below, all the cellviews in the <code>libN</code> library will be treated as stop views. However, in the <code>lib1</code> library, only the <code>cell1</code>, <code>cell2</code>, and <code>cell3</code> cellviews will be treated as stop views.</p>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1128020"></a>hnlUserStopCVList = list</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1128021"></a>( </pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1128022"></a> ;;; all cells from this library<br /> &quot;libN&quot; <br />;;; cell1, cell2 and cell3 from lib1
&#160;&#160;&#160;&#160;list(&quot;lib1&quot; &quot;cell1&quot; &quot;cell2&quot; &quot;cell3&quot;s)</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1128023"></a>)</pre>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1128024"></a>The list should have only one entry for each library, listing all the cellviews that need to be treated as stop views.</div>

</td>
</tr>
</tbody></table>
<p>
<a id="pgfId-1117685"></a>To know more about using the <code>.simrc</code> file, see <em><a actuate="user" class="URL" href="../Explorer/chap2.html#simrc" show="replace" xml:link="simple">Virtuoso ADE Explorer User Guide</a></em>. </p>

<h2>
<a id="pgfId-1127756"></a><a id="56792"></a>Adding Port Pr<a id="addInstPortProperty"></a>operties to an Instance </h2>

<p>
<a id="pgfId-1127757"></a>The SystemVerilog Netlister allows you to modify the port properties <code>dataType</code> and <code>portKind</code>, which are specific to an instance. When <code>ignoreDataType</code> is set to <code>t</code>, the properties <code>dataType</code> and <code>portKind</code> are ignored. Instead, the <code>dataType</code> information that is propagated from the bottom-level cell to the top-level cell is considered. </p>
<p>
<a id="pgfId-1127758"></a>You can add the <code>ignoreDataType</code> property on a specific instance terminal in the schematic. If this property is selected, the SystemVerilog Netlister will not print the <em>Master Value</em> and the <em>Local Value</em>. </p>
<p>
<a id="pgfId-1127759"></a>Additionally, you can modify the local values of the port properties <code>dataType</code> and <code>portKind</code> that are associated with a specific instance of a cell.</p>
<p>
<a id="pgfId-1127760"></a>The following table clearly describes the impact of enabling and disabling the <code>ignoreDataType</code> property on the port of an instance in different scenarios: </p>
<table class="webflareTable" id="#id1127761">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1127763">
<a id="pgfId-1127763"></a>Condition</span>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1127765">
<a id="pgfId-1127765"></a>Additional Condition</span>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1127767">
<a id="pgfId-1127767"></a>Result</span>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127769"></a><code>ignoreDataType</code> <code>= t</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127771"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127773"></a>The master values and local values of <code>dataType</code> and <code>portKind</code> are ignored. Instead, <code>dataType</code> information propagated from the bottom cell to the top cell is used.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127775"></a><code>ignoreDataType</code> <code>= nil</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127777"></a>The local value of <code>dataType</code> is set to <span class="webflare-courier-new" style="white-space:pre"><em>custom_value</em></span>.</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127779"></a>The local value of the specific instance is used instead of the <span class="webflare-courier-new" style="white-space:pre"><em>value</em></span> set on the symbol cell.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127781"></a><code>ignoreDataType</code> <code>= nil</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127783"></a>The local values are not set for <code>dataType</code> and <code>portKind</code>.</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1127785"></a>The master value of the symbol cell property is used.</p>
</td>
</tr>
</tbody></table>

<h4><em>
<a id="pgfId-1127786"></a>Example </em></h4>

<p>
<a id="pgfId-1127787"></a>Consider the input port <code>I2</code> in the following schematic and the related condition scenarios that follow. </p>

<div class="webflare-div-image">
<img width="668" height="402" src="images/chap3-11.gif" /></div>

<ul><li>
<a id="pgfId-1127791"></a><strong>When </strong><strong>ignoreDataType</strong><strong> is set to </strong><strong>t</strong><strong> on the port of an instance</strong><br />
<a id="pgfId-1127792"></a>When you set <code>ignoreDataType</code> to <code>t</code> on <code>I2</code>, the master and local values of <code>dataType</code> and <code>portKind</code> are ignored. In such a case, <code>dataType</code> information that is propagated from the bottom-level cell to the top-level cell is used.</li></ul>

<p>
<a id="pgfId-1127796"></a></p>

<div class="webflare-div-image">
<img width="649" height="526" src="images/chap3-12.gif" /></div>

<p class="webflare-indent1">
<a id="pgfId-1127797"></a>The following example shows how the netlist displays the port information in this scenario:</p>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1127798"></a>module tb_w_voltage ( 
output wire logic   VOUT0, 
output wire logic   VOUT1, 
output wire logic   VOUT2, 
input wire logic   GNDA_ADC, 
input  voltage&#160;&#160;&#160;&#160; VIN0,
input  voltage&#160;&#160;&#160;&#160; VIN1 );</pre>
<p class="webflare-indent1">
<a id="pgfId-1127799"></a>Here, the <code>wire logic</code> value is derived from the <code>dataType</code> property of the bottom-level cell. </p>
<ul><li>
<a id="pgfId-1127800"></a><strong>When </strong><strong>ignoreDataType</strong><strong> is set to </strong><strong>nil</strong><strong> and the local value of </strong><strong>dataType</strong><strong> is set to </strong><strong><em>custom_value</em></strong><br />
<a id="pgfId-1127801"></a>When you set <code>ignoreDataType</code> to <code>nil</code> on <code>I2</code> and the local value <code>dataType</code> to <code>myvoltage</code>, the local value <code>myvoltage</code> of the specific instance is used, instead of the master value <code>voltage</code> that is set on the symbol cell. 
<br /><div class="webflare-div-image">
<img width="650" height="526" src="images/chap3-13.gif" /></div>
<a id="pgfId-1127805"></a>The following example shows how the netlist displays the port information in this scenario:<pre class="webflare-pre-block webflare-courier-new" id="#id1127806">
<a id="pgfId-1127806"></a>module tb_w_voltage ( 
output wire logic   VOUT0, 
output wire logic   VOUT1, 
output wire logic   VOUT2, 
input  myvoltage   GNDA_ADC,
input  voltage  VIN0, 
input  voltage  VIN1 );</pre>
<a id="pgfId-1127807"></a>Here, the local value overrides the master value. </li><li>
<a id="pgfId-1127808"></a><strong>When </strong><strong>ignoreDataType</strong><strong> is set to </strong><strong>nil</strong><strong> and the local value of </strong><strong>dataType</strong><strong> is not set</strong><br />
<a id="pgfId-1127809"></a>When you set <code>ignoreDataType</code> to <code>nil</code> on <code>I2</code> and the local values of <code>dataType</code> and <code>portKind</code> are not set, the master value <code>voltage</code> of the symbol cell property is used.
<br /><div class="webflare-div-image">
<img width="642" height="493" src="images/chap3-14.gif" /></div>
<a id="pgfId-1127813"></a>The following example shows how the netlist displays the port information in this scenario:<pre class="webflare-pre-block webflare-courier-new" id="#id1127814">
<a id="pgfId-1127814"></a>module tb_w_voltage ( 
output wire logic   VOUT0, 
output wire logic   VOUT1, 
output wire logic   VOUT2, 
input  voltage GNDA_ADC,
input  voltage  VIN0, 
input  voltage  VIN1 );</pre>
<a id="pgfId-1127815"></a>Here, the property of the symbol cell (master value) is used. </li></ul>















<p>
<a id="pgfId-1127688"></a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap2.html" id="prev" title="Using SystemVerilog in Batch Mode">Using SystemVerilog in Batch M ...</a></em></b><b><em><a href="appEnvVars.html" id="nex" title="Environment Variables">Environment Variables</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>