$date
	Fri Jun 20 22:04:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_bcd7seg $end
$var wire 8 ! sseg_out [7:0] $end
$var reg 4 " bcd_in [3:0] $end
$scope module dut $end
$var wire 4 # bcd_in [3:0] $end
$var reg 7 $ sseg_out [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#100000
b1001111 !
b1001111 $
b1 "
b1 #
#200000
b10010 !
b10010 $
b10 "
b10 #
#300000
b110 !
b110 $
b11 "
b11 #
#400000
b1001100 !
b1001100 $
b100 "
b100 #
#500000
b100100 !
b100100 $
b101 "
b101 #
#600000
b100000 !
b100000 $
b110 "
b110 #
#700000
b1111 !
b1111 $
b111 "
b111 #
#800000
b0 !
b0 $
b1000 "
b1000 #
#900000
b100 !
b100 $
b1001 "
b1001 #
#1000000
b1111111 !
b1111111 $
b1010 "
b1010 #
#1100000
b1111111 !
b1111111 $
b1111 "
b1111 #
#1200000
b1 !
b1 $
b0 "
b0 #
#1300000
