--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml exampleVerilog.twx exampleVerilog.ncd -o
exampleVerilog.twr exampleVerilog.pcf

Design file:              exampleVerilog.ncd
Physical constraint file: exampleVerilog.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1347 paths analyzed, 618 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.664ns.
--------------------------------------------------------------------------------

Paths for end point processor/data_path_loop[1].small_spm.spm_flop (SLICE_X18Y31.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          processor/data_path_loop[1].small_spm.spm_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.421 - 0.459)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to processor/data_path_loop[1].small_spm.spm_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y34.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y32.A5      net (fanout=7)        1.130   processor/bank
    SLICE_X26Y32.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y32.D4      net (fanout=2)        0.976   processor/sy<1>
    SLICE_X24Y32.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X18Y31.B2      net (fanout=15)       1.380   port_id<1>
    SLICE_X18Y31.CLK     Tas                   0.289   processor/KCPSM6_SPM0
                                                       processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_RAMB
                                                       processor/data_path_loop[1].small_spm.spm_flop
    -------------------------------------------------  ---------------------------
    Total                                      4.591ns (1.105ns logic, 3.486ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point in_port_4 (SLICE_X16Y31.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          in_port_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.529ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.423 - 0.459)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to in_port_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y34.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y32.A5      net (fanout=7)        1.130   processor/bank
    SLICE_X26Y32.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y32.D4      net (fanout=2)        0.976   processor/sy<1>
    SLICE_X24Y32.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X16Y31.D2      net (fanout=15)       1.266   port_id<1>
    SLICE_X16Y31.CLK     Tas                   0.341   in_port<4>
                                                       port_id[1]_sw[7]_select_4_OUT<3>1
                                                       in_port_4
    -------------------------------------------------  ---------------------------
    Total                                      4.529ns (1.157ns logic, 3.372ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point processor/data_path_loop[0].small_spm.spm_flop (SLICE_X18Y31.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          processor/data_path_loop[0].small_spm.spm_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.503ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.421 - 0.459)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to processor/data_path_loop[0].small_spm.spm_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y34.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y32.A5      net (fanout=7)        1.130   processor/bank
    SLICE_X26Y32.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y32.D4      net (fanout=2)        0.976   processor/sy<1>
    SLICE_X24Y32.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X18Y31.A2      net (fanout=15)       1.292   port_id<1>
    SLICE_X18Y31.CLK     Tas                   0.289   processor/KCPSM6_SPM0
                                                       processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_RAMA
                                                       processor/data_path_loop[0].small_spm.spm_flop
    -------------------------------------------------  ---------------------------
    Total                                      4.503ns (1.105ns logic, 3.398ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_3 (SLICE_X31Y39.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_2 (FF)
  Destination:          simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         simple/instantiate_loader.jtag_loader_6_inst/shift_clk rising
  Destination Clock:    simple/instantiate_loader.jtag_loader_6_inst/shift_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_2 to simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y39.CQ      Tcko                  0.198   simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int<3>
                                                       simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_2
    SLICE_X31Y39.DX      net (fanout=4)        0.147   simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int<2>
    SLICE_X31Y39.CLK     Tckdi       (-Th)    -0.059   simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int<3>
                                                       simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_3
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.257ns logic, 0.147ns route)
                                                       (63.6% logic, 36.4% route)
--------------------------------------------------------------------------------

Paths for end point simple/instantiate_loader.jtag_loader_6_inst/control_dout_int_3 (SLICE_X30Y39.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_1 (FF)
  Destination:          simple/instantiate_loader.jtag_loader_6_inst/control_dout_int_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         simple/instantiate_loader.jtag_loader_6_inst/shift_clk rising
  Destination Clock:    simple/jtag_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_1 to simple/instantiate_loader.jtag_loader_6_inst/control_dout_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y39.BQ      Tcko                  0.198   simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int<3>
                                                       simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_1
    SLICE_X30Y39.A5      net (fanout=4)        0.080   simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int<1>
    SLICE_X30Y39.CLK     Tah         (-Th)    -0.131   simple/instantiate_loader.jtag_loader_6_inst/control_dout_int<7>
                                                       simple/instantiate_loader.jtag_loader_6_inst/Mmux_jtag_addr_int[3]_GND_48_o_wide_mux_87_OUT21
                                                       simple/instantiate_loader.jtag_loader_6_inst/control_dout_int_3
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.329ns logic, 0.080ns route)
                                                       (80.4% logic, 19.6% route)
--------------------------------------------------------------------------------

Paths for end point processor/t_state1_flop (SLICE_X24Y37.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/t_state2_flop (FF)
  Destination:          processor/t_state1_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/t_state2_flop to processor/t_state1_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y37.CQ      Tcko                  0.200   processor/KCPSM6_CONTROL
                                                       processor/t_state2_flop
    SLICE_X24Y37.C5      net (fanout=9)        0.099   bram_enable
    SLICE_X24Y37.CLK     Tah         (-Th)    -0.121   processor/KCPSM6_CONTROL
                                                       processor/t_state_lut/LUT5
                                                       processor/t_state1_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.321ns logic, 0.099ns route)
                                                       (76.4% logic, 23.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6325 paths analyzed, 771 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.654ns.
--------------------------------------------------------------------------------

Paths for end point processor/internal_reset_flop (SLICE_X24Y37.D5), 110 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/internal_reset_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.575ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.252 - 0.296)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/internal_reset_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA13   Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X27Y35.C4      net (fanout=15)       1.502   instruction<13>
    SLICE_X27Y35.C       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/move_type_lut/LUT6
    SLICE_X24Y34.D2      net (fanout=2)        0.660   processor/move_type
    SLICE_X24Y34.D       Tilo                  0.205   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT6
    SLICE_X24Y33.A2      net (fanout=5)        0.584   processor/push_stack
    SLICE_X24Y33.COUT    Topcya                0.395   processor/KCPSM6_STACK0
                                                       processor/stack_loop[0].lsb_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X24Y34.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X24Y37.D5      net (fanout=1)        0.582   processor/stack_pointer_carry<4>
    SLICE_X24Y37.CLK     Tas                   0.341   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT6
                                                       processor/internal_reset_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.575ns (3.244ns logic, 3.331ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/internal_reset_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.559ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.252 - 0.296)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/internal_reset_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA13   Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X27Y35.C4      net (fanout=15)       1.502   instruction<13>
    SLICE_X27Y35.C       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/move_type_lut/LUT6
    SLICE_X24Y34.D2      net (fanout=2)        0.660   processor/move_type
    SLICE_X24Y34.DMUX    Tilo                  0.251   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT5
    SLICE_X24Y33.D2      net (fanout=5)        0.657   processor/pop_stack
    SLICE_X24Y33.COUT    Topcyd                0.260   processor/KCPSM6_STACK0
                                                       processor/stack_loop[3].upper_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X24Y34.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X24Y37.D5      net (fanout=1)        0.582   processor/stack_pointer_carry<4>
    SLICE_X24Y37.CLK     Tas                   0.341   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT6
                                                       processor/internal_reset_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.559ns (3.155ns logic, 3.404ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/internal_reset_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.557ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.252 - 0.296)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/internal_reset_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA13   Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X27Y35.C4      net (fanout=15)       1.502   instruction<13>
    SLICE_X27Y35.C       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/move_type_lut/LUT6
    SLICE_X24Y34.D2      net (fanout=2)        0.660   processor/move_type
    SLICE_X24Y34.DMUX    Tilo                  0.251   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT5
    SLICE_X24Y33.C2      net (fanout=5)        0.620   processor/pop_stack
    SLICE_X24Y33.COUT    Topcyc                0.295   processor/KCPSM6_STACK0
                                                       processor/stack_loop[2].upper_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X24Y34.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X24Y37.D5      net (fanout=1)        0.582   processor/stack_pointer_carry<4>
    SLICE_X24Y37.CLK     Tas                   0.341   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT6
                                                       processor/internal_reset_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.557ns (3.190ns logic, 3.367ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point processor/run_flop (SLICE_X24Y37.D5), 110 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/run_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.447ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.252 - 0.296)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/run_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA13   Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X27Y35.C4      net (fanout=15)       1.502   instruction<13>
    SLICE_X27Y35.C       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/move_type_lut/LUT6
    SLICE_X24Y34.D2      net (fanout=2)        0.660   processor/move_type
    SLICE_X24Y34.D       Tilo                  0.205   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT6
    SLICE_X24Y33.A2      net (fanout=5)        0.584   processor/push_stack
    SLICE_X24Y33.COUT    Topcya                0.395   processor/KCPSM6_STACK0
                                                       processor/stack_loop[0].lsb_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X24Y34.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X24Y37.D5      net (fanout=1)        0.582   processor/stack_pointer_carry<4>
    SLICE_X24Y37.CLK     Tas                   0.213   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT5
                                                       processor/run_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.447ns (3.116ns logic, 3.331ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/run_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.431ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.252 - 0.296)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/run_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA13   Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X27Y35.C4      net (fanout=15)       1.502   instruction<13>
    SLICE_X27Y35.C       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/move_type_lut/LUT6
    SLICE_X24Y34.D2      net (fanout=2)        0.660   processor/move_type
    SLICE_X24Y34.DMUX    Tilo                  0.251   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT5
    SLICE_X24Y33.D2      net (fanout=5)        0.657   processor/pop_stack
    SLICE_X24Y33.COUT    Topcyd                0.260   processor/KCPSM6_STACK0
                                                       processor/stack_loop[3].upper_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X24Y34.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X24Y37.D5      net (fanout=1)        0.582   processor/stack_pointer_carry<4>
    SLICE_X24Y37.CLK     Tas                   0.213   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT5
                                                       processor/run_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.431ns (3.027ns logic, 3.404ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/run_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.429ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.252 - 0.296)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/run_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA13   Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X27Y35.C4      net (fanout=15)       1.502   instruction<13>
    SLICE_X27Y35.C       Tilo                  0.259   processor/KCPSM6_DECODE0
                                                       processor/move_type_lut/LUT6
    SLICE_X24Y34.D2      net (fanout=2)        0.660   processor/move_type
    SLICE_X24Y34.DMUX    Tilo                  0.251   processor/KCPSM6_STACK1
                                                       processor/push_pop_lut/LUT5
    SLICE_X24Y33.C2      net (fanout=5)        0.620   processor/pop_stack
    SLICE_X24Y33.COUT    Topcyc                0.295   processor/KCPSM6_STACK0
                                                       processor/stack_loop[2].upper_stack.stack_pointer_lut/LUT6
                                                       processor/stack_loop[3].upper_stack.stack_muxcy
    SLICE_X24Y34.CIN     net (fanout=1)        0.003   processor/stack_pointer_carry<3>
    SLICE_X24Y34.AMUX    Tcina                 0.194   processor/KCPSM6_STACK1
                                                       processor/stack_loop[4].upper_stack.stack_muxcy
    SLICE_X24Y37.D5      net (fanout=1)        0.582   processor/stack_pointer_carry<4>
    SLICE_X24Y37.CLK     Tas                   0.213   processor/KCPSM6_CONTROL
                                                       processor/reset_lut/LUT5
                                                       processor/run_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.429ns (3.062ns logic, 3.367ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point processor/data_path_loop[1].small_spm.spm_flop (SLICE_X18Y31.B2), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/data_path_loop[1].small_spm.spm_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.360ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.421 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/data_path_loop[1].small_spm.spm_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA5    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y32.A2      net (fanout=7)        1.457   instruction<5>
    SLICE_X26Y32.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y32.D4      net (fanout=2)        0.976   processor/sy<1>
    SLICE_X24Y32.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X18Y31.B2      net (fanout=15)       1.380   port_id<1>
    SLICE_X18Y31.CLK     Tas                   0.289   processor/KCPSM6_SPM0
                                                       processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_RAMB
                                                       processor/data_path_loop[1].small_spm.spm_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.360ns (2.547ns logic, 3.813ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/data_path_loop[1].small_spm.spm_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.242ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.421 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/data_path_loop[1].small_spm.spm_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA6    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y32.A3      net (fanout=7)        1.339   instruction<6>
    SLICE_X26Y32.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y32.D4      net (fanout=2)        0.976   processor/sy<1>
    SLICE_X24Y32.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X18Y31.B2      net (fanout=15)       1.380   port_id<1>
    SLICE_X18Y31.CLK     Tas                   0.289   processor/KCPSM6_SPM0
                                                       processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_RAMB
                                                       processor/data_path_loop[1].small_spm.spm_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.242ns (2.547ns logic, 3.695ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          processor/data_path_loop[1].small_spm.spm_flop (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.240ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.421 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to processor/data_path_loop[1].small_spm.spm_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA4    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y32.A1      net (fanout=7)        1.337   instruction<4>
    SLICE_X26Y32.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y32.D4      net (fanout=2)        0.976   processor/sy<1>
    SLICE_X24Y32.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X18Y31.B2      net (fanout=15)       1.380   port_id<1>
    SLICE_X18Y31.CLK     Tas                   0.289   processor/KCPSM6_SPM0
                                                       processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_RAMB
                                                       processor/data_path_loop[1].small_spm.spm_flop
    -------------------------------------------------  ---------------------------
    Total                                      6.240ns (2.547ns logic, 3.693ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_low_RAMA (SLICE_X26Y34.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/stack_loop[2].upper_stack.pointer_flop (FF)
  Destination:          processor/stack_ram_low_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.098 - 0.089)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/stack_loop[2].upper_stack.pointer_flop to processor/stack_ram_low_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y33.CQ      Tcko                  0.200   processor/KCPSM6_STACK0
                                                       processor/stack_loop[2].upper_stack.pointer_flop
    SLICE_X26Y34.D3      net (fanout=9)        0.280   processor/stack_pointer<2>
    SLICE_X26Y34.CLK     Tah         (-Th)     0.172   processor/KCPSM6_STACK_RAM0
                                                       processor/stack_ram_low_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.028ns logic, 0.280ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_low_RAMA_D1 (SLICE_X26Y34.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/stack_loop[2].upper_stack.pointer_flop (FF)
  Destination:          processor/stack_ram_low_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.098 - 0.089)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/stack_loop[2].upper_stack.pointer_flop to processor/stack_ram_low_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y33.CQ      Tcko                  0.200   processor/KCPSM6_STACK0
                                                       processor/stack_loop[2].upper_stack.pointer_flop
    SLICE_X26Y34.D3      net (fanout=9)        0.280   processor/stack_pointer<2>
    SLICE_X26Y34.CLK     Tah         (-Th)     0.172   processor/KCPSM6_STACK_RAM0
                                                       processor/stack_ram_low_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.028ns logic, 0.280ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_low_RAMB (SLICE_X26Y34.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/stack_loop[2].upper_stack.pointer_flop (FF)
  Destination:          processor/stack_ram_low_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.098 - 0.089)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/stack_loop[2].upper_stack.pointer_flop to processor/stack_ram_low_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y33.CQ      Tcko                  0.200   processor/KCPSM6_STACK0
                                                       processor/stack_loop[2].upper_stack.pointer_flop
    SLICE_X26Y34.D3      net (fanout=9)        0.280   processor/stack_pointer<2>
    SLICE_X26Y34.CLK     Tah         (-Th)     0.172   processor/KCPSM6_STACK_RAM0
                                                       processor/stack_ram_low_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.028ns logic, 0.280ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: simple/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: simple/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: processor/KCPSM6_SPM0/CLK
  Logical resource: processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_RAMA/CLK
  Location pin: SLICE_X18Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.654|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7672 paths, 0 nets, and 726 connections

Design statistics:
   Minimum period:   6.654ns{1}   (Maximum frequency: 150.286MHz)
   Maximum path delay from/to any node:   4.664ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 03 01:38:28 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 243 MB



