BLE_187__MemoryACPILevel_StrobeRatio__SHIFT 0x10
#define DPM_TABLE_187__MemoryACPILevel_StrobeEnable_MASK 0xff000000
#define DPM_TABLE_187__MemoryACPILevel_StrobeEnable__SHIFT 0x18
#define DPM_TABLE_188__MemoryACPILevel_padding_MASK 0xff
#define DPM_TABLE_188__MemoryACPILevel_padding__SHIFT 0x0
#define DPM_TABLE_188__MemoryACPILevel_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_188__MemoryACPILevel_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_188__MemoryACPILevel_DownHyst_MASK 0xff0000
#define DPM_TABLE_188__MemoryACPILevel_DownHyst__SHIFT 0x10
#define DPM_TABLE_188__MemoryACPILevel_UpHyst_MASK 0xff000000
#define DPM_TABLE_188__MemoryACPILevel_UpHyst__SHIFT 0x18
#define DPM_TABLE_189__MemoryACPILevel_padding1_MASK 0xff
#define DPM_TABLE_189__MemoryACPILevel_padding1__SHIFT 0x0
#define DPM_TABLE_189__MemoryACPILevel_DisplayWatermark_MASK 0xff00
#define DPM_TABLE_189__MemoryACPILevel_DisplayWatermark__SHIFT 0x8
#define DPM_TABLE_189__MemoryACPILevel_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_189__MemoryACPILevel_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_190__MemoryACPILevel_MpllFuncCntl_MASK 0xffffffff
#define DPM_TABLE_190__MemoryACPILevel_MpllFuncCntl__SHIFT 0x0
#define DPM_TABLE_191__MemoryACPILevel_MpllFuncCntl_1_MASK 0xffffffff
#define DPM_TABLE_191__MemoryACPILevel_MpllFuncCntl_1__SHIFT 0x0
#define DPM_TABLE_192__MemoryACPILevel_MpllFuncCntl_2_MASK 0xffffffff
#define DPM_TABLE_192__MemoryACPILevel_MpllFuncCntl_2__SHIFT 0x0
#define DPM_TABLE_193__MemoryACPILevel_MpllAdFuncCntl_MASK 0xffffffff
#define DPM_TABLE_193__MemoryACPILevel_MpllAdFuncCntl__SHIFT 0x0
#define DPM_TABLE_194__MemoryACPILevel_MpllDqFuncCntl_MASK 0xffffffff
#define DPM_TABLE_194__MemoryACPILevel_MpllDqFuncCntl__SHIFT 0x0
#define DPM_TABLE_195__MemoryACPILevel_MclkPwrmgtCntl_MASK 0xffffffff
#define DPM_TABLE_195__MemoryACPILevel_MclkPwrmgtCntl__SHIFT 0x0
#define DPM_TABLE_196__MemoryACPILevel_DllCntl_MASK 0xffffffff
#define DPM_TABLE_196__MemoryACPILevel_DllCntl__SHIFT 0x0
#define DPM_TABLE_197__MemoryACPILevel_MpllSs1_MASK 0xffffffff
#define DPM_TABLE_197__MemoryACPILevel_MpllSs1__SHIFT 0x0
#define DPM_TABLE_198__MemoryACPILevel_MpllSs2_MASK 0xffffffff
#define DPM_TABLE_198__MemoryACPILevel_MpllSs2__SHIFT 0x0
#define DPM_TABLE_199__MemoryLevel_0_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_199__MemoryLevel_0_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_199__MemoryLevel_0_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_199__MemoryLevel_0_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_199__MemoryLevel_0_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_199__MemoryLevel_0_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_199__MemoryLevel_0_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_199__MemoryLevel_0_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_200__MemoryLevel_0_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_200__MemoryLevel_0_MinMvdd__SHIFT 0x0
#define DPM_TABLE_201__MemoryLevel_0_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_201__MemoryLevel_0_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_202__MemoryLevel_0_StutterEnable_MASK 0xff
#define DPM_TABLE_202__MemoryLevel_0_StutterEnable__SHIFT 0x0
#define DPM_TABLE_202__MemoryLevel_0_RttEnable_MASK 0xff00
#define DPM_TABLE_202__MemoryLevel_0_RttEnable__SHIFT 0x8
#define DPM_TABLE_202__MemoryLevel_0_EdcWriteEnable_MASK 0xff0000
#define DPM_TABLE_202__MemoryLevel_0_EdcWriteEnable__SHIFT 0x10
#define DPM_TABLE_202__MemoryLevel_0_EdcReadEnable_MASK 0xff000000
#define DPM_TABLE_202__MemoryLevel_0_EdcReadEnable__SHIFT 0x18
#define DPM_TABLE_203__MemoryLevel_0_EnabledForActivity_MASK 0xff
#define DPM_TABLE_203__MemoryLevel_0_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_203__MemoryLevel_0_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_203__MemoryLevel_0_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_203__MemoryLevel_0_StrobeRatio_MASK 0xff0000
#define DPM_TABLE_203__MemoryLevel_0_StrobeRatio__SHIFT 0x10
#define DPM_TABLE_203__MemoryLevel_0_StrobeEnable_MASK 0xff000000
#define DPM_TABLE_203__MemoryLevel_0_StrobeEnable__SHIFT 0x18
#define DPM_TABLE_204__MemoryLevel_0_padding_MASK 0xff
#define DPM_TABLE_204__MemoryLevel_0_padding__SHIFT 0x0
#define DPM_TABLE_204__MemoryLevel_0_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_204__MemoryLevel_0_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_204__MemoryLevel_0_DownHyst_MASK 0xff0000
#define DPM_TABLE_204__MemoryLevel_0_DownHyst__SHIFT 0x10
#define DPM_TABLE_204__MemoryLevel_0_UpHyst_MASK 0xff000000
#define DPM_TABLE_204__MemoryLevel_0_UpHyst__SHIFT 0x18
#define DPM_TABLE_205__MemoryLevel_0_padding1_MASK 0xff
#define DPM_TABLE_205__MemoryLevel_0_padding1__SHIFT 0x0
#define DPM_TABLE_205__MemoryLevel_0_DisplayWatermark_MASK 0xff00
#define DPM_TABLE_205__MemoryLevel_0_DisplayWatermark__SHIFT 0x8
#define DPM_TABLE_205__MemoryLevel_0_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_205__MemoryLevel_0_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_206__MemoryLevel_0_MpllFuncCntl_MASK 0xffffffff
#define DPM_TABLE_206__MemoryLevel_0_MpllFuncCntl__SHIFT 0x0
#define DPM_TABLE_207__MemoryLevel_0_MpllFuncCntl_1_MASK 0xffffffff
#define DPM_TABLE_207__MemoryLevel_0_MpllFuncCntl_1__SHIFT 0x0
#define DPM_TABLE_208__MemoryLevel_0_MpllFuncCntl_2_MASK 0xffffffff
#define DPM_TABLE_208__MemoryLevel_0_MpllFuncCntl_2__SHIFT 0x0
#define DPM_TABLE_209__MemoryLevel_0_MpllAdFuncCntl_MASK 0xffffffff
#define DPM_TABLE_209__MemoryLevel_0_MpllAdFuncCntl__SHIFT 0x0
#define DPM_TABLE_210__MemoryLevel_0_MpllDqFuncCntl_MASK 0xffffffff
#define DPM_TABLE_210__MemoryLevel_0_MpllDqFuncCntl__SHIFT 0x0
#define DPM_TABLE_211__MemoryLevel_0_MclkPwrmgtCntl_MASK 0xffffffff
#define DPM_TABLE_211__MemoryLevel_0_MclkPwrmgtCntl__SHIFT 0x0
#define DPM_TABLE_212__MemoryLevel_0_DllCntl_MASK 0xffffffff
#define DPM_TABLE_212__MemoryLevel_0_DllCntl__SHIFT 0x0
#define DPM_TABLE_213__MemoryLevel_0_MpllSs1_MASK 0xffffffff
#define DPM_TABLE_213__MemoryLevel_0_MpllSs1__SHIFT 0x0
#define DPM_TABLE_214__MemoryLevel_0_MpllSs2_MASK 0xffffffff
#define DPM_TABLE_214__MemoryLevel_0_MpllSs2__SHIFT 0x0
#define DPM_TABLE_215__MemoryLevel_1_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_215__MemoryLevel_1_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_215__MemoryLevel_1_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_215__MemoryLevel_1_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_215__MemoryLevel_1_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_215__MemoryLevel_1_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_215__MemoryLevel_1_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_215__MemoryLevel_1_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_216__MemoryLevel_1_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_216__MemoryLevel_1_MinMvdd__SHIFT 0x0
#define DPM_TABLE_217__MemoryLevel_1_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_217__MemoryLevel_1_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_218__MemoryLevel_1_StutterEnable_MASK 0xff
#define DPM_TABLE_218__MemoryLevel_1_StutterEnable__SHIFT 0x0
#define DPM_TABLE_218__MemoryLevel_1_RttEnable_MASK 0xff00
#define DPM_TABLE_218__MemoryLevel_1_RttEnable__SHIFT 0x8
#define DPM_TABLE_218__MemoryLevel_1_EdcWriteEnable_MASK 0xff0000
#define DPM_TABLE_218__MemoryLevel_1_EdcWriteEnable__SHIFT 0x10
#define DPM_TABLE_218__MemoryLevel_1_EdcReadEnable_MASK 0xff000000
#define DPM_TABLE_218__MemoryLevel_1_EdcReadEnable__SHIFT 0x18
#define DPM_TABLE_219__MemoryLevel_1_EnabledForActivity_MASK 0xff
#define DPM_TABLE_219__MemoryLevel_1_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_219__MemoryLevel_1_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_219__MemoryLevel_1_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_219__MemoryLevel_1_StrobeRatio_MASK 0xff0000
#define DPM_TABLE_219__MemoryLevel_1_StrobeRatio__SHIFT 0x10
#define DPM_TABLE_219__MemoryLevel_1_StrobeEnable_MASK 0xff000000
#define DPM_TABLE_219__MemoryLevel_1_StrobeEnable__SHIFT 0x18
#define DPM_TABLE_220__MemoryLevel_1_padding_MASK 0xff
#define DPM_TABLE_220__MemoryLevel_1_padding__SHIFT 0x0
#define DPM_TABLE_220__MemoryLevel_1_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_220__MemoryLevel_1_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_220__MemoryLevel_1_DownHyst_MASK 0xff0000
#define DPM_TABLE_220__MemoryLevel_1_DownHyst__SHIFT 0x10
#define DPM_TABLE_220__MemoryLevel_1_UpHyst_MASK 0xff000000
#define DPM_TABLE_220__MemoryLevel_1_UpHyst__SHIFT 0x18
#define DPM_TABLE_221__MemoryLevel_1_padding1_MASK 0xff
#define DPM_TABLE_221__MemoryLevel_1_padding1__SHIFT 0x0
#define DPM_TABLE_221__MemoryLevel_1_DisplayWatermark_MASK 0xff00
#define DPM_TABLE_221__MemoryLevel_1_DisplayWatermark__SHIFT 0x8
#define DPM_TABLE_221__MemoryLevel_1_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_221__MemoryLevel_1_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_222__MemoryLevel_1_MpllFuncCntl_MASK 0xffffffff
#define DPM_TABLE_222__MemoryLevel_1_MpllFuncCntl__SHIFT 0x0
#define DPM_TABLE_223__MemoryLevel_1_MpllFuncCntl_1_MASK 0xffffffff
#define DPM_TABLE_223__MemoryLevel_1_MpllFuncCntl_1__SHIFT 0x0
#define DPM_TABLE_224__MemoryLevel_1_MpllFuncCntl_2_MASK 0xffffffff
#define DPM_TABLE_224__MemoryLevel_1_MpllFuncCntl_2__SHIFT 0x0
#define DPM_TABLE_225__MemoryLevel_1_MpllAdFuncCntl_MASK 0xffffffff
#define DPM_TABLE_225__MemoryLevel_1_MpllAdFuncCntl__SHIFT 0x0
#define DPM_TABLE_226__MemoryLevel_1_MpllDqFuncCntl_MASK 0xffffffff
#define DPM_TABLE_226__MemoryLevel_1_MpllDqFuncCntl__SHIFT 0x0
#define DPM_TABLE_227__MemoryLevel_1_MclkPwrmgtCntl_MASK 0xffffffff
#define DPM_TABLE_227__MemoryLevel_1_MclkPwrmgtCntl__SHIFT 0x0
#define DPM_TABLE_228__MemoryLevel_1_DllCntl_MASK 0xffffffff
#define DPM_TABLE_228__MemoryLevel_1_DllCntl__SHIFT 0x0
#define DPM_TABLE_229__MemoryLevel_1_MpllSs1_MASK 0xffffffff
#define DPM_TABLE_229__MemoryLevel_1_MpllSs1__SHIFT 0x0
#define DPM_TABLE_230__MemoryLevel_1_MpllSs2_MASK 0xffffffff
#define DPM_TABLE_230__MemoryLevel_1_MpllSs2__SHIFT 0x0
#define DPM_TABLE_231__MemoryLevel_2_MinVoltage_Phases_MASK 0xff
#define DPM_TABLE_231__MemoryLevel_2_MinVoltage_Phases__SHIFT 0x0
#define DPM_TABLE_231__MemoryLevel_2_MinVoltage_VddGfx_MASK 0xff00
#define DPM_TABLE_231__MemoryLevel_2_MinVoltage_VddGfx__SHIFT 0x8
#define DPM_TABLE_231__MemoryLevel_2_MinVoltage_Vddci_MASK 0xff0000
#define DPM_TABLE_231__MemoryLevel_2_MinVoltage_Vddci__SHIFT 0x10
#define DPM_TABLE_231__MemoryLevel_2_MinVoltage_Vddc_MASK 0xff000000
#define DPM_TABLE_231__MemoryLevel_2_MinVoltage_Vddc__SHIFT 0x18
#define DPM_TABLE_232__MemoryLevel_2_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_232__MemoryLevel_2_MinMvdd__SHIFT 0x0
#define DPM_TABLE_233__MemoryLevel_2_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_233__MemoryLevel_2_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_234__MemoryLevel_2_StutterEnable_MASK 0xff
#define DPM_TABLE_234__MemoryLevel_2_StutterEnable__SHIFT 0x0
#define DPM_TABLE_234__MemoryLevel_2_RttEnable_MASK 0xff00
#define DPM_TABLE_234__MemoryLevel_2_RttEnable__SHIFT 0x8
#define DPM_TABLE_234__MemoryLevel_2_EdcWriteEnable_MASK 0xff0000
#define DPM_TABLE_234__MemoryLevel_2_EdcWriteEnable__SHIFT 0x10
#define DPM_TABLE_234__MemoryLevel_2_EdcReadEnable_MASK 0xff000000
#define DPM_TABLE_234__MemoryLevel_2_EdcReadEnable__SHIFT 0x18
#define DPM_TABLE_235__MemoryLevel_2_EnabledForActivity_MASK 0xff
#define DPM_TABLE_235__MemoryLevel_2_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_235__MemoryLevel_2_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_235__MemoryLevel_2_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_235__MemoryLevel_2_StrobeRatio_MASK 0xff0000
#define DPM_TABLE_235__MemoryLevel_2_StrobeRatio__SHIFT 0x10
#define DPM_TABLE_235__MemoryLevel_2_StrobeEnable_MASK 0xff000000
#define DPM_TABLE_235__MemoryLevel_2_StrobeEnable__SHIFT 0x18
#define DPM_TABLE_236__MemoryLevel_2_padding_MASK 0xff
#define DPM_TABLE_236__MemoryLevel_2_padding__SHIFT 0x0
#define DPM_TABLE_236__MemoryLevel_2_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_236__MemoryLevel_2_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_236__MemoryLevel_2_DownHyst_MASK 0xff0000
#define DPM_TABLE_236__MemoryLevel_2_DownHyst__SHIFT 0x10
#define DPM_TABLE_236__MemoryLevel_2_UpHyst_MASK 0xff000000
#define DPM_TABLE_236__MemoryLevel_2_UpHyst__SHIFT 0x18
#define DPM_TABLE_237__MemoryLevel_2_padding1_MASK 0xff
#define DPM_TABLE_237__MemoryLevel_2_padding1__SHIFT 0x0
#define DPM_TABLE_237__MemoryLevel_2_DisplayWatermark_MASK 0xff00
#define DPM_TABLE_237__MemoryLevel_2_DisplayWatermark__SHIFT 0x8
#define DPM_TABLE_237__MemoryLevel_2_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_237__MemoryLevel_2_ActivityLevel__SHIFT 0x10
#define DPM_TABLE_238__MemoryLevel_2_MpllFuncCntl_MASK 0xfffff