INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/project_3/project_3.srcs/sources_1/new/task3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/project_3/project_3.srcs/sim_1/new/task3_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task3_sim
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/sco/Desktop/project_3/project_3.srcs/sim_1/new/task3_sim.v:29]
