2018-06-26 10:41:57,130 INFO The file: ./tests\TRS.RTECONFIG.GEN.0001\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-26 10:41:57,142 INFO The file: ./tests\TRS.RTECONFIG.GEN.0001\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:41:57,144 INFO The file: ./tests\TRS.RTECONFIG.GEN.0001\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:41:57,145 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0001\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:41:57,145 INFO The file: ./tests\TRS.RTECONFIG.GEN.0001\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:41:57,146 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0001\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-26 10:41:57,146 INFO The file: ./tests\TRS.RTECONFIG.GEN.0001\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:41:57,147 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0001\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:41:57,147 INFO The file: ./tests\TRS.RTECONFIG.GEN.0001\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:41:57,147 INFO The file: ./tests\TRS.RTECONFIG.GEN.0001\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
