

Implementation tool: Xilinx Vivado v.2018.2
Project:             kociembaHls
Solution:            solution1
Device target:       xc7z020clg400-1
Report date:         Thu Jul 04 02:25:50 BST 2019

#=== Post-Implementation Resource usage ===
SLICE:         4330
LUT:          10823
FF:           11701
DSP:             19
BRAM:           216
SRL:             81
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    9.110
CP achieved post-implementation:    9.201
Timing met
