module DEADLOCK_FREE:

input Ix,Iy;
output VIOLATED_s;

loop
   trap scope in
      signal OK in
	 [
	    await Ix;
	    abort
	       await tick;
	       emit VIOLATED_s
	    when immediate OK;
	    exit scope
	 ] ||
	 every Iy do
	    sustain OK
	 end every
      end signal
   end trap
end loop
end module
