Reading OpenROAD database at '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/36-openroad-resizertimingpostcts/i2c_master_controller.odb'…
Reading library file at '/home/davidsales/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/41c5n1rfapbw2k2daig2yag6mbsifckg-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4.0
[INFO] Setting input delay to: 4.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO] Setting signal max routing layer to: met5 and clock max routing layer to met5. 
-congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0019] Found 4 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 11
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 643

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal       2875          1388          51.72%
met2       Vertical         2305          1404          39.09%
met3       Horizontal       1432           920          35.75%
met4       Vertical          948           546          42.41%
met5       Horizontal        282           130          53.90%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 1220
[INFO GRT-0198] Via related Steiner nodes: 25
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 1504
[INFO GRT-0112] Final usage 3D: 5101

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1              1388           300           21.61%             0 /  0 /  0
met2              1404           285           20.30%             0 /  0 /  0
met3               920             4            0.43%             0 /  0 /  0
met4               546             0            0.00%             0 /  0 /  0
met5               130             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             4388           589           13.42%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 7472 um
[INFO GRT-0014] Routed nets: 249
%OL_CREATE_REPORT antenna.rpt
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
%OL_END_REPORT
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                50     187.68
  Tap cell                                 67      83.83
  Clock buffer                              4      82.58
  Timing Repair Buffer                     44     222.71
  Inverter                                 30     112.61
  Sequential cell                          45     998.46
  Multi-Input combinational cell          108     919.63
  Total                                   348    2607.50
Writing OpenROAD database to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/38-openroad-globalrouting/i2c_master_controller.odb'…
Writing layout to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/38-openroad-globalrouting/i2c_master_controller.def'…
