<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2409" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2409{left:96px;bottom:48px;letter-spacing:-0.12px;}
#t2_2409{left:393px;bottom:48px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_2409{left:666px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t4_2409{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_2409{left:558px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.42px;}
#t6_2409{left:96px;bottom:1038px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t7_2409{left:96px;bottom:821px;letter-spacing:0.15px;word-spacing:-0.04px;}
#t8_2409{left:96px;bottom:794px;letter-spacing:0.08px;word-spacing:0.1px;}
#t9_2409{left:96px;bottom:757px;letter-spacing:0.18px;word-spacing:-0.69px;}
#ta_2409{left:96px;bottom:730px;letter-spacing:0.17px;}
#tb_2409{left:96px;bottom:693px;letter-spacing:0.17px;word-spacing:-0.32px;}
#tc_2409{left:96px;bottom:666px;letter-spacing:0.17px;}
#td_2409{left:99px;bottom:1007px;letter-spacing:0.17px;}
#te_2409{left:367px;bottom:1007px;letter-spacing:0.17px;}
#tf_2409{left:607px;bottom:1007px;letter-spacing:0.13px;}
#tg_2409{left:99px;bottom:984px;letter-spacing:0.16px;}
#th_2409{left:161px;bottom:984px;letter-spacing:0.2px;}
#ti_2409{left:203px;bottom:984px;}
#tj_2409{left:211px;bottom:984px;letter-spacing:0.2px;}
#tk_2409{left:253px;bottom:984px;}
#tl_2409{left:257px;bottom:984px;letter-spacing:0.17px;}
#tm_2409{left:348px;bottom:984px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tn_2409{left:462px;bottom:984px;letter-spacing:0.12px;word-spacing:0.02px;}
#to_2409{left:462px;bottom:968px;letter-spacing:0.11px;word-spacing:-0.04px;}
#tp_2409{left:653px;bottom:968px;letter-spacing:0.19px;}
#tq_2409{left:698px;bottom:968px;letter-spacing:0.1px;}
#tr_2409{left:716px;bottom:968px;letter-spacing:0.18px;}
#ts_2409{left:776px;bottom:968px;}
#tt_2409{left:462px;bottom:953px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tu_2409{left:651px;bottom:953px;letter-spacing:0.15px;}
#tv_2409{left:692px;bottom:953px;}
#tw_2409{left:99px;bottom:930px;letter-spacing:0.17px;}
#tx_2409{left:607px;bottom:930px;letter-spacing:0.15px;}
#ty_2409{left:453px;bottom:907px;letter-spacing:0.19px;}
#tz_2409{left:499px;bottom:907px;letter-spacing:0.15px;}
#t10_2409{left:649px;bottom:907px;letter-spacing:-0.06px;}
#t11_2409{left:771px;bottom:907px;letter-spacing:0.17px;}
#t12_2409{left:99px;bottom:884px;letter-spacing:0.16px;}
#t13_2409{left:171px;bottom:884px;letter-spacing:0.2px;}
#t14_2409{left:213px;bottom:884px;letter-spacing:0.18px;word-spacing:-0.07px;}
#t15_2409{left:263px;bottom:884px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t16_2409{left:459px;bottom:884px;letter-spacing:0.24px;}
#t17_2409{left:532px;bottom:884px;letter-spacing:0.17px;}
#t18_2409{left:563px;bottom:884px;letter-spacing:0.13px;}
#t19_2409{left:654px;bottom:884px;letter-spacing:0.13px;}
#t1a_2409{left:668px;bottom:884px;letter-spacing:0.13px;}
#t1b_2409{left:689px;bottom:884px;}
#t1c_2409{left:697px;bottom:884px;letter-spacing:0.12px;}
#t1d_2409{left:784px;bottom:884px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1e_2409{left:99px;bottom:861px;letter-spacing:0.16px;}
#t1f_2409{left:171px;bottom:861px;letter-spacing:0.2px;}
#t1g_2409{left:213px;bottom:861px;letter-spacing:0.18px;word-spacing:-0.16px;}
#t1h_2409{left:263px;bottom:861px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t1i_2409{left:459px;bottom:861px;letter-spacing:0.24px;}
#t1j_2409{left:532px;bottom:861px;letter-spacing:0.17px;}
#t1k_2409{left:563px;bottom:861px;letter-spacing:0.13px;}
#t1l_2409{left:654px;bottom:861px;letter-spacing:0.13px;}
#t1m_2409{left:668px;bottom:861px;letter-spacing:0.13px;}
#t1n_2409{left:689px;bottom:861px;}
#t1o_2409{left:697px;bottom:861px;letter-spacing:0.12px;}
#t1p_2409{left:784px;bottom:861px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1q_2409{left:96px;bottom:633px;letter-spacing:0.17px;}
#t1r_2409{left:149px;bottom:597px;letter-spacing:0.14px;}
#t1s_2409{left:309px;bottom:608px;letter-spacing:0.17px;}
#t1t_2409{left:541px;bottom:597px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1u_2409{left:276px;bottom:586px;letter-spacing:0.1px;word-spacing:4.2px;}
#t1v_2409{left:101px;bottom:487px;letter-spacing:-0.13px;}
#t1w_2409{left:288px;bottom:567px;}
#t1x_2409{left:324px;bottom:567px;}
#t1y_2409{left:361px;bottom:567px;}
#t1z_2409{left:388px;bottom:567px;letter-spacing:-0.13px;}
#t20_2409{left:288px;bottom:547px;}
#t21_2409{left:324px;bottom:547px;}
#t22_2409{left:388px;bottom:547px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t23_2409{left:288px;bottom:527px;}
#t24_2409{left:324px;bottom:527px;}
#t25_2409{left:361px;bottom:527px;}
#t26_2409{left:388px;bottom:527px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t27_2409{left:288px;bottom:507px;}
#t28_2409{left:324px;bottom:507px;}
#t29_2409{left:361px;bottom:507px;}
#t2a_2409{left:388px;bottom:507px;letter-spacing:-0.14px;word-spacing:-0.07px;}
#t2b_2409{left:361px;bottom:487px;}
#t2c_2409{left:388px;bottom:487px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t2d_2409{left:361px;bottom:467px;}
#t2e_2409{left:388px;bottom:467px;letter-spacing:-0.21px;word-spacing:0.04px;}
#t2f_2409{left:361px;bottom:448px;}
#t2g_2409{left:388px;bottom:448px;letter-spacing:-0.18px;word-spacing:-0.11px;}
#t2h_2409{left:361px;bottom:428px;}
#t2i_2409{left:388px;bottom:428px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2j_2409{left:288px;bottom:408px;}
#t2k_2409{left:324px;bottom:408px;}
#t2l_2409{left:361px;bottom:408px;}
#t2m_2409{left:388px;bottom:408px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2n_2409{left:101px;bottom:388px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2o_2409{left:287px;bottom:388px;}
#t2p_2409{left:324px;bottom:388px;}
#t2q_2409{left:361px;bottom:388px;}
#t2r_2409{left:388px;bottom:388px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2s_2409{left:101px;bottom:368px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t2t_2409{left:288px;bottom:368px;}
#t2u_2409{left:324px;bottom:368px;}
#t2v_2409{left:361px;bottom:368px;}
#t2w_2409{left:388px;bottom:368px;letter-spacing:-0.12px;}
#t2x_2409{left:101px;bottom:338px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t2y_2409{left:288px;bottom:348px;}
#t2z_2409{left:324px;bottom:348px;}
#t30_2409{left:361px;bottom:348px;}
#t31_2409{left:388px;bottom:348px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t32_2409{left:361px;bottom:328px;}
#t33_2409{left:388px;bottom:328px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t34_2409{left:101px;bottom:275px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t35_2409{left:288px;bottom:302px;}
#t36_2409{left:324px;bottom:302px;}
#t37_2409{left:361px;bottom:302px;}
#t38_2409{left:388px;bottom:308px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t39_2409{left:388px;bottom:295px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t3a_2409{left:361px;bottom:258px;}
#t3b_2409{left:388px;bottom:275px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3c_2409{left:388px;bottom:258px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3d_2409{left:388px;bottom:241px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t3e_2409{left:101px;bottom:221px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3f_2409{left:324px;bottom:221px;}
#t3g_2409{left:361px;bottom:221px;}
#t3h_2409{left:388px;bottom:221px;letter-spacing:-0.12px;}
#t3i_2409{left:101px;bottom:201px;letter-spacing:-0.2px;word-spacing:-0.11px;}
#t3j_2409{left:101px;bottom:186px;letter-spacing:-0.25px;word-spacing:-0.01px;}
#t3k_2409{left:101px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t3l_2409{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2409{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2409{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s3_2409{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s4_2409{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s5_2409{font-size:15px;font-family:Arial_62w;color:#000;}
.s6_2409{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s7_2409{font-size:14px;font-family:Arial_62w;color:#000;}
.s8_2409{font-size:14px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s9_2409{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2409" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2409Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2409" style="-webkit-user-select: none;"><object width="935" height="1210" data="2409/2409.svg" type="image/svg+xml" id="pdf2409" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2409" class="t s1_2409">448 </span><span id="t2_2409" class="t s1_2409">PSIGNB, VPSIGNB </span><span id="t3_2409" class="t s1_2409">Instruction Reference </span>
<span id="t4_2409" class="t s1_2409">AMD64 Technology </span><span id="t5_2409" class="t s1_2409">26568—Rev. 3.25—November 2021 </span>
<span id="t6_2409" class="t s2_2409">Instruction Encoding </span>
<span id="t7_2409" class="t s2_2409">Related Instructions </span>
<span id="t8_2409" class="t s3_2409">(V)PSIGNW, (V)PSIGND </span>
<span id="t9_2409" class="t s2_2409">rFLAGS Affected </span>
<span id="ta_2409" class="t s3_2409">None </span>
<span id="tb_2409" class="t s2_2409">MXCSR Flags Affected </span>
<span id="tc_2409" class="t s3_2409">None </span>
<span id="td_2409" class="t s4_2409">Mnemonic </span><span id="te_2409" class="t s4_2409">Opcode </span><span id="tf_2409" class="t s4_2409">Description </span>
<span id="tg_2409" class="t s5_2409">PSIGNB </span><span id="th_2409" class="t s6_2409">xmm1</span><span id="ti_2409" class="t s5_2409">, </span><span id="tj_2409" class="t s6_2409">xmm2</span><span id="tk_2409" class="t s5_2409">/</span><span id="tl_2409" class="t s6_2409">mem128 </span><span id="tm_2409" class="t s5_2409">66 0F 38 08 /r </span><span id="tn_2409" class="t s5_2409">Perform operation based on evaluation of each packed </span>
<span id="to_2409" class="t s5_2409">8-bit signed integer value in </span><span id="tp_2409" class="t s6_2409">xmm2 </span><span id="tq_2409" class="t s5_2409">or </span><span id="tr_2409" class="t s6_2409">mem128</span><span id="ts_2409" class="t s5_2409">. </span>
<span id="tt_2409" class="t s5_2409">Write 8-bit signed results to </span><span id="tu_2409" class="t s6_2409">xmm1</span><span id="tv_2409" class="t s5_2409">. </span>
<span id="tw_2409" class="t s4_2409">Mnemonic </span><span id="tx_2409" class="t s4_2409">Encoding </span>
<span id="ty_2409" class="t s4_2409">VEX </span><span id="tz_2409" class="t s4_2409">RXB.map_select </span><span id="t10_2409" class="t s4_2409">W.vvvv.L.pp </span><span id="t11_2409" class="t s4_2409">Opcode </span>
<span id="t12_2409" class="t s5_2409">VPSIGNB </span><span id="t13_2409" class="t s6_2409">xmm1</span><span id="t14_2409" class="t s5_2409">, xmm2</span><span id="t15_2409" class="t s6_2409">, xmm2/mem128 </span><span id="t16_2409" class="t s5_2409">C4 </span><span id="t17_2409" class="t s5_2409">RXB </span><span id="t18_2409" class="t s5_2409">.02 </span><span id="t19_2409" class="t s5_2409">X.</span><span id="t1a_2409" class="t s6_2409">src </span><span id="t1b_2409" class="t s6_2409">1 </span><span id="t1c_2409" class="t s5_2409">.0.01 </span><span id="t1d_2409" class="t s5_2409">08 /r </span>
<span id="t1e_2409" class="t s5_2409">VPSIGNB </span><span id="t1f_2409" class="t s6_2409">ymm1</span><span id="t1g_2409" class="t s5_2409">, ymm2</span><span id="t1h_2409" class="t s6_2409">, ymm2/mem256 </span><span id="t1i_2409" class="t s5_2409">C4 </span><span id="t1j_2409" class="t s5_2409">RXB </span><span id="t1k_2409" class="t s5_2409">.02 </span><span id="t1l_2409" class="t s5_2409">X.</span><span id="t1m_2409" class="t s6_2409">src </span><span id="t1n_2409" class="t s6_2409">1 </span><span id="t1o_2409" class="t s5_2409">.1.01 </span><span id="t1p_2409" class="t s5_2409">08 /r </span>
<span id="t1q_2409" class="t s2_2409">Exceptions </span>
<span id="t1r_2409" class="t s4_2409">Exception </span>
<span id="t1s_2409" class="t s4_2409">Mode </span>
<span id="t1t_2409" class="t s4_2409">Cause of Exception </span>
<span id="t1u_2409" class="t s4_2409">Real Virt Prot </span>
<span id="t1v_2409" class="t s7_2409">Invalid opcode, #UD </span>
<span id="t1w_2409" class="t s7_2409">X </span><span id="t1x_2409" class="t s7_2409">X </span><span id="t1y_2409" class="t s7_2409">X </span><span id="t1z_2409" class="t s7_2409">Instruction not supported, as indicated by CPUID feature identifier. </span>
<span id="t20_2409" class="t s7_2409">A </span><span id="t21_2409" class="t s7_2409">A </span><span id="t22_2409" class="t s7_2409">AVX instructions are only recognized in protected mode. </span>
<span id="t23_2409" class="t s7_2409">S </span><span id="t24_2409" class="t s7_2409">S </span><span id="t25_2409" class="t s7_2409">S </span><span id="t26_2409" class="t s7_2409">CR0.EM = 1. </span>
<span id="t27_2409" class="t s7_2409">S </span><span id="t28_2409" class="t s7_2409">S </span><span id="t29_2409" class="t s7_2409">S </span><span id="t2a_2409" class="t s7_2409">CR4.OSFXSR = 0. </span>
<span id="t2b_2409" class="t s7_2409">A </span><span id="t2c_2409" class="t s7_2409">CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE]. </span>
<span id="t2d_2409" class="t s7_2409">A </span><span id="t2e_2409" class="t s7_2409">XFEATURE_ENABLED_MASK[2:1] ! = 11b. </span>
<span id="t2f_2409" class="t s7_2409">A </span><span id="t2g_2409" class="t s7_2409">VEX.L = 1 when AVX2 not supported. </span>
<span id="t2h_2409" class="t s7_2409">A </span><span id="t2i_2409" class="t s7_2409">REX, F2, F3, or 66 prefix preceding VEX prefix. </span>
<span id="t2j_2409" class="t s7_2409">S </span><span id="t2k_2409" class="t s7_2409">S </span><span id="t2l_2409" class="t s7_2409">X </span><span id="t2m_2409" class="t s7_2409">Lock prefix (F0h) preceding opcode. </span>
<span id="t2n_2409" class="t s7_2409">Device not available, #NM </span><span id="t2o_2409" class="t s7_2409">S </span><span id="t2p_2409" class="t s7_2409">S </span><span id="t2q_2409" class="t s7_2409">X </span><span id="t2r_2409" class="t s7_2409">CR0.TS = 1. </span>
<span id="t2s_2409" class="t s7_2409">Stack, #SS </span><span id="t2t_2409" class="t s7_2409">S </span><span id="t2u_2409" class="t s7_2409">S </span><span id="t2v_2409" class="t s7_2409">X </span><span id="t2w_2409" class="t s7_2409">Memory address exceeding stack segment limit or non-canonical. </span>
<span id="t2x_2409" class="t s7_2409">General protection, #GP </span>
<span id="t2y_2409" class="t s7_2409">S </span><span id="t2z_2409" class="t s7_2409">S </span><span id="t30_2409" class="t s7_2409">X </span><span id="t31_2409" class="t s7_2409">Memory address exceeding data segment limit or non-canonical. </span>
<span id="t32_2409" class="t s7_2409">X </span><span id="t33_2409" class="t s7_2409">Null data segment used to reference memory. </span>
<span id="t34_2409" class="t s7_2409">Alignment check, #AC </span>
<span id="t35_2409" class="t s7_2409">S </span><span id="t36_2409" class="t s7_2409">S </span><span id="t37_2409" class="t s7_2409">S </span>
<span id="t38_2409" class="t s7_2409">Memory operand not 16-byte aligned when alignment checking enabled </span>
<span id="t39_2409" class="t s7_2409">and MXCSR.MM = 1. </span>
<span id="t3a_2409" class="t s7_2409">A </span>
<span id="t3b_2409" class="t s7_2409">Alignment checking enabled and: </span>
<span id="t3c_2409" class="t s7_2409">256-bit memory operand not 32-byte aligned or </span>
<span id="t3d_2409" class="t s7_2409">128-bit memory operand not 16-byte aligned. </span>
<span id="t3e_2409" class="t s7_2409">Page fault, #PF </span><span id="t3f_2409" class="t s7_2409">S </span><span id="t3g_2409" class="t s7_2409">X </span><span id="t3h_2409" class="t s7_2409">Instruction execution caused a page fault. </span>
<span id="t3i_2409" class="t s8_2409">X — SSE, AVX, and AVX2 exception </span>
<span id="t3j_2409" class="t s8_2409">A — AVX, AVX2 exception </span>
<span id="t3k_2409" class="t s8_2409">S — SSE exception </span>
<span id="t3l_2409" class="t s9_2409">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
