<stg><name>udpTxEngine</name>


<trans_list>

<trans id="155" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3">
<![CDATA[
entry:5  %ute_state_load = load i3* @ute_state, align 1

]]></Node>
<StgValue><ssdm name="ute_state_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
entry:8  switch i3 %ute_state_load, label %udpTxEngine.exit [
    i3 0, label %0
    i3 1, label %3
    i3 2, label %4
    i3 3, label %6
    i3 -4, label %7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln304"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:0  %tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* @agmdDataOut_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="577" op_0_bw="577" op_1_bw="577" op_2_bw="1">
<![CDATA[
:0  %tmp_363 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* @agmdDataOut_V)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:1  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_363, i32 576)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8, label %9, label %._crit_edge968.i

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  store i3 0, i3* @ute_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln399"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:5  store i3 0, i3* @ute_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln393"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:0  %tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* @agmdDataOut_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="577" op_0_bw="577" op_1_bw="577" op_2_bw="1">
<![CDATA[
:0  %tmp_229 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* @agmdDataOut_V)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:1  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_229, i32 576)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="288" op_0_bw="577">
<![CDATA[
:4  %trunc_ln647_9 = trunc i577 %tmp_229 to i288

]]></Node>
<StgValue><ssdm name="trunc_ln647_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="36" op_0_bw="36" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_Result_12_i = call i36 @_ssdm_op_PartSelect.i36.i577.i32.i32(i577 %tmp_229, i32 512, i32 547)

]]></Node>
<StgValue><ssdm name="p_Result_12_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="224" op_0_bw="224" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %p_Result_14_i = call i224 @_ssdm_op_PartSelect.i224.i577.i32.i32(i577 %tmp_229, i32 288, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_14_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="28" op_0_bw="28" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %p_Result_16_i = call i28 @_ssdm_op_PartSelect.i28.i577.i32.i32(i577 %tmp_229, i32 548, i32 575)

]]></Node>
<StgValue><ssdm name="p_Result_16_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_7, label %._crit_edge966.i, label %._crit_edge965.i

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
._crit_edge966.i:0  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_229, i32 548)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge966.i:1  %p_Result_9 = xor i1 %tmp_10, true

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge966.i:2  %select_ln377 = select i1 %tmp_10, i3 3, i3 0

]]></Node>
<StgValue><ssdm name="select_ln377"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge966.i:3  store i3 %select_ln377, i3* @ute_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge966.i:4  br label %._crit_edge965.i

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* @agmdDataOut_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="577" op_0_bw="577" op_1_bw="577" op_2_bw="1">
<![CDATA[
_ifconv:0  %tmp_117 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* @agmdDataOut_V)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
_ifconv:1  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_117, i32 576)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="288" op_0_bw="577">
<![CDATA[
_ifconv:24  %trunc_ln647_6 = trunc i577 %tmp_117 to i288

]]></Node>
<StgValue><ssdm name="trunc_ln647_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="36" op_0_bw="36" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:26  %p_Result_2_i = call i36 @_ssdm_op_PartSelect.i36.i577.i32.i32(i577 %tmp_117, i32 512, i32 547)

]]></Node>
<StgValue><ssdm name="p_Result_2_i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="224" op_0_bw="224" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:28  %p_Result_4_i = call i224 @_ssdm_op_PartSelect.i224.i577.i32.i32(i577 %tmp_117, i32 288, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_4_i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="28" op_0_bw="28" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:31  %p_Result_6_i = call i28 @_ssdm_op_PartSelect.i28.i577.i32.i32(i577 %tmp_117, i32 548, i32 575)

]]></Node>
<StgValue><ssdm name="p_Result_6_i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
_ifconv:34  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_117, i32 548)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %p_Result_5 = xor i1 %tmp_6, true

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:36  %select_ln347 = select i1 %tmp_6, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln347"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %tmp_last_V = and i1 %tmp_5, %p_Result_5

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:38  %select_ln321 = select i1 %tmp_5, i2 %select_ln347, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln321"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="2">
<![CDATA[
_ifconv:39  %zext_ln355 = zext i2 %select_ln321 to i3

]]></Node>
<StgValue><ssdm name="zext_ln355"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:40  store i3 %zext_ln355, i3* @ute_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="97" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i97P(i97* @txthMetaData_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %._crit_edge959.i

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:0  %tmp_4 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* @agmdpayloadLenOut_V_s, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_4, label %2, label %._crit_edge959.i

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="97" op_0_bw="97" op_1_bw="97" op_2_bw="1">
<![CDATA[
:0  %tmp42 = call i97 @_ssdm_op_Read.ap_fifo.volatile.i97P(i97* @txthMetaData_V)

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="97">
<![CDATA[
:1  %trunc_ln321 = trunc i97 %tmp42 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %trunc_ln321, i32* @currMetaData_theirIP, align 4

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="97" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_myIP_V_load_new_s = call i32 @_ssdm_op_PartSelect.i32.i97.i32.i32(i97 %tmp42, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_myIP_V_load_new_s"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %tmp_myIP_V_load_new_s, i32* @currMetaData_myIP_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="97" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_theirPort_V_load = call i16 @_ssdm_op_PartSelect.i16.i97.i32.i32(i97 %tmp42, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_theirPort_V_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  store i16 %tmp_theirPort_V_load, i16* @currMetaData_theirPo, align 4

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="97" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_myPort_V_load_ne = call i16 @_ssdm_op_PartSelect.i16.i97.i32.i32(i97 %tmp42, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_myPort_V_load_ne"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  store i16 %tmp_myPort_V_load_ne, i16* @currMetaData_myPort_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="97" op_2_bw="32">
<![CDATA[
:9  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i97.i32(i97 %tmp42, i32 96)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
:10  %tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* @agmdpayloadLenOut_V_s)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %add_ln214 = add i16 28, %tmp_V

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  store i16 %add_ln214, i16* @ip_len_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %add_ln214_1 = add i16 8, %tmp_V

]]></Node>
<StgValue><ssdm name="add_ln214_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  store i16 %add_ln214_1, i16* @udp_len_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln311"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:15  %select_ln312 = select i1 %tmp_9, i3 1, i3 -4

]]></Node>
<StgValue><ssdm name="select_ln312"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:16  store i3 %select_ln312, i3* @ute_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="512" op_0_bw="512">
<![CDATA[
entry:6  %p_Val2_s = load i512* @prevWord_data_V_1, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64">
<![CDATA[
entry:7  %p_Val2_1 = load i64* @prevWord_keep_V, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_3, label %8, label %._crit_edge967.i

]]></Node>
<StgValue><ssdm name="br_ln396"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="224" op_0_bw="512">
<![CDATA[
:0  %trunc_ln414 = trunc i512 %p_Val2_s to i224

]]></Node>
<StgValue><ssdm name="trunc_ln414"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="512" op_0_bw="224">
<![CDATA[
:1  %p_Result_13 = zext i224 %trunc_ln414 to i512

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="28" op_0_bw="64">
<![CDATA[
:2  %trunc_ln414_1 = trunc i64 %p_Val2_1 to i28

]]></Node>
<StgValue><ssdm name="trunc_ln414_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="28">
<![CDATA[
:3  %p_Result_14 = zext i28 %trunc_ln414_1 to i64

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_13, i64 %p_Result_14, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln392"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_2, label %5, label %._crit_edge964.i

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="224" op_0_bw="512">
<![CDATA[
:2  %trunc_ln647_7 = trunc i512 %p_Val2_s to i224

]]></Node>
<StgValue><ssdm name="trunc_ln647_7"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="28" op_0_bw="64">
<![CDATA[
:3  %trunc_ln647_8 = trunc i64 %p_Val2_1 to i28

]]></Node>
<StgValue><ssdm name="trunc_ln647_8"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="512" op_0_bw="512" op_1_bw="288" op_2_bw="224">
<![CDATA[
:5  %p_Result_11 = call i512 @_ssdm_op_BitConcatenate.i512.i288.i224(i288 %trunc_ln647_9, i224 %trunc_ln647_7)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="36" op_2_bw="28">
<![CDATA[
:7  %p_Result_12 = call i64 @_ssdm_op_BitConcatenate.i64.i36.i28(i36 %p_Result_12_i, i28 %trunc_ln647_8)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="224" op_3_bw="32" op_4_bw="32">
<![CDATA[
:9  %p_Result_7 = call i512 @llvm.part.set.i512.i224(i512 %p_Val2_s, i224 %p_Result_14_i, i32 0, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
:10  store i512 %p_Result_7, i512* @prevWord_data_V_1, align 64

]]></Node>
<StgValue><ssdm name="store_ln372"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="28" op_3_bw="32" op_4_bw="32">
<![CDATA[
:12  %p_Result_8 = call i64 @llvm.part.set.i64.i28(i64 %p_Val2_1, i28 %p_Result_16_i, i32 0, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  store i64 %p_Result_8, i64* @prevWord_keep_V, align 64

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge965.i:0  %tmp_last_V_1 = phi i1 [ %p_Result_9, %._crit_edge966.i ], [ false, %5 ]

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
._crit_edge965.i:1  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_11, i64 %p_Result_12, i1 %tmp_last_V_1)

]]></Node>
<StgValue><ssdm name="write_ln384"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %_ifconv, label %._crit_edge961.i

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:2  %p_Val2_2 = load i16* @ip_len_V, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3  %p_Result_239_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_239_i_i"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="16">
<![CDATA[
_ifconv:4  %trunc_ln647 = trunc i16 %p_Val2_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:5  %p_Val2_3 = load i32* @currMetaData_myIP_V, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %p_Result_237_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_3, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_237_i_i"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7  %p_Result_237_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_3, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_237_1_i_i"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %p_Result_237_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_237_2_i_i"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:9  %trunc_ln647_1 = trunc i32 %p_Val2_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:10  %p_Val2_4 = load i32* @currMetaData_theirIP, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:11  %p_Result_237_i108_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_237_i108_s"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %p_Result_237_1_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_237_1_i"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:13  %p_Result_237_2_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_237_2_i"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:14  %trunc_ln647_2 = trunc i32 %p_Val2_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:15  %p_Val2_5 = load i16* @currMetaData_myPort_s, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:16  %p_Result_239_i113_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_5, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_239_i113_s"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="16">
<![CDATA[
_ifconv:17  %trunc_ln647_3 = trunc i16 %p_Val2_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_3"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:18  %p_Val2_6 = load i16* @currMetaData_theirPo, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:19  %p_Result_239_i116_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_6, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_239_i116_s"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="16">
<![CDATA[
_ifconv:20  %trunc_ln647_4 = trunc i16 %p_Val2_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_4"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:21  %p_Val2_7 = load i16* @udp_len_V, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:22  %p_Result_239_i119_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_7, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_239_i119_s"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="16">
<![CDATA[
_ifconv:23  %trunc_ln647_5 = trunc i16 %p_Val2_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_5"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="512" op_0_bw="512" op_1_bw="288" op_2_bw="16" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="64" op_18_bw="8" op_19_bw="8" op_20_bw="16">
<![CDATA[
_ifconv:25  %p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i288.i16.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i64.i8.i8.i16(i288 %trunc_ln647_6, i16 0, i8 %trunc_ln647_5, i8 %p_Result_239_i119_s, i8 %trunc_ln647_4, i8 %p_Result_239_i116_s, i8 %trunc_ln647_3, i8 %p_Result_239_i113_s, i8 %trunc_ln647_2, i8 %p_Result_237_2_i, i8 %p_Result_237_1_i, i8 %p_Result_237_i108_s, i8 %trunc_ln647_1, i8 %p_Result_237_2_i_i, i8 %p_Result_237_1_i_i, i8 %p_Result_237_i_i, i64 18966575579136, i8 %trunc_ln647, i8 %p_Result_239_i_i, i16 69)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="36" op_2_bw="28">
<![CDATA[
_ifconv:27  %p_Result_10 = call i64 @_ssdm_op_BitConcatenate.i64.i36.i28(i36 %p_Result_2_i, i28 -1)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="224" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:29  %p_Result_3 = call i512 @llvm.part.set.i512.i224(i512 %p_Val2_s, i224 %p_Result_4_i, i32 0, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
_ifconv:30  store i512 %p_Result_3, i512* @prevWord_data_V_1, align 64

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="28" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:32  %p_Result_4 = call i64 @llvm.part.set.i64.i28(i64 %p_Val2_1, i28 %p_Result_6_i, i32 0, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:33  store i64 %p_Result_4, i64* @prevWord_keep_V, align 64

]]></Node>
<StgValue><ssdm name="store_ln342"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
_ifconv:41  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_s, i64 %p_Result_10, i1 %tmp_last_V)

]]></Node>
<StgValue><ssdm name="write_ln358"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i577* @agmdDataOut_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i16* @agmdpayloadLenOut_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="97" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i97* @txthMetaData_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, [5 x i8]* @p_str2224, i32 1, i32 1, [5 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str22, [1 x i8]* @p_str22, [1 x i8]* @p_str22, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str25, [1 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln290"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge968.i

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge968.i:0  br label %._crit_edge967.i

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge967.i:0  br label %udpTxEngine.exit

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_13, i64 %p_Result_14, i1 true)

]]></Node>
<StgValue><ssdm name="write_ln392"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %udpTxEngine.exit

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
._crit_edge965.i:1  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_11, i64 %p_Result_12, i1 %tmp_last_V_1)

]]></Node>
<StgValue><ssdm name="write_ln384"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge965.i:2  br label %._crit_edge964.i

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge964.i:0  br label %udpTxEngine.exit

]]></Node>
<StgValue><ssdm name="br_ln386"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1">
<![CDATA[
_ifconv:41  call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_s, i64 %p_Result_10, i1 %tmp_last_V)

]]></Node>
<StgValue><ssdm name="write_ln358"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:42  br label %._crit_edge961.i

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge961.i:0  br label %udpTxEngine.exit

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %._crit_edge959.i

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ute_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge959.i:0  br label %udpTxEngine.exit

]]></Node>
<StgValue><ssdm name="br_ln314"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0">
<![CDATA[
udpTxEngine.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
