Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Dec 02 14:58:50 2015
| Host         : hpm-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file project_timing_summary_routed.rpt -rpx project_timing_summary_routed.rpx
| Design       : project
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endx_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endx_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endx_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endx_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endx_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endx_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endx_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endx_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endy_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endy_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endy_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endy_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endy_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endy_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endy_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/endy_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/go_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/state_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/state_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[10]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[8]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/x_reg[9]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[10]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[7]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[8]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_example_inst/my_linedraw/y_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.775        0.000                      0                 1047        0.060        0.000                      0                 1047        3.000        0.000                       0                   358  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 5.000}      10.000          100.000         
  clk_out       {0.000 12.500}     25.000          40.000          
  clkfb         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out            11.775        0.000                      0                 1047        0.060        0.000                      0                 1047       11.250        0.000                       0                   355  
  clkfb                                                                                                                                                           8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack       11.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.775ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/zero_flag_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        12.830ns  (logic 4.136ns (32.238%)  route 8.694ns (67.762%))
  Logic Levels:           7  (CARRY4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 30.748 - 25.000 ) 
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.612     6.149    software_inst/pclk
    RAMB36_X1Y1          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     8.603 r  software_inst/rom_2048x18/DOADO[5]
                         net (fo=14, routed)          2.081    10.684    kcpsm6_inst/lower_reg_banks/ADDRA1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.830 r  kcpsm6_inst/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.826    11.656    kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y7          LUT5 (Prop_lut5_I0_O)        0.356    12.012 r  kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=55, routed)          2.671    14.683    vga_example_inst/port_id[0]
    SLICE_X12Y12         LUT5 (Prop_lut5_I3_O)        0.326    15.009 f  vga_example_inst/data_path_loop[1].alu_mux_lut_i_3/O
                         net (fo=1, routed)           1.078    16.087    software_inst/prng_reg[2]
    SLICE_X12Y9          LUT6 (Prop_lut6_I2_O)        0.124    16.211 f  software_inst/data_path_loop[1].alu_mux_lut_i_1/O
                         net (fo=1, routed)           1.000    17.211    kcpsm6_inst/in_port[1]
    SLICE_X35Y7          LUT6 (Prop_lut6_I2_O)        0.124    17.335 f  kcpsm6_inst/data_path_loop[1].alu_mux_lut/O
                         net (fo=4, routed)           1.037    18.373    kcpsm6_inst/lower_zero_lut/I1
    SLICE_X34Y8          LUT5 (Prop_lut5_I1_O)        0.152    18.525 r  kcpsm6_inst/lower_zero_lut/LUT5/O
                         net (fo=1, routed)           0.000    18.525    kcpsm6_inst/lower_zero
    SLICE_X34Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.454    18.979 r  kcpsm6_inst/init_zero_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.979    kcpsm6_inst/zero_flag_value
    SLICE_X34Y8          FDRE                                         r  kcpsm6_inst/zero_flag_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.443    30.748    kcpsm6_inst/pclk
    SLICE_X34Y8          FDRE                                         r  kcpsm6_inst/zero_flag_flop/C
                         clock pessimism              0.240    30.988    
                         clock uncertainty           -0.085    30.904    
    SLICE_X34Y8          FDRE (Setup_fdre_C_D)       -0.150    30.754    kcpsm6_inst/zero_flag_flop
  -------------------------------------------------------------------
                         required time                         30.754    
                         arrival time                         -18.979    
  -------------------------------------------------------------------
                         slack                                 11.775    

Slack (MET) :             12.666ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.904ns  (logic 3.530ns (29.655%)  route 8.374ns (70.345%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 30.749 - 25.000 ) 
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.612     6.149    software_inst/pclk
    RAMB36_X1Y1          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     8.603 r  software_inst/rom_2048x18/DOADO[5]
                         net (fo=14, routed)          2.081    10.684    kcpsm6_inst/lower_reg_banks/ADDRA1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.830 r  kcpsm6_inst/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.826    11.656    kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y7          LUT5 (Prop_lut5_I0_O)        0.356    12.012 r  kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=55, routed)          2.671    14.683    vga_example_inst/port_id[0]
    SLICE_X12Y12         LUT5 (Prop_lut5_I3_O)        0.326    15.009 r  vga_example_inst/data_path_loop[1].alu_mux_lut_i_3/O
                         net (fo=1, routed)           1.078    16.087    software_inst/prng_reg[2]
    SLICE_X12Y9          LUT6 (Prop_lut6_I2_O)        0.124    16.211 r  software_inst/data_path_loop[1].alu_mux_lut_i_1/O
                         net (fo=1, routed)           1.000    17.211    kcpsm6_inst/in_port[1]
    SLICE_X35Y7          LUT6 (Prop_lut6_I2_O)        0.124    17.335 r  kcpsm6_inst/data_path_loop[1].alu_mux_lut/O
                         net (fo=4, routed)           0.717    18.052    kcpsm6_inst/lower_reg_banks/DIA1
    SLICE_X38Y7          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.444    30.749    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X38Y7          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.312    31.061    
                         clock uncertainty           -0.085    30.977    
    SLICE_X38Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    30.719    kcpsm6_inst/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         30.719    
                         arrival time                         -18.052    
  -------------------------------------------------------------------
                         slack                                 12.666    

Slack (MET) :             12.798ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.802ns  (logic 3.530ns (29.911%)  route 8.272ns (70.089%))
  Logic Levels:           5  (LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 30.749 - 25.000 ) 
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.612     6.149    software_inst/pclk
    RAMB36_X1Y1          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     8.603 r  software_inst/rom_2048x18/DOADO[5]
                         net (fo=14, routed)          2.081    10.684    kcpsm6_inst/lower_reg_banks/ADDRA1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.830 r  kcpsm6_inst/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.826    11.656    kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y7          LUT5 (Prop_lut5_I0_O)        0.356    12.012 r  kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=55, routed)          2.671    14.683    vga_example_inst/port_id[0]
    SLICE_X12Y12         LUT5 (Prop_lut5_I3_O)        0.326    15.009 r  vga_example_inst/data_path_loop[1].alu_mux_lut_i_3/O
                         net (fo=1, routed)           1.078    16.087    software_inst/prng_reg[2]
    SLICE_X12Y9          LUT6 (Prop_lut6_I2_O)        0.124    16.211 r  software_inst/data_path_loop[1].alu_mux_lut_i_1/O
                         net (fo=1, routed)           1.000    17.211    kcpsm6_inst/in_port[1]
    SLICE_X35Y7          LUT6 (Prop_lut6_I2_O)        0.124    17.335 r  kcpsm6_inst/data_path_loop[1].alu_mux_lut/O
                         net (fo=4, routed)           0.615    17.950    kcpsm6_inst/lower_reg_banks/DIB1
    SLICE_X38Y7          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.444    30.749    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X38Y7          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.312    31.061    
                         clock uncertainty           -0.085    30.977    
    SLICE_X38Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    30.749    kcpsm6_inst/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         30.749    
                         arrival time                         -17.950    
  -------------------------------------------------------------------
                         slack                                 12.798    

Slack (MET) :             12.943ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.647ns  (logic 3.654ns (31.374%)  route 7.993ns (68.626%))
  Logic Levels:           6  (LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 30.749 - 25.000 ) 
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.612     6.149    software_inst/pclk
    RAMB36_X1Y1          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     8.603 r  software_inst/rom_2048x18/DOADO[5]
                         net (fo=14, routed)          2.081    10.684    kcpsm6_inst/lower_reg_banks/ADDRA1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.830 r  kcpsm6_inst/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.826    11.656    kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y7          LUT5 (Prop_lut5_I0_O)        0.356    12.012 r  kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=55, routed)          2.325    14.337    vga_example_inst/port_id[0]
    SLICE_X14Y7          LUT6 (Prop_lut6_I4_O)        0.326    14.663 r  vga_example_inst/data_path_loop[6].alu_mux_lut_i_4/O
                         net (fo=1, routed)           0.590    15.253    software_inst/endy_reg[6]
    SLICE_X14Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.377 r  software_inst/data_path_loop[6].alu_mux_lut_i_2/O
                         net (fo=1, routed)           1.095    16.472    software_inst/data_path_loop[6].alu_mux_lut_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I4_O)        0.124    16.596 r  software_inst/data_path_loop[6].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.293    16.889    kcpsm6_inst/in_port[6]
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.124    17.013 r  kcpsm6_inst/data_path_loop[6].alu_mux_lut/O
                         net (fo=4, routed)           0.782    17.795    kcpsm6_inst/upper_reg_banks/DIC0
    SLICE_X38Y8          RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.444    30.749    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X38Y8          RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMC/CLK
                         clock pessimism              0.312    31.061    
                         clock uncertainty           -0.085    30.977    
    SLICE_X38Y8          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    30.739    kcpsm6_inst/upper_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                         30.739    
                         arrival time                         -17.795    
  -------------------------------------------------------------------
                         slack                                 12.943    

Slack (MET) :             13.170ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.647ns  (logic 3.654ns (31.374%)  route 7.993ns (68.626%))
  Logic Levels:           6  (LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 30.749 - 25.000 ) 
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.612     6.149    software_inst/pclk
    RAMB36_X1Y1          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     8.603 r  software_inst/rom_2048x18/DOADO[5]
                         net (fo=14, routed)          2.081    10.684    kcpsm6_inst/lower_reg_banks/ADDRA1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.830 r  kcpsm6_inst/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.826    11.656    kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y7          LUT5 (Prop_lut5_I0_O)        0.356    12.012 r  kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=55, routed)          2.325    14.337    vga_example_inst/port_id[0]
    SLICE_X14Y7          LUT6 (Prop_lut6_I4_O)        0.326    14.663 r  vga_example_inst/data_path_loop[6].alu_mux_lut_i_4/O
                         net (fo=1, routed)           0.590    15.253    software_inst/endy_reg[6]
    SLICE_X14Y8          LUT6 (Prop_lut6_I0_O)        0.124    15.377 r  software_inst/data_path_loop[6].alu_mux_lut_i_2/O
                         net (fo=1, routed)           1.095    16.472    software_inst/data_path_loop[6].alu_mux_lut_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I4_O)        0.124    16.596 r  software_inst/data_path_loop[6].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.293    16.889    kcpsm6_inst/in_port[6]
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.124    17.013 r  kcpsm6_inst/data_path_loop[6].alu_mux_lut/O
                         net (fo=4, routed)           0.782    17.795    kcpsm6_inst/upper_reg_banks/DID0
    SLICE_X38Y8          RAMS32                                       r  kcpsm6_inst/upper_reg_banks/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.444    30.749    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X38Y8          RAMS32                                       r  kcpsm6_inst/upper_reg_banks/RAMD/CLK
                         clock pessimism              0.312    31.061    
                         clock uncertainty           -0.085    30.977    
    SLICE_X38Y8          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.011    30.966    kcpsm6_inst/upper_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                         30.966    
                         arrival time                         -17.795    
  -------------------------------------------------------------------
                         slack                                 13.170    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.066ns  (logic 3.530ns (31.900%)  route 7.536ns (68.100%))
  Logic Levels:           5  (LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 30.749 - 25.000 ) 
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.612     6.149    software_inst/pclk
    RAMB36_X1Y1          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     8.603 r  software_inst/rom_2048x18/DOADO[5]
                         net (fo=14, routed)          2.081    10.684    kcpsm6_inst/lower_reg_banks/ADDRA1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.830 r  kcpsm6_inst/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.826    11.656    kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y7          LUT5 (Prop_lut5_I0_O)        0.356    12.012 r  kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=55, routed)          2.156    14.168    software_inst/port_id[0]
    SLICE_X13Y12         LUT6 (Prop_lut6_I1_O)        0.326    14.494 r  software_inst/data_path_loop[0].alu_mux_lut_i_4/O
                         net (fo=1, routed)           0.984    15.478    software_inst/data_path_loop[0].alu_mux_lut_i_4_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I4_O)        0.124    15.602 r  software_inst/data_path_loop[0].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.854    16.456    kcpsm6_inst/in_port[0]
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.124    16.580 r  kcpsm6_inst/data_path_loop[0].alu_mux_lut/O
                         net (fo=4, routed)           0.635    17.214    kcpsm6_inst/lower_reg_banks/DIA0
    SLICE_X38Y7          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.444    30.749    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X38Y7          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMA/CLK
                         clock pessimism              0.312    31.061    
                         clock uncertainty           -0.085    30.977    
    SLICE_X38Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    30.570    kcpsm6_inst/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         30.570    
                         arrival time                         -17.214    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.495ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.084ns  (logic 3.530ns (31.848%)  route 7.554ns (68.152%))
  Logic Levels:           5  (LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 30.749 - 25.000 ) 
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.612     6.149    software_inst/pclk
    RAMB36_X1Y1          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     8.603 r  software_inst/rom_2048x18/DOADO[5]
                         net (fo=14, routed)          2.081    10.684    kcpsm6_inst/lower_reg_banks/ADDRA1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.830 r  kcpsm6_inst/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.826    11.656    kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y7          LUT5 (Prop_lut5_I0_O)        0.356    12.012 r  kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=55, routed)          2.432    14.444    software_inst/port_id[0]
    SLICE_X13Y12         LUT6 (Prop_lut6_I1_O)        0.326    14.770 r  software_inst/data_path_loop[3].alu_mux_lut_i_4/O
                         net (fo=1, routed)           0.696    15.466    software_inst/data_path_loop[3].alu_mux_lut_i_4_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I4_O)        0.124    15.590 r  software_inst/data_path_loop[3].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.856    16.446    kcpsm6_inst/in_port[3]
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.124    16.570 r  kcpsm6_inst/data_path_loop[3].alu_mux_lut/O
                         net (fo=4, routed)           0.662    17.233    kcpsm6_inst/lower_reg_banks/DIC1
    SLICE_X38Y7          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.444    30.749    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X38Y7          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.312    31.061    
                         clock uncertainty           -0.085    30.977    
    SLICE_X38Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    30.728    kcpsm6_inst/lower_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                         30.728    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                 13.495    

Slack (MET) :             13.569ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.021ns  (logic 3.546ns (32.174%)  route 7.475ns (67.826%))
  Logic Levels:           5  (LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 30.749 - 25.000 ) 
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.612     6.149    software_inst/pclk
    RAMB36_X1Y1          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     8.603 r  software_inst/rom_2048x18/DOADO[7]
                         net (fo=23, routed)          2.345    10.948    kcpsm6_inst/lower_reg_banks/ADDRC3
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153    11.101 r  kcpsm6_inst/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.833    11.934    kcpsm6_inst/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y7          LUT5 (Prop_lut5_I0_O)        0.359    12.293 r  kcpsm6_inst/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=47, routed)          1.964    14.257    software_inst/port_id[2]
    SLICE_X13Y12         LUT6 (Prop_lut6_I5_O)        0.332    14.589 r  software_inst/data_path_loop[2].alu_mux_lut_i_4/O
                         net (fo=1, routed)           0.741    15.331    software_inst/data_path_loop[2].alu_mux_lut_i_4_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I4_O)        0.124    15.455 r  software_inst/data_path_loop[2].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.822    16.277    kcpsm6_inst/in_port[2]
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.124    16.401 r  kcpsm6_inst/data_path_loop[2].alu_mux_lut/O
                         net (fo=4, routed)           0.769    17.170    kcpsm6_inst/lower_reg_banks/DIC0
    SLICE_X38Y7          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.444    30.749    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X38Y7          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMC/CLK
                         clock pessimism              0.312    31.061    
                         clock uncertainty           -0.085    30.977    
    SLICE_X38Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    30.739    kcpsm6_inst/lower_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                         30.739    
                         arrival time                         -17.170    
  -------------------------------------------------------------------
                         slack                                 13.569    

Slack (MET) :             13.577ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        11.066ns  (logic 3.530ns (31.900%)  route 7.536ns (68.100%))
  Logic Levels:           5  (LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 30.749 - 25.000 ) 
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.612     6.149    software_inst/pclk
    RAMB36_X1Y1          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     8.603 r  software_inst/rom_2048x18/DOADO[5]
                         net (fo=14, routed)          2.081    10.684    kcpsm6_inst/lower_reg_banks/ADDRA1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.830 r  kcpsm6_inst/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.826    11.656    kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y7          LUT5 (Prop_lut5_I0_O)        0.356    12.012 r  kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=55, routed)          2.156    14.168    software_inst/port_id[0]
    SLICE_X13Y12         LUT6 (Prop_lut6_I1_O)        0.326    14.494 r  software_inst/data_path_loop[0].alu_mux_lut_i_4/O
                         net (fo=1, routed)           0.984    15.478    software_inst/data_path_loop[0].alu_mux_lut_i_4_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I4_O)        0.124    15.602 r  software_inst/data_path_loop[0].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.854    16.456    kcpsm6_inst/in_port[0]
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.124    16.580 r  kcpsm6_inst/data_path_loop[0].alu_mux_lut/O
                         net (fo=4, routed)           0.635    17.214    kcpsm6_inst/lower_reg_banks/DIB0
    SLICE_X38Y7          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.444    30.749    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X38Y7          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMB/CLK
                         clock pessimism              0.312    31.061    
                         clock uncertainty           -0.085    30.977    
    SLICE_X38Y7          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    30.792    kcpsm6_inst/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         30.792    
                         arrival time                         -17.214    
  -------------------------------------------------------------------
                         slack                                 13.577    

Slack (MET) :             13.696ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out rise@25.000ns - clk_out rise@0.000ns)
  Data Path Delay:        10.924ns  (logic 3.530ns (32.314%)  route 7.394ns (67.686%))
  Logic Levels:           5  (LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 30.749 - 25.000 ) 
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.233     2.691    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.661     4.441    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.537 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.612     6.149    software_inst/pclk
    RAMB36_X1Y1          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     8.603 r  software_inst/rom_2048x18/DOADO[5]
                         net (fo=14, routed)          2.081    10.684    kcpsm6_inst/lower_reg_banks/ADDRA1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.830 r  kcpsm6_inst/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.826    11.656    kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X36Y7          LUT5 (Prop_lut5_I0_O)        0.356    12.012 r  kcpsm6_inst/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=55, routed)          2.432    14.444    software_inst/port_id[0]
    SLICE_X13Y12         LUT6 (Prop_lut6_I1_O)        0.326    14.770 r  software_inst/data_path_loop[3].alu_mux_lut_i_4/O
                         net (fo=1, routed)           0.696    15.466    software_inst/data_path_loop[3].alu_mux_lut_i_4_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I4_O)        0.124    15.590 r  software_inst/data_path_loop[3].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.856    16.446    kcpsm6_inst/in_port[3]
    SLICE_X32Y7          LUT6 (Prop_lut6_I2_O)        0.124    16.570 r  kcpsm6_inst/data_path_loop[3].alu_mux_lut/O
                         net (fo=4, routed)           0.502    17.073    kcpsm6_inst/lower_reg_banks/DID1
    SLICE_X38Y7          RAMS32                                       r  kcpsm6_inst/lower_reg_banks/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           1.162    27.550    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.633 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           1.581    29.214    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    29.305 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         1.444    30.749    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X38Y7          RAMS32                                       r  kcpsm6_inst/lower_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.312    31.061    
                         clock uncertainty           -0.085    30.977    
    SLICE_X38Y7          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    30.769    kcpsm6_inst/lower_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                         30.769    
                         arrival time                         -17.073    
  -------------------------------------------------------------------
                         slack                                 13.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 kcpsm6_inst/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.563     1.791    kcpsm6_inst/pclk
    SLICE_X39Y5          FDRE                                         r  kcpsm6_inst/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     1.932 r  kcpsm6_inst/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.079     2.011    kcpsm6_inst/stack_ram_high/DIA0
    SLICE_X38Y5          RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.832     2.337    kcpsm6_inst/stack_ram_high/WCLK
    SLICE_X38Y5          RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.533     1.804    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.951    kcpsm6_inst/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 kcpsm6_inst/data_path_loop[1].small_spm.spm_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.323%)  route 0.252ns (54.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.561     1.789    kcpsm6_inst/pclk
    SLICE_X34Y7          FDRE                                         r  kcpsm6_inst/data_path_loop[1].small_spm.spm_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.164     1.953 r  kcpsm6_inst/data_path_loop[1].small_spm.spm_flop/Q
                         net (fo=1, routed)           0.052     2.005    kcpsm6_inst/data_path_loop[1].small_spm.spm_flop_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.045     2.050 r  kcpsm6_inst/data_path_loop[1].alu_mux_lut/O
                         net (fo=4, routed)           0.200     2.250    kcpsm6_inst/lower_reg_banks/DIB1
    SLICE_X38Y7          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.831     2.336    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X38Y7          RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism             -0.282     2.054    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.178    kcpsm6_inst/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_high/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.190%)  route 0.467ns (76.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.560     1.788    kcpsm6_inst/pclk
    SLICE_X35Y11         FDRE                                         r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.467     2.396    kcpsm6_inst/stack_ram_high/ADDRD3
    SLICE_X38Y5          RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.832     2.337    kcpsm6_inst/stack_ram_high/WCLK
    SLICE_X38Y5          RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.282     2.055    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.295    kcpsm6_inst/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_high/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.190%)  route 0.467ns (76.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.560     1.788    kcpsm6_inst/pclk
    SLICE_X35Y11         FDRE                                         r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.467     2.396    kcpsm6_inst/stack_ram_high/ADDRD3
    SLICE_X38Y5          RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.832     2.337    kcpsm6_inst/stack_ram_high/WCLK
    SLICE_X38Y5          RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMA_D1/CLK
                         clock pessimism             -0.282     2.055    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.295    kcpsm6_inst/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_high/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.190%)  route 0.467ns (76.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.560     1.788    kcpsm6_inst/pclk
    SLICE_X35Y11         FDRE                                         r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.467     2.396    kcpsm6_inst/stack_ram_high/ADDRD3
    SLICE_X38Y5          RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.832     2.337    kcpsm6_inst/stack_ram_high/WCLK
    SLICE_X38Y5          RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMB/CLK
                         clock pessimism             -0.282     2.055    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.295    kcpsm6_inst/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_high/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.190%)  route 0.467ns (76.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.560     1.788    kcpsm6_inst/pclk
    SLICE_X35Y11         FDRE                                         r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.467     2.396    kcpsm6_inst/stack_ram_high/ADDRD3
    SLICE_X38Y5          RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.832     2.337    kcpsm6_inst/stack_ram_high/WCLK
    SLICE_X38Y5          RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMB_D1/CLK
                         clock pessimism             -0.282     2.055    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.295    kcpsm6_inst/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_high/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.190%)  route 0.467ns (76.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.560     1.788    kcpsm6_inst/pclk
    SLICE_X35Y11         FDRE                                         r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.467     2.396    kcpsm6_inst/stack_ram_high/ADDRD3
    SLICE_X38Y5          RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.832     2.337    kcpsm6_inst/stack_ram_high/WCLK
    SLICE_X38Y5          RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.282     2.055    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.295    kcpsm6_inst/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_high/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.190%)  route 0.467ns (76.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.560     1.788    kcpsm6_inst/pclk
    SLICE_X35Y11         FDRE                                         r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.467     2.396    kcpsm6_inst/stack_ram_high/ADDRD3
    SLICE_X38Y5          RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.832     2.337    kcpsm6_inst/stack_ram_high/WCLK
    SLICE_X38Y5          RAMD32                                       r  kcpsm6_inst/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.282     2.055    
    SLICE_X38Y5          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.295    kcpsm6_inst/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_high/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.190%)  route 0.467ns (76.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.560     1.788    kcpsm6_inst/pclk
    SLICE_X35Y11         FDRE                                         r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.467     2.396    kcpsm6_inst/stack_ram_high/ADDRD3
    SLICE_X38Y5          RAMS32                                       r  kcpsm6_inst/stack_ram_high/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.832     2.337    kcpsm6_inst/stack_ram_high/WCLK
    SLICE_X38Y5          RAMS32                                       r  kcpsm6_inst/stack_ram_high/RAMD/CLK
                         clock pessimism             -0.282     2.055    
    SLICE_X38Y5          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.295    kcpsm6_inst/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            kcpsm6_inst/stack_ram_high/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.000ns - clk_out rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.190%)  route 0.467ns (76.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.440     0.667    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.486     1.203    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.229 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.560     1.788    kcpsm6_inst/pclk
    SLICE_X35Y11         FDRE                                         r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     1.929 r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.467     2.396    kcpsm6_inst/stack_ram_high/ADDRD3
    SLICE_X38Y5          RAMS32                                       r  kcpsm6_inst/stack_ram_high/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_example_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_example_inst/clk_ibuf/O
                         net (fo=1, routed)           0.480     0.894    vga_example_inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  vga_example_inst/clk_in_mmcme2/CLKOUT0
                         net (fo=2, routed)           0.530     1.477    vga_example_inst/clk_out
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.506 r  vga_example_inst/clk_out_bufgce/O
                         net (fo=344, routed)         0.832     2.337    kcpsm6_inst/stack_ram_high/WCLK
    SLICE_X38Y5          RAMS32                                       r  kcpsm6_inst/stack_ram_high/RAMD_D1/CLK
                         clock pessimism             -0.282     2.055    
    SLICE_X38Y5          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.295    kcpsm6_inst/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { vga_example_inst/clk_in_mmcme2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y1      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y1      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y5      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y5      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y4      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y4      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y4      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y2      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y2      vga_example_inst/my_framebuffer/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y7      kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y7      kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y7      kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y7      kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y7      kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y7      kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y7      kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y7      kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y9      kcpsm6_inst/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y9      kcpsm6_inst/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y7      kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y7      kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y7      kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y7      kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y9      kcpsm6_inst/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y9      kcpsm6_inst/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y9      kcpsm6_inst/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X34Y9      kcpsm6_inst/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y7      kcpsm6_inst/lower_reg_banks/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y7      kcpsm6_inst/lower_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_example_inst/clk_in_mmcme2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_example_inst/clk_in_mmcme2/CLKFBOUT



