Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c7411dc2b3194436b4142a81b5f5d5da --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fmc_data_convert_tb_behav xil_defaultlib.fmc_data_convert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FMC_out(VSIZE=32,HSIZE=32)
Compiling module xil_defaultlib.FMC_data_convert(VSIZE=32,HSIZE=...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module xil_defaultlib.fmc_fifo
Compiling module xil_defaultlib.uart_data_convert
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.ddrtovga_top
Compiling module xil_defaultlib.fmc_data_convert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fmc_data_convert_tb_behav
