library verilog;
use verilog.vl_types.all;
entity dist_sim is
end dist_sim;
