Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: stopwatch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stopwatch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stopwatch"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : stopwatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Programming\EE2230\Lab5_2\one_pulse.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <one_pulse>.
Analyzing Verilog file "D:\Programming\EE2230\Lab5_2\FTSD_Decoder.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <FTSD_Decoder>.
Analyzing Verilog file "D:\Programming\EE2230\Lab5_2\debounce_circuit.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <debounce>.
Analyzing Verilog file "D:\Programming\EE2230\Lab5_2\scan_control.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <scan_control>.
Analyzing Verilog file "D:\Programming\EE2230\Lab5_2\push_button.v" into library work
Parsing module <push_button>.
Analyzing Verilog file "D:\Programming\EE2230\Lab5_2\fsm.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <fsm>.
Analyzing Verilog file "D:\Programming\EE2230\Lab5_2\frequency_divider.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <frequency_divider>.
Analyzing Verilog file "D:\Programming\EE2230\Lab5_2\downcounter_2d.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <downcounter_2d>.
Analyzing Verilog file "D:\Programming\EE2230\Lab5_2\clock_generator.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <clock_generator>.
Analyzing Verilog file "D:\Programming\EE2230\Lab5_2\stopwatch.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <stopwatch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\Programming\EE2230\Lab5_2\stopwatch.v" Line 45: Port clk_cnt is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Programming\EE2230\Lab5_2\stopwatch.v" Line 59: Port debounced is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\Programming\EE2230\Lab5_2\stopwatch.v" Line 81: Port in3 is not connected to this instance

Elaborating module <stopwatch>.

Elaborating module <clock_generator>.

Elaborating module <frequency_divider>.

Elaborating module <push_button>.

Elaborating module <debounce>.

Elaborating module <one_pulse>.
WARNING:HDLCompiler:1127 - "D:\Programming\EE2230\Lab5_2\stopwatch.v" Line 56: Assignment to rst_tmp ignored, since the identifier is never used

Elaborating module <fsm>.

Elaborating module <downcounter_2d>.

Elaborating module <FTSD_Decoder>.

Elaborating module <scan_control>.
WARNING:HDLCompiler:552 - "D:\Programming\EE2230\Lab5_2\stopwatch.v" Line 81: Input port in3[14] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stopwatch>.
    Related source file is "D:\Programming\EE2230\Lab5_2\stopwatch.v".
WARNING:Xst:2898 - Port 'in3', unconnected in block instance 'scn', is tied to GND.
WARNING:Xst:2898 - Port 'in4', unconnected in block instance 'scn', is tied to GND.
INFO:Xst:3210 - "D:\Programming\EE2230\Lab5_2\stopwatch.v" line 45: Output port <clk_cnt> of the instance <divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Programming\EE2230\Lab5_2\stopwatch.v" line 51: Output port <debounced> of the instance <cnt_en_pb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Programming\EE2230\Lab5_2\stopwatch.v" line 59: Output port <debounced> of the instance <rst_en_pb> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <stopwatch> synthesized.

Synthesizing Unit <clock_generator>.
    Related source file is "D:\Programming\EE2230\Lab5_2\clock_generator.v".
    Found 18-bit register for signal <count_200K>.
    Found 25-bit register for signal <count_20M>.
    Found 1-bit register for signal <clk_1>.
    Found 1-bit register for signal <clk_100>.
    Found 25-bit adder for signal <count_20M[24]_GND_2_o_add_1_OUT> created at line 41.
    Found 18-bit adder for signal <count_200K[17]_GND_2_o_add_5_OUT> created at line 70.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <clock_generator> synthesized.

Synthesizing Unit <frequency_divider>.
    Related source file is "D:\Programming\EE2230\Lab5_2\frequency_divider.v".
    Found 2-bit register for signal <clk_scn>.
    Found 7-bit register for signal <cnt_h>.
    Found 15-bit register for signal <cnt_l>.
    Found 1-bit register for signal <clk_cnt>.
    Found 25-bit adder for signal <cnt_tmp> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <frequency_divider> synthesized.

Synthesizing Unit <push_button>.
    Related source file is "D:\Programming\EE2230\Lab5_2\push_button.v".
    Summary:
	no macro.
Unit <push_button> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "D:\Programming\EE2230\Lab5_2\debounce_circuit.v".
    Found 4-bit register for signal <debounce_window>.
    Found 1-bit register for signal <pb_debounced>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <one_pulse>.
    Related source file is "D:\Programming\EE2230\Lab5_2\one_pulse.v".
    Found 1-bit register for signal <out_pulse>.
    Found 1-bit register for signal <in_trig_delay>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <one_pulse> synthesized.

Synthesizing Unit <fsm>.
    Related source file is "D:\Programming\EE2230\Lab5_2\fsm.v".
    Found 1-bit register for signal <state>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fsm> synthesized.

Synthesizing Unit <downcounter_2d>.
    Related source file is "D:\Programming\EE2230\Lab5_2\downcounter_2d.v".
    Found 4-bit register for signal <bcd_u>.
    Found 4-bit register for signal <bcd_t>.
    Found 4-bit subtractor for signal <bcd_t[3]_GND_9_o_sub_4_OUT> created at line 34.
    Found 4-bit subtractor for signal <bcd_u[3]_GND_9_o_sub_5_OUT> created at line 37.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <downcounter_2d> synthesized.

Synthesizing Unit <FTSD_Decoder>.
    Related source file is "D:\Programming\EE2230\Lab5_2\FTSD_Decoder.v".
    Found 16x15-bit Read Only RAM for signal <ftsd>
    Summary:
	inferred   1 RAM(s).
Unit <FTSD_Decoder> synthesized.

Synthesizing Unit <scan_control>.
    Related source file is "D:\Programming\EE2230\Lab5_2\scan_control.v".
WARNING:Xst:647 - Input <in3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <scan_control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x15-bit single-port Read Only RAM                   : 2
# Adders/Subtractors                                   : 5
 18-bit adder                                          : 1
 25-bit adder                                          : 2
 4-bit subtractor                                      : 2
# Registers                                            : 19
 1-bit register                                        : 10
 15-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 1
 25-bit register                                       : 1
 4-bit register                                        : 4
 7-bit register                                        : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 1
 18-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FTSD_Decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ftsd> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ftsd>          |          |
    -----------------------------------------------------------------------
Unit <FTSD_Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <clock_generator>.
The following registers are absorbed into counter <count_200K>: 1 register on signal <count_200K>.
The following registers are absorbed into counter <count_20M>: 1 register on signal <count_20M>.
Unit <clock_generator> synthesized (advanced).

Synthesizing (advanced) Unit <downcounter_2d>.
The following registers are absorbed into counter <bcd_t>: 1 register on signal <bcd_t>.
Unit <downcounter_2d> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x15-bit single-port distributed Read Only RAM       : 2
# Adders/Subtractors                                   : 2
 25-bit adder                                          : 1
 4-bit subtractor                                      : 1
# Counters                                             : 3
 18-bit up counter                                     : 1
 25-bit up counter                                     : 1
 4-bit down counter                                    : 1
# Registers                                            : 46
 Flip-Flops                                            : 46
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <stopwatch> ...

Optimizing unit <clock_generator> ...

Optimizing unit <frequency_divider> ...

Optimizing unit <debounce> ...

Optimizing unit <downcounter_2d> ...
WARNING:Xst:2677 - Node <divider/clk_cnt> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <divider/cnt_h_6> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <divider/cnt_h_5> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <divider/cnt_h_4> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <divider/cnt_h_3> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <divider/cnt_h_2> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <divider/cnt_h_1> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:2677 - Node <divider/cnt_h_0> of sequential type is unconnected in block <stopwatch>.
WARNING:Xst:1710 - FF/Latch <down_cnt/bcd_t_2> (without init value) has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <down_cnt/bcd_t_3> (without init value) has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk_gen/count_20M_0> in Unit <stopwatch> is equivalent to the following FF/Latch, which will be removed : <clk_gen/count_200K_0> 
INFO:Xst:2261 - The FF/Latch <clk_gen/count_20M_1> in Unit <stopwatch> is equivalent to the following FF/Latch, which will be removed : <clk_gen/count_200K_1> 
INFO:Xst:2261 - The FF/Latch <clk_gen/count_20M_2> in Unit <stopwatch> is equivalent to the following FF/Latch, which will be removed : <clk_gen/count_200K_2> 
INFO:Xst:2261 - The FF/Latch <clk_gen/count_20M_3> in Unit <stopwatch> is equivalent to the following FF/Latch, which will be removed : <clk_gen/count_200K_3> 
INFO:Xst:2261 - The FF/Latch <clk_gen/count_20M_4> in Unit <stopwatch> is equivalent to the following FF/Latch, which will be removed : <clk_gen/count_200K_4> 
INFO:Xst:2261 - The FF/Latch <clk_gen/count_20M_5> in Unit <stopwatch> is equivalent to the following FF/Latch, which will be removed : <clk_gen/count_200K_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stopwatch, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 77
 Flip-Flops                                            : 77

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stopwatch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 253
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 57
#      LUT2                        : 31
#      LUT4                        : 14
#      LUT5                        : 9
#      LUT6                        : 24
#      MUXCY                       : 57
#      VCC                         : 1
#      XORCY                       : 54
# FlipFlops/Latches                : 77
#      FDC                         : 70
#      FDCE                        : 4
#      FDP                         : 1
#      FDPE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 2
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              77  out of  18224     0%  
 Number of Slice LUTs:                  140  out of   9112     1%  
    Number used as Logic:               140  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    146
   Number with an unused Flip Flop:      69  out of    146    47%  
   Number with an unused LUT:             6  out of    146     4%  
   Number of fully used LUT-FF pairs:    71  out of    146    48%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)             | Load  |
-----------------------------------+-----------------------------------+-------+
clk_gen/clk_100                    | NONE(cnt_en_pb/PB_2/in_trig_delay)| 8     |
clk_gen/clk_1                      | NONE(rst_en_pb/PB_2/in_trig_delay)| 13    |
oscillator                         | BUFGP                             | 56    |
-----------------------------------+-----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.947ns (Maximum Frequency: 253.383MHz)
   Minimum input arrival time before clock: 4.122ns
   Maximum output required time after clock: 6.042ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_gen/clk_100'
  Clock period: 1.599ns (frequency: 625.293MHz)
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Delay:               1.599ns (Levels of Logic = 1)
  Source:            cnt_en_pb/PB_1/debounce_window_2 (FF)
  Destination:       cnt_en_pb/PB_1/pb_debounced (FF)
  Source Clock:      clk_gen/clk_100 rising
  Destination Clock: clk_gen/clk_100 rising

  Data Path: cnt_en_pb/PB_1/debounce_window_2 to cnt_en_pb/PB_1/pb_debounced
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.845  cnt_en_pb/PB_1/debounce_window_2 (cnt_en_pb/PB_1/debounce_window_2)
     LUT4:I1->O            1   0.205   0.000  cnt_en_pb/PB_1/pb_debounced_next<3>1 (cnt_en_pb/PB_1/pb_debounced_next)
     FDC:D                     0.102          cnt_en_pb/PB_1/pb_debounced
    ----------------------------------------
    Total                      1.599ns (0.754ns logic, 0.845ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_gen/clk_1'
  Clock period: 2.934ns (frequency: 340.814MHz)
  Total number of paths / destination ports: 56 / 20
-------------------------------------------------------------------------
Delay:               2.934ns (Levels of Logic = 1)
  Source:            down_cnt/bcd_u_3 (FF)
  Destination:       down_cnt/bcd_t_1 (FF)
  Source Clock:      clk_gen/clk_1 rising
  Destination Clock: clk_gen/clk_1 rising

  Data Path: down_cnt/bcd_u_3 to down_cnt/bcd_t_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.447   1.346  down_cnt/bcd_u_3 (down_cnt/bcd_u_3)
     LUT6:I0->O            2   0.203   0.616  down_cnt/_n0035_inv1 (down_cnt/_n0035_inv)
     FDPE:CE                   0.322          down_cnt/bcd_t_0
    ----------------------------------------
    Total                      2.934ns (0.972ns logic, 1.962ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'oscillator'
  Clock period: 3.947ns (frequency: 253.383MHz)
  Total number of paths / destination ports: 1514 / 56
-------------------------------------------------------------------------
Delay:               3.947ns (Levels of Logic = 3)
  Source:            clk_gen/count_20M_17 (FF)
  Destination:       clk_gen/count_20M_24 (FF)
  Source Clock:      oscillator rising
  Destination Clock: oscillator rising

  Data Path: clk_gen/count_20M_17 to clk_gen/count_20M_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  clk_gen/count_20M_17 (clk_gen/count_20M_17)
     LUT6:I0->O            2   0.203   0.845  clk_gen/GND_2_o_GND_2_o_equal_1_o<24>4 (clk_gen/GND_2_o_GND_2_o_equal_1_o<24>3)
     LUT6:I3->O           14   0.205   0.958  clk_gen/GND_2_o_GND_2_o_equal_1_o<24>5 (clk_gen/GND_2_o_GND_2_o_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  clk_gen/Mcount_count_20M_eqn_241 (clk_gen/Mcount_count_20M_eqn_24)
     FDC:D                     0.102          clk_gen/count_20M_24
    ----------------------------------------
    Total                      3.947ns (1.162ns logic, 2.785ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_gen/clk_100'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.122ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       cnt_en_pb/PB_2/in_trig_delay (FF)
  Destination Clock: clk_gen/clk_100 rising

  Data Path: rst_n to cnt_en_pb/PB_2/in_trig_delay
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             71   0.206   1.686  cnt_en_pb/PB_2/rst_n_inv1_INV_0 (clk_gen/rst_n_inv)
     FDC:CLR                   0.430          cnt_en_pb/PB_2/out_pulse
    ----------------------------------------
    Total                      4.122ns (1.858ns logic, 2.264ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_gen/clk_1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.122ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       rst_en_pb/PB_2/in_trig_delay (FF)
  Destination Clock: clk_gen/clk_1 rising

  Data Path: rst_n to rst_en_pb/PB_2/in_trig_delay
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             71   0.206   1.686  cnt_en_pb/PB_2/rst_n_inv1_INV_0 (clk_gen/rst_n_inv)
     FDC:CLR                   0.430          rst_en_pb/PB_2/out_pulse
    ----------------------------------------
    Total                      4.122ns (1.858ns logic, 2.264ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'oscillator'
  Total number of paths / destination ports: 56 / 56
-------------------------------------------------------------------------
Offset:              4.122ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       clk_gen/count_20M_24 (FF)
  Destination Clock: oscillator rising

  Data Path: rst_n to clk_gen/count_20M_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             71   0.206   1.686  cnt_en_pb/PB_2/rst_n_inv1_INV_0 (clk_gen/rst_n_inv)
     FDC:CLR                   0.430          clk_gen/count_20M_0
    ----------------------------------------
    Total                      4.122ns (1.858ns logic, 2.264ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'oscillator'
  Total number of paths / destination ports: 24 / 12
-------------------------------------------------------------------------
Offset:              5.065ns (Levels of Logic = 2)
  Source:            divider/clk_scn_0 (FF)
  Destination:       display<5> (PAD)
  Source Clock:      oscillator rising

  Data Path: divider/clk_scn_0 to display<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   1.227  divider/clk_scn_0 (divider/clk_scn_0)
     LUT5:I0->O            2   0.203   0.616  scn/display<16>1 (display_2_OBUF)
     OBUF:I->O                 2.571          display_2_OBUF (display<2>)
    ----------------------------------------
    Total                      5.065ns (3.221ns logic, 1.844ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_gen/clk_1'
  Total number of paths / destination ports: 57 / 10
-------------------------------------------------------------------------
Offset:              6.042ns (Levels of Logic = 3)
  Source:            down_cnt/bcd_u_3 (FF)
  Destination:       display<14> (PAD)
  Source Clock:      clk_gen/clk_1 rising

  Data Path: down_cnt/bcd_u_3 to display<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.447   1.229  down_cnt/bcd_u_3 (down_cnt/bcd_u_3)
     LUT4:I0->O            1   0.203   0.808  scn/display<4>1 (scn/display<4>)
     LUT5:I2->O            1   0.205   0.579  scn/display<4>2 (display_14_OBUF)
     OBUF:I->O                 2.571          display_14_OBUF (display<14>)
    ----------------------------------------
    Total                      6.042ns (3.426ns logic, 2.616ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_gen/clk_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_gen/clk_1  |    2.934|         |         |         |
clk_gen/clk_100|    2.407|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_gen/clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_gen/clk_100|    1.599|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock oscillator
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
oscillator     |    3.947|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.73 secs
 
--> 

Total memory usage is 220048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :   11 (   0 filtered)

