5 18 1fd81 7 10 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (for2.vcd) 2 -o (for2.cdd) 2 -v (for2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 for2.v 1 37 1 
2 1 6 6 6 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 14 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$6
1 a 1 3 3080006 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 3 3080009 1 0 0 0 1 17 1 1 0 0 0 0
1 i 3 4 107000b 1 0 31 0 32 17 0 ffffffff 0 7 3 0
4 1 1 0 0 1
4 2 1 0 0 2
3 1 main.u$0 "main.u$0" 0 for2.v 6 12 1 
2 3 7 7 7 10004 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
4 3 11 0 0 3
3 1 main.u$0.u$1 "main.u$0.u$1" 0 for2.v 7 11 1 
2 4 8 8 8 30005 1 3e 5002 0 0 1 18 0 1 0 0 0 0 u$4
2 5 10 10 10 c000c 1 3e 5002 0 0 1 18 0 1 0 0 0 0 u$5
2 6 8 8 10 3000e 1 3f 1002 0 0 1 18 0 1 0 0 0 0
4 6 0 0 0 4
4 4 11 5 5 4
4 5 0 6 6 4
3 1 main.u$0.u$1.u$2 "main.u$0.u$1.u$2" 0 for2.v 8 9 1 
2 7 8 8 8 8000a 1 3e 5002 0 0 1 18 0 1 0 0 0 0 u$3
4 7 11 0 0 7
3 1 main.u$0.u$1.u$2.u$3 "main.u$0.u$1.u$2.u$3" 0 for2.v 8 8 1 
2 8 8 8 8 a000a 1 0 1004 0 0 32 48 0 0
2 9 8 8 8 80008 0 1 1410 0 0 32 1 i
2 10 8 8 8 8000a 1 37 400016 8 9
2 11 8 8 8 f000f 1 0 1008 0 0 32 48 5 0
2 12 8 8 8 d000d 5 1 100c 0 0 32 1 i
2 13 8 8 8 d000f 5 d 80100a 11 12 1 18 0 1 0 1 0 0
2 14 9 9 9 e000e 4 1 1008 0 0 1 1 a
2 15 9 9 9 e000e 9 29 100a 14 0 1 18 0 1 0 0 0 0
2 16 8 8 8 160016 1 0 1008 0 0 32 48 1 0
2 17 8 8 8 140014 4 1 101c 0 0 32 1 i
2 18 8 8 8 140016 4 6 1298 16 17 32 18 0 ffffffff fffffffe 1 2 1
2 19 8 8 8 120012 0 1 1410 0 0 32 1 i
2 20 8 8 8 120016 4 37 c0003a 18 19
4 10 11 13 13 10
4 13 0 15 0 10
4 20 6 13 13 10
4 15 0 20 0 10
3 1 main.u$0.u$1.u$4 "main.u$0.u$1.u$4" 0 for2.v 8 8 1 
2 21 8 8 8 30005 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
4 21 11 0 0 21
3 1 main.u$0.u$1.u$5 "main.u$0.u$1.u$5" 0 for2.v 10 10 1 
2 22 10 10 10 c000c 1 1 1008 0 0 1 1 b
2 23 10 10 10 c000c 2 29 100a 22 0 1 18 0 1 0 0 0 0
4 23 11 0 0 23
3 1 main.u$6 "main.u$6" 0 for2.v 14 26 1 
2 24 15 15 15 20003 1 0 1008 0 0 32 48 a 0
2 25 15 15 15 10003 2 2c 900a 24 0 32 18 0 ffffffff 0 0 0 0
2 26 16 16 16 10003 1 3c 1012 0 0 1 1 a
2 27 17 17 17 20003 1 0 1008 0 0 32 48 a 0
2 28 17 17 17 10003 2 2c 900a 27 0 32 18 0 ffffffff 0 0 0 0
2 29 18 18 18 10003 1 3c 1012 0 0 1 1 a
2 30 19 19 19 10003 1 3c 1012 0 0 1 1 b
2 31 20 20 20 20003 1 0 1008 0 0 32 48 a 0
2 32 20 20 20 10003 2 2c 900a 31 0 32 18 0 ffffffff 0 0 0 0
2 33 21 21 21 10003 1 3c 1012 0 0 1 1 a
2 34 22 22 22 20003 1 0 1008 0 0 32 48 a 0
2 35 22 22 22 10003 2 2c 900a 34 0 32 18 0 ffffffff 0 0 0 0
2 36 23 23 23 10003 1 3c 1012 0 0 1 1 a
2 37 24 24 24 10003 1 3c 1012 0 0 1 1 a
2 38 25 25 25 20003 1 0 1008 0 0 32 48 a 0
2 39 25 25 25 10003 2 2c 900a 38 0 32 18 0 ffffffff 0 0 0 0
4 25 11 26 0 25
4 26 0 28 28 25
4 28 0 29 0 25
4 29 0 30 30 25
4 30 0 32 32 25
4 32 0 33 0 25
4 33 0 35 35 25
4 35 0 36 0 25
4 36 0 37 37 25
4 37 0 39 39 25
4 39 0 0 0 25
3 1 main.u$7 "main.u$7" 0 for2.v 28 35 1 
