$date
	Sun Oct 23 00:07:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#331844
b10 !
1"
#331846
b10 &
b10 %
1$
#331847
0"
#331850
b1 &
b1 %
1#
#331854
b0 &
0#
b0 %
0$
#1351839
b10110 !
1"
#1351842
b10110 &
b10110 %
1$
#1351843
0"
#1351846
b1011 &
b1011 %
#1351850
b100010 &
b100010 %
#1351854
b10001 &
b10001 %
#1351858
b110100 &
b110100 %
#1351862
b11010 &
b11010 %
#1351866
b1101 &
b1101 %
#1351870
b101000 &
b101000 %
#1351874
b10100 &
b10100 %
#1351878
b1010 &
b1010 %
#1351882
b101 &
b101 %
#1351886
b10000 &
b10000 %
#1351890
b1000 &
b1000 %
#1351894
b100 &
b100 %
#1351898
b10 &
b10 %
#1351902
b1 &
1#
b1 %
#1351906
b0 &
b0 %
0#
0$
#2392503
b1110 !
1"
#2392506
b1110 &
b1110 %
1$
#2392507
0"
#2392510
b111 &
b111 %
#2392514
b10110 &
b10110 %
#2392518
b1011 &
b1011 %
#2392522
b100010 &
b100010 %
#2392526
b10001 &
b10001 %
#2392530
b110100 &
b110100 %
#2392534
b11010 &
b11010 %
#2392538
b1101 &
b1101 %
#2392542
b101000 &
b101000 %
#2392546
b10100 &
b10100 %
#2392550
b1010 &
b1010 %
#2392554
b101 &
b101 %
#2392558
b10000 &
b10000 %
#2392562
b1000 &
b1000 %
#2392566
b100 &
b100 %
#2392570
b10 &
b10 %
#2392574
b1 &
1#
b1 %
#2392578
b0 &
b0 %
0#
0$
#4500012
