{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652201193830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652201193831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 19:46:33 2022 " "Processing started: Tue May 10 19:46:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652201193831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1652201193831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cordic -c cordic --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cordic -c cordic --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1652201193831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1652201194102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/cordic.v 11 11 " "Found 11 design units, including 11 entities, in source file verilog/cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "Verilog/cordic.v" "" { Text "F:/Program/Quartus/Cordic/Verilog/cordic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652201201218 ""} { "Info" "ISGN_ENTITY_NAME" "2 cordic_pipeline " "Found entity 2: cordic_pipeline" {  } { { "Verilog/cordic.v" "" { Text "F:/Program/Quartus/Cordic/Verilog/cordic.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652201201218 ""} { "Info" "ISGN_ENTITY_NAME" "3 cordic_line_mode " "Found entity 3: cordic_line_mode" {  } { { "Verilog/cordic.v" "" { Text "F:/Program/Quartus/Cordic/Verilog/cordic.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652201201218 ""} { "Info" "ISGN_ENTITY_NAME" "4 cordic_hyperbolic_mode " "Found entity 4: cordic_hyperbolic_mode" {  } { { "Verilog/cordic.v" "" { Text "F:/Program/Quartus/Cordic/Verilog/cordic.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652201201218 ""} { "Info" "ISGN_ENTITY_NAME" "5 cordic_hyperbolic_vector_mode " "Found entity 5: cordic_hyperbolic_vector_mode" {  } { { "Verilog/cordic.v" "" { Text "F:/Program/Quartus/Cordic/Verilog/cordic.v" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652201201218 ""} { "Info" "ISGN_ENTITY_NAME" "6 cordic_pipeline_stage " "Found entity 6: cordic_pipeline_stage" {  } { { "Verilog/cordic.v" "" { Text "F:/Program/Quartus/Cordic/Verilog/cordic.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652201201218 ""} { "Info" "ISGN_ENTITY_NAME" "7 cordic_multiplier " "Found entity 7: cordic_multiplier" {  } { { "Verilog/cordic.v" "" { Text "F:/Program/Quartus/Cordic/Verilog/cordic.v" 428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652201201218 ""} { "Info" "ISGN_ENTITY_NAME" "8 cordic_div " "Found entity 8: cordic_div" {  } { { "Verilog/cordic.v" "" { Text "F:/Program/Quartus/Cordic/Verilog/cordic.v" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652201201218 ""} { "Info" "ISGN_ENTITY_NAME" "9 cordic_pipeline_stage2 " "Found entity 9: cordic_pipeline_stage2" {  } { { "Verilog/cordic.v" "" { Text "F:/Program/Quartus/Cordic/Verilog/cordic.v" 477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652201201218 ""} { "Info" "ISGN_ENTITY_NAME" "10 cordic1 " "Found entity 10: cordic1" {  } { { "Verilog/cordic.v" "" { Text "F:/Program/Quartus/Cordic/Verilog/cordic.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652201201218 ""} { "Info" "ISGN_ENTITY_NAME" "11 cordic_stage " "Found entity 11: cordic_stage" {  } { { "Verilog/cordic.v" "" { Text "F:/Program/Quartus/Cordic/Verilog/cordic.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652201201218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652201201218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B testbench.v(9) " "Verilog HDL Declaration information at testbench.v(9): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "Testbench/testbench.v" "" { Text "F:/Program/Quartus/Cordic/Testbench/testbench.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1652201201220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Testbench/testbench.v" "" { Text "F:/Program/Quartus/Cordic/Testbench/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652201201220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652201201220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A testbench_cordic_line_mode.v(5) " "Verilog HDL Declaration information at testbench_cordic_line_mode.v(5): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "Testbench/testbench_cordic_line_mode.v" "" { Text "F:/Program/Quartus/Cordic/Testbench/testbench_cordic_line_mode.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1652201201221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B testbench_cordic_line_mode.v(5) " "Verilog HDL Declaration information at testbench_cordic_line_mode.v(5): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "Testbench/testbench_cordic_line_mode.v" "" { Text "F:/Program/Quartus/Cordic/Testbench/testbench_cordic_line_mode.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1652201201221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C testbench_cordic_line_mode.v(5) " "Verilog HDL Declaration information at testbench_cordic_line_mode.v(5): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "Testbench/testbench_cordic_line_mode.v" "" { Text "F:/Program/Quartus/Cordic/Testbench/testbench_cordic_line_mode.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1652201201221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "res RES testbench_cordic_line_mode.v(7) " "Verilog HDL Declaration information at testbench_cordic_line_mode.v(7): object \"res\" differs only in case from object \"RES\" in the same scope" {  } { { "Testbench/testbench_cordic_line_mode.v" "" { Text "F:/Program/Quartus/Cordic/Testbench/testbench_cordic_line_mode.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1652201201221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/testbench_cordic_line_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/testbench_cordic_line_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_cordic_line_mode " "Found entity 1: testbench_cordic_line_mode" {  } { { "Testbench/testbench_cordic_line_mode.v" "" { Text "F:/Program/Quartus/Cordic/Testbench/testbench_cordic_line_mode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652201201222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652201201222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cordic " "Elaborating entity \"cordic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1652201201248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_hyperbolic_mode cordic_hyperbolic_mode:c1 " "Elaborating entity \"cordic_hyperbolic_mode\" for hierarchy \"cordic_hyperbolic_mode:c1\"" {  } { { "Verilog/cordic.v" "c1" { Text "F:/Program/Quartus/Cordic/Verilog/cordic.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652201201254 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Program/Quartus/Cordic/output_files/cordic.map.smsg " "Generated suppressed messages file F:/Program/Quartus/Cordic/output_files/cordic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1652201201440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652201201448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 19:46:41 2022 " "Processing ended: Tue May 10 19:46:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652201201448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652201201448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652201201448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1652201201448 ""}
