// Seed: 1583999942
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    output wand id_3
);
  wire id_5;
  module_0(
      id_5, id_5
  );
  assign id_0 = id_2;
endmodule
module module_2 (
    input  tri0  id_0,
    input  tri0  id_1,
    output uwire id_2,
    output tri1  id_3
);
  wand id_5;
  not (id_2, id_1);
  wire id_6;
  module_0(
      id_5, id_6
  ); id_7(
      1, 1, id_5 * 1'd0
  );
endmodule
