{
    "code": "module TopModule (\n    input wire [3:0] in,   // 4-bit input vector (in[3] is MSB, in[0] is LSB)\n    output reg [1:0] pos   // 2-bit output representing the position of the first high bit\n);\n\nalways @(*) begin\n    casez (in)\n        4'b1???: pos = 2'b11;\n        4'b01??: pos = 2'b10;\n        4'b001?: pos = 2'b01;\n        4'b0001: pos = 2'b00;\n        default: pos = 2'b00;  // When in is 4'b0000\n    endcase\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 61,
        "passfail": "R"
    }
}