// Seed: 2025612527
module module_0 (
    output uwire id_0,
    output wire  id_1
);
  assign id_0 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd87,
    parameter id_9 = 32'd41
) (
    input wor id_0
    , id_14,
    input wor id_1,
    output uwire id_2,
    output wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri _id_7,
    input wand id_8,
    input wand _id_9,
    input tri1 id_10,
    output tri1 id_11,
    output tri id_12
);
  logic id_15 = 1;
  wire [(  -1  +  id_9  ) : id_7] id_16;
  assign id_12 = -1;
  assign id_15 = 1;
  assign id_6  = id_9;
  module_0 modCall_1 (
      id_6,
      id_2
  );
endmodule
