# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lenet58BitFloatMod.srcs/sources_1/ip/clk_wiz_0" \
"../../../../lenet58BitFloatMod.srcs/sources_1/ip/testROM/sim/testROM.v" \
"../../../../lenet58BitFloatMod.srcs/sources_1/ip/image_ram/sim/image_ram.v" \
"../../../../lenet58BitFloatMod.srcs/sources_1/ip/score_ram/sim/score_ram.v" \
"../../../../lenet58BitFloatMod.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../lenet58BitFloatMod.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
