/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  reg [2:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [38:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = celloutsig_0_0z[12] ? in_data[2] : in_data[52];
  assign celloutsig_0_19z = celloutsig_0_18z ? celloutsig_0_9z : in_data[55];
  assign celloutsig_0_18z = !(celloutsig_0_8z ? celloutsig_0_16z : celloutsig_0_3z);
  assign celloutsig_0_7z = ~((celloutsig_0_3z | celloutsig_0_6z) & (celloutsig_0_1z | celloutsig_0_2z));
  assign celloutsig_1_18z = celloutsig_1_10z[8] | celloutsig_1_8z;
  assign celloutsig_0_2z = in_data[64] | in_data[79];
  assign celloutsig_1_8z = in_data[137] | celloutsig_1_7z[1];
  assign celloutsig_0_14z = ~(celloutsig_0_1z ^ celloutsig_0_2z);
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_9z } + celloutsig_1_3z[34:21];
  assign celloutsig_0_15z = { celloutsig_0_10z[9:5], celloutsig_0_7z } & { in_data[60:58], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_16z = { celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_5z } === { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_3z = in_data[15:7] || { celloutsig_0_0z[13:6], celloutsig_0_2z };
  assign celloutsig_0_13z = { in_data[93:86], celloutsig_0_10z, celloutsig_0_2z } || { celloutsig_0_10z[8:6], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_9z = { in_data[47:39], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z } < { celloutsig_0_0z[13:9], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_10z = celloutsig_0_5z ? { in_data[51:43], celloutsig_0_9z, 1'h1 } : in_data[70:60];
  assign celloutsig_1_0z = in_data[101] ? in_data[156:152] : in_data[155:151];
  assign celloutsig_1_7z = - in_data[175:171];
  assign celloutsig_0_8z = { in_data[91:89], celloutsig_0_5z } !== celloutsig_0_4z;
  assign celloutsig_1_1z = celloutsig_1_0z[4:2] !== in_data[153:151];
  assign celloutsig_1_4z = { celloutsig_1_3z[38], celloutsig_1_2z } !== { celloutsig_1_0z[3], celloutsig_1_1z };
  assign celloutsig_0_6z = | { celloutsig_0_0z[9:3], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_9z = celloutsig_1_2z & celloutsig_1_4z;
  assign celloutsig_1_19z = celloutsig_1_18z & celloutsig_1_3z[2];
  assign celloutsig_0_20z = celloutsig_0_12z[3] & celloutsig_0_17z;
  assign celloutsig_1_2z = in_data[180] & in_data[120];
  assign celloutsig_0_17z = ~^ { celloutsig_0_15z[5:1], celloutsig_0_6z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z } >> { in_data[61:59], celloutsig_0_2z };
  assign celloutsig_0_12z = { in_data[33:31], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z } ~^ { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[145:121], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } ~^ in_data[161:123];
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 14'h0000;
    else if (celloutsig_1_18z) celloutsig_0_0z = in_data[16:3];
  always_latch
    if (clkin_data[32]) celloutsig_0_11z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_2z) | (celloutsig_0_0z[3] & celloutsig_0_0z[6]));
  assign celloutsig_1_6z = ~((celloutsig_1_2z & celloutsig_1_0z[1]) | (in_data[122] & celloutsig_1_4z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
