// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module mlkem_top_mlkem_top_Pipeline_VITIS_LOOP_32_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_stream_TREADY,
        out_stream_TDATA,
        out_stream_TVALID,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_address0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_q0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_address0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_q0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_address0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_q0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_address0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_q0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_address0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_q0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_address0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_q0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_address0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_q0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_address0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce0,
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   out_stream_TREADY;
output  [63:0] out_stream_TDATA;
output   out_stream_TVALID;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_address0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce0;
input  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_q0;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_address0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce0;
input  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_q0;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_address0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce0;
input  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_q0;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_address0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce0;
input  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_q0;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_address0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce0;
input  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_q0;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_address0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce0;
input  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_q0;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_address0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce0;
input  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_q0;
output  [4:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_address0;
output   mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce0;
input  [15:0] mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_q0;

reg ap_idle;
reg out_stream_TVALID;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln32_fu_205_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    out_stream_TDATA_blk_n;
wire    ap_block_pp0_stage0;
wire   [2:0] trunc_ln32_fu_217_p1;
reg   [2:0] trunc_ln32_reg_319;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] out_tmp_last_fu_243_p2;
reg   [0:0] out_tmp_last_reg_364;
wire   [63:0] zext_ln32_fu_231_p1;
reg   [8:0] i_fu_82;
wire   [8:0] add_ln32_fu_211_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_i_1;
reg    ap_block_pp0_stage0_01001;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce0_local;
reg    mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce0_local;
wire   [4:0] lshr_ln2_fu_221_p4;
wire   [15:0] out_tmp_data_fu_254_p17;
wire   [15:0] out_tmp_data_fu_254_p19;
wire  signed [31:0] sext_ln35_fu_293_p1;
wire   [32:0] tmp_3_fu_297_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] out_tmp_data_fu_254_p1;
wire   [2:0] out_tmp_data_fu_254_p3;
wire   [2:0] out_tmp_data_fu_254_p5;
wire   [2:0] out_tmp_data_fu_254_p7;
wire  signed [2:0] out_tmp_data_fu_254_p9;
wire  signed [2:0] out_tmp_data_fu_254_p11;
wire  signed [2:0] out_tmp_data_fu_254_p13;
wire  signed [2:0] out_tmp_data_fu_254_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 i_fu_82 = 9'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) mlkem_top_sparsemux_17_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_17_3_16_1_1_U26(
    .din0(mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_q0),
    .din1(mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_q0),
    .din2(mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_q0),
    .din3(mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_q0),
    .din4(mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_q0),
    .din5(mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_q0),
    .din6(mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_q0),
    .din7(mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_q0),
    .def(out_tmp_data_fu_254_p17),
    .sel(trunc_ln32_reg_319),
    .dout(out_tmp_data_fu_254_p19)
);

mlkem_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln32_fu_205_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_82 <= add_ln32_fu_211_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_82 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_tmp_last_reg_364 <= out_tmp_last_fu_243_p2;
        trunc_ln32_reg_319 <= trunc_ln32_fu_217_p1;
    end
end

always @ (*) begin
    if (((icmp_ln32_fu_205_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 9'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_82;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce0_local = 1'b1;
    end else begin
        mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_stream_TVALID = 1'b1;
    end else begin
        out_stream_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln32_fu_211_p2 = (ap_sig_allocacmp_i_1 + 9'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((out_stream_TREADY == 1'b0) | (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((out_stream_TREADY == 1'b0) | (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (out_stream_TREADY == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln32_fu_205_p2 = ((ap_sig_allocacmp_i_1 == 9'd256) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_221_p4 = {{ap_sig_allocacmp_i_1[7:3]}};

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_address0 = zext_ln32_fu_231_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_1_ce0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_address0 = zext_ln32_fu_231_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_2_ce0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_address0 = zext_ln32_fu_231_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_3_ce0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_address0 = zext_ln32_fu_231_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_4_ce0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_address0 = zext_ln32_fu_231_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_5_ce0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_address0 = zext_ln32_fu_231_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_6_ce0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_address0 = zext_ln32_fu_231_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_7_ce0_local;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_address0 = zext_ln32_fu_231_p1;

assign mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce0 = mlkem_top_int_stream_mlkem_data_0_stream_mlkem_data_0_internal_poly_ce0_local;

assign out_stream_TDATA = tmp_3_fu_297_p3;

assign out_tmp_data_fu_254_p17 = 'bx;

assign out_tmp_last_fu_243_p2 = ((ap_sig_allocacmp_i_1 == 9'd255) ? 1'b1 : 1'b0);

assign sext_ln35_fu_293_p1 = $signed(out_tmp_data_fu_254_p19);

assign tmp_3_fu_297_p3 = {{out_tmp_last_reg_364}, {sext_ln35_fu_293_p1}};

assign trunc_ln32_fu_217_p1 = ap_sig_allocacmp_i_1[2:0];

assign zext_ln32_fu_231_p1 = lshr_ln2_fu_221_p4;

endmodule //mlkem_top_mlkem_top_Pipeline_VITIS_LOOP_32_3
