\subsection{clk\+\_\+with\+\_\+ref\+\_\+test Entity Reference}
\label{classclk__with__ref__test}\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}


Inheritance diagram for clk\+\_\+with\+\_\+ref\+\_\+test\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=172pt]{db/d33/classclk__with__ref__test__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for clk\+\_\+with\+\_\+ref\+\_\+test\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d6/db1/classclk__with__ref__test__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf refclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk0}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk2}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk3}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk4}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk5}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk6}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+cnt0}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+cnt1}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+cnt2}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+cnt3}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+cnt4}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+cnt5}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+cnt6}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+complete}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+pass\+\_\+fail}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.



\subsubsection{Member Data Documentation}
\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!clk0@{clk0}}
\index{clk0@{clk0}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{clk0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_a33d06d61ee0866ec1b46baeea077be1b}


Definition at line {\bf 20} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!clk1@{clk1}}
\index{clk1@{clk1}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{clk1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_ad8b4adc598629215731e29a823612f50}


Definition at line {\bf 21} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!clk2@{clk2}}
\index{clk2@{clk2}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{clk2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk2} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_afcf7e729136627e3c24358022d47ddc9}


Definition at line {\bf 22} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!clk3@{clk3}}
\index{clk3@{clk3}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{clk3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk3} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_a6a1c58aabbd7ceb67578f4b2524c9dfe}


Definition at line {\bf 23} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!clk4@{clk4}}
\index{clk4@{clk4}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{clk4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk4} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_a891a4e2032cd10610219ccb62f12d5f1}


Definition at line {\bf 24} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!clk5@{clk5}}
\index{clk5@{clk5}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{clk5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk5} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_a05274cc3554f14810092f1d5e8df6f3c}


Definition at line {\bf 25} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!clk6@{clk6}}
\index{clk6@{clk6}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{clk6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk6} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_ad54dc2cbddf977fa20ffc7e85d753e45}


Definition at line {\bf 26} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!ieee@{ieee}}
\index{ieee@{ieee}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classclk__with__ref__test_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classclk__with__ref__test_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!refclk@{refclk}}
\index{refclk@{refclk}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{refclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf refclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_a30d34c133554a47d16210f4e8cad49ec}


Definition at line {\bf 18} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 19} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classclk__with__ref__test_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!test\+\_\+cnt0@{test\+\_\+cnt0}}
\index{test\+\_\+cnt0@{test\+\_\+cnt0}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{test\+\_\+cnt0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+cnt0} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_addce5cf57b302994fea1b25507bf7435}


Definition at line {\bf 28} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!test\+\_\+cnt1@{test\+\_\+cnt1}}
\index{test\+\_\+cnt1@{test\+\_\+cnt1}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{test\+\_\+cnt1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+cnt1} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_a98e8ef2fd0e9c1902f5b202c0fa3d880}


Definition at line {\bf 29} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!test\+\_\+cnt2@{test\+\_\+cnt2}}
\index{test\+\_\+cnt2@{test\+\_\+cnt2}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{test\+\_\+cnt2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+cnt2} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_a54fbd2ceb459ce6647318b1e7683507b}


Definition at line {\bf 30} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!test\+\_\+cnt3@{test\+\_\+cnt3}}
\index{test\+\_\+cnt3@{test\+\_\+cnt3}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{test\+\_\+cnt3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+cnt3} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_a07eec736e51f75bbbbba71918b33a0d8}


Definition at line {\bf 31} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!test\+\_\+cnt4@{test\+\_\+cnt4}}
\index{test\+\_\+cnt4@{test\+\_\+cnt4}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{test\+\_\+cnt4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+cnt4} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_af19560cfcf1d9496b4156fc5cf5eb402}


Definition at line {\bf 32} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!test\+\_\+cnt5@{test\+\_\+cnt5}}
\index{test\+\_\+cnt5@{test\+\_\+cnt5}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{test\+\_\+cnt5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+cnt5} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_a60d7a24c6b97824ad8bc3d3005898421}


Definition at line {\bf 33} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!test\+\_\+cnt6@{test\+\_\+cnt6}}
\index{test\+\_\+cnt6@{test\+\_\+cnt6}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{test\+\_\+cnt6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+cnt6} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_a76e312c58739b8bd58211fb6bb1131c9}


Definition at line {\bf 34} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!test\+\_\+complete@{test\+\_\+complete}}
\index{test\+\_\+complete@{test\+\_\+complete}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{test\+\_\+complete}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+complete} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_acf1984f76c7a6676510f3d7774e724cd}


Definition at line {\bf 35} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!test\+\_\+en@{test\+\_\+en}}
\index{test\+\_\+en@{test\+\_\+en}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{test\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_a4b3cbe4c35cbc762687ca6f1f8d45f6f}


Definition at line {\bf 27} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.

\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!test\+\_\+pass\+\_\+fail@{test\+\_\+pass\+\_\+fail}}
\index{test\+\_\+pass\+\_\+fail@{test\+\_\+pass\+\_\+fail}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\paragraph[{test\+\_\+pass\+\_\+fail}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+pass\+\_\+fail} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclk__with__ref__test_a1bba60b74f318713ff472903c86e248c}


Definition at line {\bf 38} of file {\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/self\+\_\+test/{\bf clk\+\_\+with\+\_\+ref\+\_\+test.\+vhd}\end{DoxyCompactItemize}
