#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Wed Sep 25 11:25:53 2019
# Process ID: 23139
# Current directory: /home/crfosse/dds1/TFE4141-DDS1
# Command line: vivado
# Log file: /home/crfosse/dds1/TFE4141-DDS1/vivado.log
# Journal file: /home/crfosse/dds1/TFE4141-DDS1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/oyst1/OneDrive - NTNU/tfe4141/2018/Assignments/assignment5/assignment_5_2018_2/vivado_assignment_5/assignment_5' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'assignment_5.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6376.199 ; gain = 89.727 ; free physical = 4878 ; free virtual = 8496
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: mega_adder
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 6936.426 ; gain = 152.652 ; free physical = 4390 ; free virtual = 8054
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mega_adder' [/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sources_1/new/mega_adder.vhd:75]
INFO: [Synth 8-638] synthesizing module 'adder_datapath' [/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sources_1/new/adder_datapath.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'adder_datapath' (1#1) [/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sources_1/new/adder_datapath.vhd:79]
INFO: [Synth 8-638] synthesizing module 'adder_controller' [/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sources_1/new/adder_controller.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'adder_controller' (2#1) [/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sources_1/new/adder_controller.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'mega_adder' (3#1) [/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sources_1/new/mega_adder.vhd:75]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port input_reg_en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 6967.363 ; gain = 183.590 ; free physical = 4419 ; free virtual = 8085
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 6987.176 ; gain = 203.402 ; free physical = 4414 ; free virtual = 8080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 6987.176 ; gain = 203.402 ; free physical = 4414 ; free virtual = 8080
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/constrs_1/new/mega_adder_constraints.xdc]
Finished Parsing XDC File [/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/constrs_1/new/mega_adder_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7076.867 ; gain = 0.000 ; free physical = 4305 ; free virtual = 7987
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 7104.402 ; gain = 320.629 ; free physical = 4230 ; free virtual = 7919
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 7104.402 ; gain = 513.250 ; free physical = 4230 ; free virtual = 7919
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mega_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mega_adder_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sources_1/new/adder_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sources_1/new/adder_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sources_1/new/mega_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mega_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sim_1/new/mega_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mega_adder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim'
xelab -wto 370952dc9ab94906a14a4cd41398f151 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mega_adder_tb_behav xil_defaultlib.mega_adder_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 370952dc9ab94906a14a4cd41398f151 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mega_adder_tb_behav xil_defaultlib.mega_adder_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.adder_datapath [adder_datapath_default]
Compiling architecture rtl of entity xil_defaultlib.adder_controller [adder_controller_default]
Compiling architecture rtl of entity xil_defaultlib.mega_adder [mega_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_adder_tb
Built simulation snapshot mega_adder_tb_behav

****** Webtalk v2019.1.2 (64-bit)
  **** SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
  **** IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim/xsim.dir/mega_adder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim/xsim.dir/mega_adder_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Sep 25 12:01:28 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 25 12:01:28 2019...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7106.402 ; gain = 0.000 ; free physical = 4143 ; free virtual = 7922
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mega_adder_tb_behav -key {Behavioral:sim_1:Functional:mega_adder_tb} -tclbatch {mega_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mega_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7165.211 ; gain = 49.836 ; free physical = 4118 ; free virtual = 7907
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mega_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 7165.211 ; gain = 58.809 ; free physical = 4118 ; free virtual = 7907
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7167.211 ; gain = 0.000 ; free physical = 4103 ; free virtual = 7893
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mega_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj mega_adder_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sources_1/new/adder_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sources_1/new/mega_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mega_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.srcs/sim_1/new/mega_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mega_adder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim'
xelab -wto 370952dc9ab94906a14a4cd41398f151 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mega_adder_tb_behav xil_defaultlib.mega_adder_tb -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 370952dc9ab94906a14a4cd41398f151 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot mega_adder_tb_behav xil_defaultlib.mega_adder_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.adder_datapath [adder_datapath_default]
Compiling architecture rtl of entity xil_defaultlib.adder_controller [adder_controller_default]
Compiling architecture rtl of entity xil_defaultlib.mega_adder [mega_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.mega_adder_tb
Built simulation snapshot mega_adder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/crfosse/dds1/TFE4141-DDS1/assignment_5/assignment_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mega_adder_tb_behav -key {Behavioral:sim_1:Functional:mega_adder_tb} -tclbatch {mega_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mega_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mega_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7181.051 ; gain = 13.840 ; free physical = 4089 ; free virtual = 7879
