# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TRNG.srcs/sources_1/imports/vaja4_naloga/prescaler.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../TRNG.srcs/sources_1/new/uart.vhd" \

vhdl xil_defaultlib  \
"../../../../TRNG.srcs/sim_1/new/uart_tb.vhd" \

# Do not sort compile order
nosort
