INFO: [VRFC 10-2263] Analyzing Verilog file "H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/my_alu/my_alu.srcs/sources_1/new/ALU_.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1315] redeclaration of ansi port res is not allowed [H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/my_alu/my_alu.srcs/sources_1/new/ALU_.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/my_alu/my_alu.srcs/sim_1/new/alu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/my_alu/my_alu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
