strict digraph "compose( ,  )" {
	node [label="\N"];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f23c2126550>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"29:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f23c2126f50>",
		fillcolor=turquoise,
		label="29:BL
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f23c2126290>]",
		style=filled,
		typ=Block];
	"28:IF" -> "29:BL"	[cond="['in']",
		label=in,
		lineno=28];
	"33:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f23c21aa190>",
		fillcolor=turquoise,
		label="33:BL
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f23c21aa250>]",
		style=filled,
		typ=Block];
	"28:IF" -> "33:BL"	[cond="['in']",
		label="!(in)",
		lineno=28];
	"38:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f23c21aa1d0>",
		fillcolor=turquoise,
		label="38:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"39:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f23c1d98c90>",
		fillcolor=springgreen,
		label="39:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"38:BL" -> "39:IF"	[cond="[]",
		lineno=None];
	"40:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f23c1d98a10>",
		fillcolor=turquoise,
		label="40:BL
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f23c1d983d0>]",
		style=filled,
		typ=Block];
	"39:IF" -> "40:BL"	[cond="['in']",
		label=in,
		lineno=39];
	"44:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f23c1d98dd0>",
		fillcolor=turquoise,
		label="44:BL
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f23c1d98610>]",
		style=filled,
		typ=Block];
	"39:IF" -> "44:BL"	[cond="['in']",
		label="!(in)",
		lineno=39];
	"Leaf_23:AL"	[def_var="['next_state']",
		label="Leaf_23:AL"];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f23c20d6810>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"Leaf_23:AL" -> "12:AL";
	"40:BL" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f23c20cecd0>",
		fillcolor=turquoise,
		label="19:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f23c20cebd0>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['present_state']",
		label="Leaf_12:AL"];
	"19:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"50:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f23c1d98d50>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="50:AS
out = (present_state == 1)? 1 : 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"29:BL" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"37:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f23c21aad10>",
		fillcolor=lightcyan,
		label="37:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"37:CA" -> "38:BL"	[cond="[]",
		lineno=None];
	"44:BL" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f23c2123790>",
		fillcolor=turquoise,
		label="15:BL
present_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f23c2123610>]",
		style=filled,
		typ=Block];
	"15:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f23c213dc50>",
		fillcolor=turquoise,
		label="24:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"25:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f23c21aa110>",
		fillcolor=linen,
		label="25:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"24:BL" -> "25:CS"	[cond="[]",
		lineno=None];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f23c2126850>",
		fillcolor=turquoise,
		label="27:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"27:BL" -> "28:IF"	[cond="[]",
		lineno=None];
	"33:BL" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f23c20d6750>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "50:AS";
	"23:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f23c213d4d0>",
		clk_sens=False,
		fillcolor=gold,
		label="23:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"Leaf_12:AL" -> "23:AL";
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f23c2126750>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:CA" -> "27:BL"	[cond="[]",
		lineno=None];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f23c2123e10>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "19:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"14:IF" -> "15:BL"	[cond="['reset']",
		label=reset,
		lineno=14];
	"23:AL" -> "24:BL"	[cond="[]",
		lineno=None];
	"25:CS" -> "37:CA"	[cond="['present_state']",
		label=present_state,
		lineno=25];
	"25:CS" -> "26:CA"	[cond="['present_state']",
		label=present_state,
		lineno=25];
}
