<HTML>
<HEAD>
<TITLE>Modelica.Electrical.Analog.Semiconductors</TITLE>
<META name="HTML-Generator" content="Dymola">
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<META name="description" content="&quot;Semiconductor devices such as diode, MOS and bipolar transistor&quot;">
<style type="text/css">
*       { font-size: 10pt; font-family: Arial,sans-serif; }
pre     { font-size:  9pt; font-family: Courier,monospace;}
h4      { font-size: 10pt; font-weight: bold; color: green; }
h3      { font-size: 11pt; font-weight: bold; color: green; }
h2      { font-size: 13pt; font-weight: bold; color: green; }
address {                  font-weight: normal} 
td      { solid #000; vertical-align:top; }
th      { solid #000; vertical-align:top; font-weight: bold; }
table   { solid #000; border-collapse: collapse;}
</style>
</HEAD>
<BODY><P></P>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE Semiconductors<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><A NAME="Modelica.Electrical.Analog.Semiconductors"></A><A HREF="Modelica_Electrical_Analog.html#Modelica.Electrical.Analog"
>Modelica.Electrical.Analog</A>.Semiconductors</H2>
<B>Semiconductor devices such as diode, MOS and bipolar transistor</B>
<P></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>This package contains semiconductor devices:</p>
<ul>
<li>diode</li>
<li>MOS transistors</li>
<li>bipolar transistors</li>
<li>thyristor</li>
<li>triac</li>
</ul>
<p>Most of the semiconductor devices contain a conditional heat port, which is not active by default. If it is active the loss power is calculated to be used in a thermal net. The heating variants of the semiconductor devices are provided to use the thermal port temperature in the electric calculation. That means that for a true thermal electric interaction the heating device models have to be used.</p>
<pre></PRE><P></P>
Extends from <A HREF="Modelica_Icons_Package.html#Modelica.Icons.Package"
>Modelica.Icons.Package</A> (Icon for standard packages).
<P></P><H3>Package Content</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2 >
<TR><TH >Name</TH><TH>Description</TH></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Analo58b0499f770d2cd8DiodeS.png" ALT="Modelica.Electrical.Analog.Semiconductors.Diode" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors.Diode"
>Diode</A>
</TD><TD>Simple diode</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Analo58b0499f770d2cd8DiodeS.png" ALT="Modelica.Electrical.Analog.Semiconductors.ZDiode" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors.ZDiode"
>ZDiode</A>
</TD><TD>Zener diode with 3 working areas</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Analobfd03695ebb2fd12.PMOSS.png" ALT="Modelica.Electrical.Analog.Semiconductors.PMOS" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors.PMOS"
>PMOS</A>
</TD><TD>Simple MOS Transistor</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Analobf8b9b5febbdfd12.NMOSS.png" ALT="Modelica.Electrical.Analog.Semiconductors.NMOS" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors.NMOS"
>NMOS</A>
</TD><TD>Simple MOS Transistor</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Analobd10b48c0f5dec4ds.NPNS.png" ALT="Modelica.Electrical.Analog.Semiconductors.NPN" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors.NPN"
>NPN</A>
</TD><TD>Simple BJT according to Ebers-Moll</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Analobd11399a0f5d9793s.PNPS.png" ALT="Modelica.Electrical.Analog.Semiconductors.PNP" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors.PNP"
>PNP</A>
</TD><TD>Simple BJT according to Ebers-Moll</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Analo4310c901f42bc65dDiodeS.png" ALT="Modelica.Electrical.Analog.Semiconductors.HeatingDiode" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors.HeatingDiode"
>HeatingDiode</A>
</TD><TD>Simple diode with heating port</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Analo4a20dcd5c7a4cc06gNMOSS.png" ALT="Modelica.Electrical.Analog.Semiconductors.HeatingNMOS" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors.HeatingNMOS"
>HeatingNMOS</A>
</TD><TD>Simple MOS Transistor with heating port</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Analo4a20dcd5c7a4cc06gNMOSS.png" ALT="Modelica.Electrical.Analog.Semiconductors.HeatingPMOS" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors.HeatingPMOS"
>HeatingPMOS</A>
</TD><TD>Simple PMOS Transistor with heating port</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Analo8d44a75eae3d25d3ngNPNS.png" ALT="Modelica.Electrical.Analog.Semiconductors.HeatingNPN" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors.HeatingNPN"
>HeatingNPN</A>
</TD><TD>Simple NPN BJT according to Ebers-Moll with heating port</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Analo8d452c6cae3d5e0dngPNPS.png" ALT="Modelica.Electrical.Analog.Semiconductors.HeatingPNP" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors.HeatingPNP"
>HeatingPNP</A>
</TD><TD>Simple PNP BJT according to Ebers-Moll with heating port</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Analobf547550617f3d43istorS.png" ALT="Modelica.Electrical.Analog.Semiconductors.Thyristor" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors.Thyristor"
>Thyristor</A>
</TD><TD>Simple Thyristor Model</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Analo519d008f92e7d5d7TriacS.png" ALT="Modelica.Electrical.Analog.Semiconductors.SimpleTriac" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors.SimpleTriac"
>SimpleTriac</A>
</TD><TD>Simple triac, based on Semiconductors.Thyristor model</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE Diode<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Analo58b0499f770d2cd8DiodeI.png" ALT="Modelica.Electrical.Analog.Semiconductors.Diode" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Analog.Semiconductors.Diode"></A><A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors"
>Modelica.Electrical.Analog.Semiconductors</A>.Diode</H2>
<B>Simple diode</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>The simple diode is a one port. It consists of the diode itself and an parallel ohmic resistance <i>R</i>. The diode formula is:</p>
<pre>                v/vt
  i  =  ids ( e      - 1).</pre>
<p>If the exponent <i>v/vt</i> reaches the limit <i>maxex</i>, the diode characteristic is linearly continued to avoid overflow.</p><p><b>Please note:</b> In case of useHeatPort=true the temperature dependence of the electrical behavior is <b>not </b>modelled yet. The parameters are not temperature dependent.</p>
<pre></PRE><P></P>
Extends from <A HREF="Modelica_Electrical_Analog_Interfaces.html#Modelica.Electrical.Analog.Interfaces.OnePort"
>Modelica.Electrical.Analog.Interfaces.OnePort</A> (Component with two electrical pins p and n and current i from p to n), <A HREF="Modelica_Electrical_Analog_Interfaces.html#Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort"
>Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort</A> (Partial model to include a conditional HeatPort in order to describe the power loss via a thermal network).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>Ids</TD><TD>Saturation current [A]</TD></TR>
<TR><TD>Vt</TD><TD>Voltage equivalent of temperature (kT/qn) [V]</TD></TR>
<TR><TD>Maxexp</TD><TD>Max. exponent for linear continuation</TD></TR>
<TR><TD>R</TD><TD>Parallel ohmic resistance [Ohm]</TD></TR>
<TR><TD>useHeatPort</TD><TD>=true, if HeatPort is enabled</TD></TR>
<TR><TD>T</TD><TD>Fixed device temperature if useHeatPort = false [K]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>p</TD><TD>Positive pin (potential p.v &gt; n.v for positive voltage drop v)</TD></TR>
<TR><TD>n</TD><TD>Negative pin</TD></TR>
<TR><TD>heatPort</TD><TD>&nbsp;</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE ZDiode<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Analo58b0499f770d2cd8DiodeI.png" ALT="Modelica.Electrical.Analog.Semiconductors.ZDiode" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Analog.Semiconductors.ZDiode"></A><A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors"
>Modelica.Electrical.Analog.Semiconductors</A>.ZDiode</H2>
<B>Zener diode with 3 working areas</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>The simple Zener diode is a one port. It consists of the diode itself and an parallel ohmic resistance <i>R</i>. The diode formula is:
<pre>                v/Vt                -(v+Bv)/(Nbv*Vt)
  i  =  Ids ( e      - 1) - Ibv ( e                  ).</pre>
<p>If the exponent in one of the two branches reaches the limit <i>Maxexp</i>, the diode characteristic is linearly continued to avoid overflow.</p>
<p><br>The Zener diode model permits (in contrast to the simple diode model) current in reverse direction if the breakdown voltage Bv (also known Zener knee voltage) is exceeded.</p>
<p>The thermal power is calculated by <i>i*v</i>.</p><p><b>Please note:</b> In case of useHeatPort=true the temperature dependence of the electrical behavior is <b>not </b>modelled yet. The parameters are not temperature dependent.</p>
<pre></PRE><P></P>
Extends from <A HREF="Modelica_Electrical_Analog_Interfaces.html#Modelica.Electrical.Analog.Interfaces.OnePort"
>Modelica.Electrical.Analog.Interfaces.OnePort</A> (Component with two electrical pins p and n and current i from p to n), <A HREF="Modelica_Electrical_Analog_Interfaces.html#Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort"
>Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort</A> (Partial model to include a conditional HeatPort in order to describe the power loss via a thermal network).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>Ids</TD><TD>Saturation current [A]</TD></TR>
<TR><TD>Vt</TD><TD>Voltage equivalent of temperature (kT/qn) [V]</TD></TR>
<TR><TD>Maxexp</TD><TD>Max. exponent for linear continuation</TD></TR>
<TR><TD>R</TD><TD>Parallel ohmic resistance [Ohm]</TD></TR>
<TR><TD>Bv</TD><TD>Breakthrough voltage = Zener- or Z-voltage [V]</TD></TR>
<TR><TD>Ibv</TD><TD>Breakthrough knee current [A]</TD></TR>
<TR><TD>Nbv</TD><TD>Breakthrough emission coefficient</TD></TR>
<TR><TD>useHeatPort</TD><TD>=true, if HeatPort is enabled</TD></TR>
<TR><TD>T</TD><TD>Fixed device temperature if useHeatPort = false [K]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>p</TD><TD>Positive pin (potential p.v &gt; n.v for positive voltage drop v)</TD></TR>
<TR><TD>n</TD><TD>Negative pin</TD></TR>
<TR><TD>heatPort</TD><TD>&nbsp;</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE PMOS<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Analobfd03695ebb2fd12.PMOSI.png" ALT="Modelica.Electrical.Analog.Semiconductors.PMOS" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Analog.Semiconductors.PMOS"></A><A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors"
>Modelica.Electrical.Analog.Semiconductors</A>.PMOS</H2>
<B>Simple MOS Transistor</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<P>
The PMOS model is a simple model of a p-channel metal-oxide semiconductor
FET. It differs slightly from the device used in the SPICE simulator.
For more details please care for H. Spiro.
</P>
<P>
The model does not consider capacitances. A high drain-source resistance RDS
is included to avoid numerical difficulties.
<br><br>
<b>Please note: </b>
In case of useHeatPort=true the temperature dependence of the electrical
behavior is <b> not </b> modelled yet. The parameters are not temperature dependent.
</P>
<DL>
<DT><b>References:</b>
<DD>Spiro, H.: Simulation integrierter Schaltungen. R. Oldenbourg Verlag
  Muenchen Wien 1990.
</DL>
<P>
Some typical parameter sets are:
</P>
<PRE>
  W       L      Beta        Vt    K2     K5      DW       DL
  m       m      A/V^2       V     -      -       m        m
  50.e-6  8.e-6  0.0085e-3  -0.15  0.41   0.839  -3.8e-6  -4.0e-6
  20.e-6  6.e-6  0.0105e-3  -1.0   0.41   0.839  -2.5e-6  -2.1e-6
  30.e-6  5.e-6  0.0059e-3  -0.3   0.98   1.01    0       -3.9e-6
  30.e-6  5.e-6  0.0152e-3  -0.69  0.104  1.1    -0.8e-6  -0.4e-6
  30.e-6  5.e-6  0.0163e-3  -0.69  0.104  1.1    -0.8e-6  -0.4e-6
  30.e-6  5.e-6  0.0182e-3  -0.69  0.086  1.06   -0.1e-6  -0.6e-6
  20.e-6  6.e-6  0.0074e-3  -1.    0.4    0.59    0        0
</PRE>

<pre></PRE><P></P>
Extends from <A HREF="Modelica_Electrical_Analog_Interfaces.html#Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort"
>Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort</A> (Partial model to include a conditional HeatPort in order to describe the power loss via a thermal network).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>W</TD><TD>Width [m]</TD></TR>
<TR><TD>L</TD><TD>Length [m]</TD></TR>
<TR><TD>Beta</TD><TD>Transconductance parameter [A/V2]</TD></TR>
<TR><TD>Vt</TD><TD>Zero bias threshold voltage [V]</TD></TR>
<TR><TD>K2</TD><TD>Bulk threshold parameter</TD></TR>
<TR><TD>K5</TD><TD>Reduction of pinch-off region</TD></TR>
<TR><TD>dW</TD><TD>Narrowing of channel [m]</TD></TR>
<TR><TD>dL</TD><TD>Shortening of channel [m]</TD></TR>
<TR><TD>RDS</TD><TD>Drain-Source-Resistance [Ohm]</TD></TR>
<TR><TD>useHeatPort</TD><TD>=true, if HeatPort is enabled</TD></TR>
<TR><TD>T</TD><TD>Fixed device temperature if useHeatPort = false [K]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>D</TD><TD>Drain</TD></TR>
<TR><TD>G</TD><TD>Gate</TD></TR>
<TR><TD>S</TD><TD>Source</TD></TR>
<TR><TD>B</TD><TD>Bulk</TD></TR>
<TR><TD>heatPort</TD><TD>&nbsp;</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE NMOS<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Analobf8b9b5febbdfd12.NMOSI.png" ALT="Modelica.Electrical.Analog.Semiconductors.NMOS" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Analog.Semiconductors.NMOS"></A><A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors"
>Modelica.Electrical.Analog.Semiconductors</A>.NMOS</H2>
<B>Simple MOS Transistor</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<P>
The NMOS model is a simple model of a n-channel metal-oxide semiconductor
FET. It differs slightly from the device used in the SPICE simulator.
For more details please care for H. Spiro.
</P>
<P>
The model does not consider capacitances. A high drain-source resistance RDS
is included to avoid numerical difficulties.
<br> <br>
<b>Please note:</b>
In case of useHeatPort=true the temperature dependence of the electrical
behavior is <b> not </b> modelled yet. The parameters are not temperature dependent.
</P>
<PRE>
  W       L      Beta         Vt      K2     K5       DW       DL
  m       m      A/V^2        V       -      -        m        m
  12.e-6  4.e-6  0.062e-3    -4.5     0.24   0.61    -1.2e-6  -0.9e-6      depletion
  60.e-6  3.e-6  0.048e-3     0.1     0.08   0.68    -1.2e-6  -0.9e-6      enhancement
  12.e-6  4.e-6  0.0625e-3   -0.8     0.21   0.78    -1.2e-6  -0.9e-6      zero
  50.e-6  8.e-6  0.0299e-3    0.24    1.144  0.7311  -5.4e-6  -4.e-6
  20.e-6  6.e-6  0.041e-3     0.8     1.144  0.7311  -2.5e-6  -1.5e-6
  30.e-6  9.e-6  0.025e-3    -4.0     0.861  0.878   -3.4e-6  -1.74e-6
  30.e-6  5.e-6  0.031e-3     0.6     1.5    0.72     0       -3.9e-6
  50.e-6  6.e-6  0.0414e-3   -3.8     0.34   0.8     -1.6e-6  -2.e-6       depletion
  50.e-6  5.e-6  0.03e-3      0.37    0.23   0.86    -1.6e-6  -2.e-6       enhancement
  50.e-6  6.e-6  0.038e-3    -0.9     0.23   0.707   -1.6e-6  -2.e-6       zero
  20.e-6  4.e-6  0.06776e-3   0.5409  0.065  0.71    -0.8e-6  -0.2e-6
  20.e-6  4.e-6  0.06505e-3   0.6209  0.065  0.71    -0.8e-6  -0.2e-6
  20.e-6  4.e-6  0.05365e-3   0.6909  0.03   0.8     -0.3e-6  -0.2e-6
  20.e-6  4.e-6  0.05365e-3   0.4909  0.03   0.8     -0.3e-6  -0.2e-6
  12.e-6  4.e-6  0.023e-3    -4.5     0.29   0.6      0        0           depletion
  60.e-6  3.e-6  0.022e-3     0.1     0.11   0.65     0        0           enhancement
  12.e-6  4.e-6  0.038e-3    -0.8     0.33   0.6      0        0           zero
  20.e-6  6.e-6  0.022e-3     0.8     1      0.66     0        0
</PRE>

<DL>
<DT><b>References:</b></DT>
<DD>Spiro, H.: Simulation integrierter Schaltungen. R. Oldenbourg Verlag
Muenchen Wien 1990.</DD>
</DL>
<pre></PRE><P></P>
Extends from <A HREF="Modelica_Electrical_Analog_Interfaces.html#Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort"
>Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort</A> (Partial model to include a conditional HeatPort in order to describe the power loss via a thermal network).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>W</TD><TD>Width [m]</TD></TR>
<TR><TD>L</TD><TD>Length [m]</TD></TR>
<TR><TD>Beta</TD><TD>Transconductance parameter [A/V2]</TD></TR>
<TR><TD>Vt</TD><TD>Zero bias threshold voltage [V]</TD></TR>
<TR><TD>K2</TD><TD>Bulk threshold parameter</TD></TR>
<TR><TD>K5</TD><TD>Reduction of pinch-off region</TD></TR>
<TR><TD>dW</TD><TD>narrowing of channel [m]</TD></TR>
<TR><TD>dL</TD><TD>shortening of channel [m]</TD></TR>
<TR><TD>RDS</TD><TD>Drain-Source-Resistance [Ohm]</TD></TR>
<TR><TD>useHeatPort</TD><TD>=true, if HeatPort is enabled</TD></TR>
<TR><TD>T</TD><TD>Fixed device temperature if useHeatPort = false [K]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>D</TD><TD>Drain</TD></TR>
<TR><TD>G</TD><TD>Gate</TD></TR>
<TR><TD>S</TD><TD>Source</TD></TR>
<TR><TD>B</TD><TD>Bulk</TD></TR>
<TR><TD>heatPort</TD><TD>&nbsp;</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE NPN<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Analobd10b48c0f5dec4ds.NPNI.png" ALT="Modelica.Electrical.Analog.Semiconductors.NPN" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Analog.Semiconductors.NPN"></A><A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors"
>Modelica.Electrical.Analog.Semiconductors</A>.NPN</H2>
<B>Simple BJT according to Ebers-Moll</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<P>
This model is a simple model of a bipolar NPN junction transistor according
to Ebers-Moll.
<br> <br>
<b>Please note:</b>
In case of useHeatPort=true the temperature dependence of the electrical
behavior is <b> not </b> modelled yet. The parameters are not temperature dependent.
</P>
<P>
A typical parameter set is:
</P>
<PRE>
  Bf  Br  Is     Vak  Tauf    Taur  Ccs   Cje     Cjc     Phie  Me   PHic   Mc     Gbc    Gbe    Vt
  -   -   A      V    s       s     F     F       F       V     -    V      -      mS     mS     V
  50  0.1 1e-16  0.02 0.12e-9 5e-9  1e-12 0.4e-12 0.5e-12 0.8   0.4  0.8    0.333  1e-15  1e-15  0.02585
</PRE>
<DL>
<DT><b>References:</b></DT>
<DD>Vlach, J.; Singal, K.: Computer methods for circuit analysis and design.
Van Nostrand Reinhold, New York 1983
on page 317 ff.</DD>
</DL>
<pre></PRE><P></P>
Extends from <A HREF="Modelica_Electrical_Analog_Interfaces.html#Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort"
>Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort</A> (Partial model to include a conditional HeatPort in order to describe the power loss via a thermal network).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>Bf</TD><TD>Forward beta</TD></TR>
<TR><TD>Br</TD><TD>Reverse beta</TD></TR>
<TR><TD>Is</TD><TD>Transport saturation current [A]</TD></TR>
<TR><TD>Vak</TD><TD>Early voltage (inverse), 1/Volt [1/V]</TD></TR>
<TR><TD>Tauf</TD><TD>Ideal forward transit time [s]</TD></TR>
<TR><TD>Taur</TD><TD>Ideal reverse transit time [s]</TD></TR>
<TR><TD>Ccs</TD><TD>Collector-substrate(ground) cap. [F]</TD></TR>
<TR><TD>Cje</TD><TD>Base-emitter zero bias depletion cap. [F]</TD></TR>
<TR><TD>Cjc</TD><TD>Base-coll. zero bias depletion cap. [F]</TD></TR>
<TR><TD>Phie</TD><TD>Base-emitter diffusion voltage [V]</TD></TR>
<TR><TD>Me</TD><TD>Base-emitter gradation exponent</TD></TR>
<TR><TD>Phic</TD><TD>Base-collector diffusion voltage [V]</TD></TR>
<TR><TD>Mc</TD><TD>Base-collector gradation exponent</TD></TR>
<TR><TD>Gbc</TD><TD>Base-collector conductance [S]</TD></TR>
<TR><TD>Gbe</TD><TD>Base-emitter conductance [S]</TD></TR>
<TR><TD>Vt</TD><TD>Voltage equivalent of temperature [V]</TD></TR>
<TR><TD>EMin</TD><TD>if x &lt; EMin, the exp(x) function is linearized</TD></TR>
<TR><TD>EMax</TD><TD>if x &gt; EMax, the exp(x) function is linearized</TD></TR>
<TR><TD>IC</TD><TD>Initial Value [V]</TD></TR>
<TR><TD>UIC</TD><TD>&nbsp;</TD></TR>
<TR><TD>useHeatPort</TD><TD>=true, if HeatPort is enabled</TD></TR>
<TR><TD>T</TD><TD>Fixed device temperature if useHeatPort = false [K]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>heatPort</TD><TD>&nbsp;</TD></TR>
<TR><TD>C</TD><TD>Collector</TD></TR>
<TR><TD>B</TD><TD>Base</TD></TR>
<TR><TD>E</TD><TD>Emitter</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE PNP<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Analobd11399a0f5d9793s.PNPI.png" ALT="Modelica.Electrical.Analog.Semiconductors.PNP" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Analog.Semiconductors.PNP"></A><A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors"
>Modelica.Electrical.Analog.Semiconductors</A>.PNP</H2>
<B>Simple BJT according to Ebers-Moll</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<P>
This model is a simple model of a bipolar PNP junction transistor according
to Ebers-Moll.
<br> <br>
<b>Please note:</b>
In case of useHeatPort=true the temperature dependence of the electrical
behavior is <b> not </b> modelled yet. The parameters are not temperature dependent.
<P>
A typical parameter set is:
</P>
<PRE>
  Bf  Br  Is     Vak  Tauf    Taur  Ccs   Cje     Cjc     Phie  Me   PHic   Mc     Gbc    Gbe    Vt
  -   -   A      V    s       s     F     F       F       V     -    V      -      mS     mS     V
  50  0.1 1e-16  0.02 0.12e-9 5e-9  1e-12 0.4e-12 0.5e-12 0.8   0.4  0.8    0.333  1e-15  1e-15  0.02585
</PRE>
<DL>
<DT><b>References:</b></DT>
<DD>Vlach, J.; Singal, K.: Computer methods for circuit analysis and design.
Van Nostrand Reinhold, New York 1983
on page 317 ff.</DD>
</DL>
<pre></PRE><P></P>
Extends from <A HREF="Modelica_Electrical_Analog_Interfaces.html#Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort"
>Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort</A> (Partial model to include a conditional HeatPort in order to describe the power loss via a thermal network).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>Bf</TD><TD>Forward beta</TD></TR>
<TR><TD>Br</TD><TD>Reverse beta</TD></TR>
<TR><TD>Is</TD><TD>Transport saturation current [A]</TD></TR>
<TR><TD>Vak</TD><TD>Early voltage (inverse), 1/Volt [1/V]</TD></TR>
<TR><TD>Tauf</TD><TD>Ideal forward transit time [s]</TD></TR>
<TR><TD>Taur</TD><TD>Ideal reverse transit time [s]</TD></TR>
<TR><TD>Ccs</TD><TD>Collector-substrate(ground) cap. [F]</TD></TR>
<TR><TD>Cje</TD><TD>Base-emitter zero bias depletion cap. [F]</TD></TR>
<TR><TD>Cjc</TD><TD>Base-coll. zero bias depletion cap. [F]</TD></TR>
<TR><TD>Phie</TD><TD>Base-emitter diffusion voltage [V]</TD></TR>
<TR><TD>Me</TD><TD>Base-emitter gradation exponent</TD></TR>
<TR><TD>Phic</TD><TD>Base-collector diffusion voltage [V]</TD></TR>
<TR><TD>Mc</TD><TD>Base-collector gradation exponent</TD></TR>
<TR><TD>Gbc</TD><TD>Base-collector conductance [S]</TD></TR>
<TR><TD>Gbe</TD><TD>Base-emitter conductance [S]</TD></TR>
<TR><TD>Vt</TD><TD>Voltage equivalent of temperature [V]</TD></TR>
<TR><TD>EMin</TD><TD>if x &lt; EMin, the exp(x) function is linearized</TD></TR>
<TR><TD>EMax</TD><TD>if x &gt; EMax, the exp(x) function is linearized</TD></TR>
<TR><TD>useHeatPort</TD><TD>=true, if HeatPort is enabled</TD></TR>
<TR><TD>T</TD><TD>Fixed device temperature if useHeatPort = false [K]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>heatPort</TD><TD>&nbsp;</TD></TR>
<TR><TD>C</TD><TD>Collector</TD></TR>
<TR><TD>B</TD><TD>Base</TD></TR>
<TR><TD>E</TD><TD>Emitter</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE HeatingDiode<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Analo4310c901f42bc65dDiodeI.png" ALT="Modelica.Electrical.Analog.Semiconductors.HeatingDiode" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Analog.Semiconductors.HeatingDiode"></A><A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors"
>Modelica.Electrical.Analog.Semiconductors</A>.HeatingDiode</H2>
<B>Simple diode with heating port</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<P>
The simple diode is an electrical one port, where a heat port is added, which is
defined in the Modelica.Thermal library. It consists of the diode itself and an parallel ohmic
resistance <i>R</i>. The diode formula is:
</P>
<PRE>
                v/vt_t
  i  =  ids ( e        - 1).

</PRE>
where vt_t depends on the temperature of the heat port:
<PRE>
  vt_t = k*temp/q
</PRE>
<P>
If the exponent <i>v/vt_t</i> reaches the limit <i>maxex</i>, the diode characteristic is linearly
continued to avoid overflow.<br>
The thermal power is calculated by <i>i*v</i>.
</P>
<pre></PRE><P></P>
Extends from <A HREF="Modelica_Electrical_Analog_Interfaces.html#Modelica.Electrical.Analog.Interfaces.OnePort"
>Modelica.Electrical.Analog.Interfaces.OnePort</A> (Component with two electrical pins p and n and current i from p to n), <A HREF="Modelica_Electrical_Analog_Interfaces.html#Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort"
>Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort</A> (Partial model to include a conditional HeatPort in order to describe the power loss via a thermal network).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>Ids</TD><TD>Saturation current [A]</TD></TR>
<TR><TD>Maxexp</TD><TD>Max. exponent for linear continuation</TD></TR>
<TR><TD>R</TD><TD>Parallel ohmic resistance [Ohm]</TD></TR>
<TR><TD>EG</TD><TD>activation energy</TD></TR>
<TR><TD>N</TD><TD>Emission coefficient</TD></TR>
<TR><TD>TNOM</TD><TD>Parameter measurement temperature [K]</TD></TR>
<TR><TD>XTI</TD><TD>Temperature exponent of saturation current</TD></TR>
<TR><TD>useHeatPort</TD><TD>=true, if HeatPort is enabled</TD></TR>
<TR><TD>T</TD><TD>Fixed device temperature if useHeatPort = false [K]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>p</TD><TD>Positive pin (potential p.v &gt; n.v for positive voltage drop v)</TD></TR>
<TR><TD>n</TD><TD>Negative pin</TD></TR>
<TR><TD>heatPort</TD><TD>&nbsp;</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE HeatingNMOS<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Analo4a20dcd5c7a4cc06gNMOSI.png" ALT="Modelica.Electrical.Analog.Semiconductors.HeatingNMOS" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Analog.Semiconductors.HeatingNMOS"></A><A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors"
>Modelica.Electrical.Analog.Semiconductors</A>.HeatingNMOS</H2>
<B>Simple MOS Transistor with heating port</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>The NMOS model is a simple model of a n-channel metal-oxide semiconductor FET. It differs slightly from the device used in the SPICE simulator. For more details please care for H. Spiro.
<br> A heating port is added for thermal electric simulation. The heating port is defined in the Modelica.Thermal library.
<br>The model does not consider capacitances. A high drain-source resistance RDS is included to avoid numerical difficulties.
</p>
<PRE>
  W       L      Beta         Vt      K2     K5       DW       DL
  m       m      A/V^2        V       -      -        m        m
  12.e-6  4.e-6  0.062e-3    -4.5     0.24   0.61    -1.2e-6  -0.9e-6      depletion
  60.e-6  3.e-6  0.048e-3     0.1     0.08   0.68    -1.2e-6  -0.9e-6      enhancement
  12.e-6  4.e-6  0.0625e-3   -0.8     0.21   0.78    -1.2e-6  -0.9e-6      zero
  50.e-6  8.e-6  0.0299e-3    0.24    1.144  0.7311  -5.4e-6  -4.e-6
  20.e-6  6.e-6  0.041e-3     0.8     1.144  0.7311  -2.5e-6  -1.5e-6
  30.e-6  9.e-6  0.025e-3    -4.0     0.861  0.878   -3.4e-6  -1.74e-6
  30.e-6  5.e-6  0.031e-3     0.6     1.5    0.72     0       -3.9e-6
  50.e-6  6.e-6  0.0414e-3   -3.8     0.34   0.8     -1.6e-6  -2.e-6       depletion
  50.e-6  5.e-6  0.03e-3      0.37    0.23   0.86    -1.6e-6  -2.e-6       enhancement
  50.e-6  6.e-6  0.038e-3    -0.9     0.23   0.707   -1.6e-6  -2.e-6       zero
  20.e-6  4.e-6  0.06776e-3   0.5409  0.065  0.71    -0.8e-6  -0.2e-6
  20.e-6  4.e-6  0.06505e-3   0.6209  0.065  0.71    -0.8e-6  -0.2e-6
  20.e-6  4.e-6  0.05365e-3   0.6909  0.03   0.8     -0.3e-6  -0.2e-6
  20.e-6  4.e-6  0.05365e-3   0.4909  0.03   0.8     -0.3e-6  -0.2e-6
  12.e-6  4.e-6  0.023e-3    -4.5     0.29   0.6      0        0           depletion
  60.e-6  3.e-6  0.022e-3     0.1     0.11   0.65     0        0           enhancement
  12.e-6  4.e-6  0.038e-3    -0.8     0.33   0.6      0        0           zero
  20.e-6  6.e-6  0.022e-3     0.8     1      0.66     0        0
</PRE>
<p><b>References:</b></p>
<p>Spiro, H.: Simulation integrierter Schaltungen. R. Oldenbourg Verlag Muenchen Wien 1990.</p>
<pre></PRE><P></P>
Extends from <A HREF="Modelica_Electrical_Analog_Interfaces.html#Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort"
>Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort</A> (Partial model to include a conditional HeatPort in order to describe the power loss via a thermal network).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>W</TD><TD>Width [m]</TD></TR>
<TR><TD>L</TD><TD>Length [m]</TD></TR>
<TR><TD>Beta</TD><TD>Transconductance parameter [A/V2]</TD></TR>
<TR><TD>Vt</TD><TD>Zero bias threshold voltage [V]</TD></TR>
<TR><TD>K2</TD><TD>Bulk threshold parameter</TD></TR>
<TR><TD>K5</TD><TD>Reduction of pinch-off region</TD></TR>
<TR><TD>dW</TD><TD>narrowing of channel [m]</TD></TR>
<TR><TD>dL</TD><TD>shortening of channel [m]</TD></TR>
<TR><TD>RDS</TD><TD>Drain-Source-Resistance [Ohm]</TD></TR>
<TR><TD>Tnom</TD><TD>Parameter measurement temperature [K]</TD></TR>
<TR><TD>kvt</TD><TD>fitting parameter for Vt</TD></TR>
<TR><TD>kk2</TD><TD>fitting parameter for K22</TD></TR>
<TR><TD>useHeatPort</TD><TD>=true, if HeatPort is enabled</TD></TR>
<TR><TD>T</TD><TD>Fixed device temperature if useHeatPort = false [K]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>D</TD><TD>Drain</TD></TR>
<TR><TD>G</TD><TD>Gate</TD></TR>
<TR><TD>S</TD><TD>Source</TD></TR>
<TR><TD>B</TD><TD>Bulk</TD></TR>
<TR><TD>heatPort</TD><TD>&nbsp;</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE HeatingPMOS<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Analo4a65780bc7abcc06gPMOSI.png" ALT="Modelica.Electrical.Analog.Semiconductors.HeatingPMOS" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Analog.Semiconductors.HeatingPMOS"></A><A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors"
>Modelica.Electrical.Analog.Semiconductors</A>.HeatingPMOS</H2>
<B>Simple PMOS Transistor with heating port</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>The PMOS model is a simple model of a p-channel metal-oxide semiconductor FET. It differs slightly from the device used in the SPICE simulator. For more details please care for H. Spiro.
<br>A heating port is added for thermal electric simulation. The heating port is defined in the Modelica.Thermal library.
<br>The model does not consider capacitances. A high drain-source resistance RDS is included to avoid numerical difficulties.</p>
<dl><dt><b>References:</b> </dt>
<dd>Spiro, H.: Simulation integrierter Schaltungen. R. Oldenbourg Verlag Muenchen Wien 1990. </dd>
</dl><p>Some typical parameter sets are:</p>
<PRE>
  W       L      Beta        Vt    K2     K5      DW       DL
  m       m      A/V^2       V     -      -       m        m
  50.e-6  8.e-6  0.0085e-3  -0.15  0.41   0.839  -3.8e-6  -4.0e-6
  20.e-6  6.e-6  0.0105e-3  -1.0   0.41   0.839  -2.5e-6  -2.1e-6
  30.e-6  5.e-6  0.0059e-3  -0.3   0.98   1.01    0       -3.9e-6
  30.e-6  5.e-6  0.0152e-3  -0.69  0.104  1.1    -0.8e-6  -0.4e-6
  30.e-6  5.e-6  0.0163e-3  -0.69  0.104  1.1    -0.8e-6  -0.4e-6
  30.e-6  5.e-6  0.0182e-3  -0.69  0.086  1.06   -0.1e-6  -0.6e-6
  20.e-6  6.e-6  0.0074e-3  -1.    0.4    0.59    0        0
</PRE>
<pre></PRE><P></P>
Extends from <A HREF="Modelica_Electrical_Analog_Interfaces.html#Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort"
>Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort</A> (Partial model to include a conditional HeatPort in order to describe the power loss via a thermal network).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>W</TD><TD>Width [m]</TD></TR>
<TR><TD>L</TD><TD>Length [m]</TD></TR>
<TR><TD>Beta</TD><TD>Transconductance parameter [A/V2]</TD></TR>
<TR><TD>Vt</TD><TD>Zero bias threshold voltage [V]</TD></TR>
<TR><TD>K2</TD><TD>Bulk threshold parameter</TD></TR>
<TR><TD>K5</TD><TD>Reduction of pinch-off region</TD></TR>
<TR><TD>dW</TD><TD>Narrowing of channel [m]</TD></TR>
<TR><TD>dL</TD><TD>Shortening of channel [m]</TD></TR>
<TR><TD>RDS</TD><TD>Drain-Source-Resistance [Ohm]</TD></TR>
<TR><TD>Tnom</TD><TD>Parameter measurement temperature [K]</TD></TR>
<TR><TD>kvt</TD><TD>fitting parameter for Vt</TD></TR>
<TR><TD>kk2</TD><TD>fitting parameter for Kk2</TD></TR>
<TR><TD>useHeatPort</TD><TD>=true, if HeatPort is enabled</TD></TR>
<TR><TD>T</TD><TD>Fixed device temperature if useHeatPort = false [K]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>D</TD><TD>Drain</TD></TR>
<TR><TD>G</TD><TD>Gate</TD></TR>
<TR><TD>S</TD><TD>Source</TD></TR>
<TR><TD>B</TD><TD>Bulk</TD></TR>
<TR><TD>heatPort</TD><TD>&nbsp;</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE HeatingNPN<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Analo8d44a75eae3d25d3ngNPNI.png" ALT="Modelica.Electrical.Analog.Semiconductors.HeatingNPN" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Analog.Semiconductors.HeatingNPN"></A><A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors"
>Modelica.Electrical.Analog.Semiconductors</A>.HeatingNPN</H2>
<B>Simple NPN BJT according to Ebers-Moll with heating port</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>This model is a simple model of a bipolar NPN junction transistor according to Ebers-Moll.
<br>A heating port is added for thermal electric simulation. The heating port is defined in the Modelica.Thermal library.
<br>A typical parameter set is (the parameter Vt is no longer used):</p>
<pre>  Bf  Br  Is     Vak  Tauf    Taur  Ccs   Cje     Cjc     Phie  Me   PHic   Mc     Gbc    Gbe
  -   -   A      V    s       s     F     F       F       V     -    V      -      mS     mS
  50  0.1 1e-16  0.02 0.12e-9 5e-9  1e-12 0.4e-12 0.5e-12 0.8   0.4  0.8    0.333  1e-15  1e-15</pre>
<p><b>References:</b></p>
<p>Vlach, J.; Singal, K.: Computer methods for circuit analysis and design. Van Nostrand Reinhold, New York 1983 on page 317 ff.</p>
<pre></PRE><P></P>
Extends from <A HREF="Modelica_Electrical_Analog_Interfaces.html#Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort"
>Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort</A> (Partial model to include a conditional HeatPort in order to describe the power loss via a thermal network).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>Bf</TD><TD>Forward beta</TD></TR>
<TR><TD>Br</TD><TD>Reverse beta</TD></TR>
<TR><TD>Is</TD><TD>Transport saturation current [A]</TD></TR>
<TR><TD>Vak</TD><TD>Early voltage (inverse), 1/Volt [1/V]</TD></TR>
<TR><TD>Tauf</TD><TD>Ideal forward transit time [s]</TD></TR>
<TR><TD>Taur</TD><TD>Ideal reverse transit time [s]</TD></TR>
<TR><TD>Ccs</TD><TD>Collector-substrate(ground) cap. [F]</TD></TR>
<TR><TD>Cje</TD><TD>Base-emitter zero bias depletion cap. [F]</TD></TR>
<TR><TD>Cjc</TD><TD>Base-coll. zero bias depletion cap. [F]</TD></TR>
<TR><TD>Phie</TD><TD>Base-emitter diffusion voltage [V]</TD></TR>
<TR><TD>Me</TD><TD>Base-emitter gradation exponent</TD></TR>
<TR><TD>Phic</TD><TD>Base-collector diffusion voltage [V]</TD></TR>
<TR><TD>Mc</TD><TD>Base-collector gradation exponent</TD></TR>
<TR><TD>Gbc</TD><TD>Base-collector conductance [S]</TD></TR>
<TR><TD>Gbe</TD><TD>Base-emitter conductance [S]</TD></TR>
<TR><TD>EMin</TD><TD>if x &lt; EMin, the exp(x) function is linearized</TD></TR>
<TR><TD>EMax</TD><TD>if x &gt; EMax, the exp(x) function is linearized</TD></TR>
<TR><TD>Tnom</TD><TD>Parameter measurement temperature [K]</TD></TR>
<TR><TD>XTI</TD><TD>Temperature exponent for effect on Is</TD></TR>
<TR><TD>XTB</TD><TD>Forward and reverse beta temperature exponent</TD></TR>
<TR><TD>EG</TD><TD>Energy gap for temperature effect on Is</TD></TR>
<TR><TD>NF</TD><TD>Forward current emission coefficient</TD></TR>
<TR><TD>NR</TD><TD>Reverse current emission coefficient</TD></TR>
<TR><TD>K</TD><TD>Boltzmann&#39;s constant</TD></TR>
<TR><TD>q</TD><TD>Elementary electronic charge</TD></TR>
<TR><TD>useHeatPort</TD><TD>=true, if HeatPort is enabled</TD></TR>
<TR><TD>T</TD><TD>Fixed device temperature if useHeatPort = false [K]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>heatPort</TD><TD>&nbsp;</TD></TR>
<TR><TD>C</TD><TD>Collector</TD></TR>
<TR><TD>B</TD><TD>Base</TD></TR>
<TR><TD>E</TD><TD>Emitter</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE HeatingPNP<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Analo8d452c6cae3d5e0dngPNPI.png" ALT="Modelica.Electrical.Analog.Semiconductors.HeatingPNP" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Analog.Semiconductors.HeatingPNP"></A><A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors"
>Modelica.Electrical.Analog.Semiconductors</A>.HeatingPNP</H2>
<B>Simple PNP BJT according to Ebers-Moll with heating port</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>This model is a simple model of a bipolar PNP junction transistor according to Ebers-Moll.
<br>A heating port is added for thermal electric simulation. The heating port is defined in the Modelica.Thermal library.
<br>A typical parameter set is (the parameter Vt is no longer used):</p>
<pre>  Bf  Br  Is     Vak  Tauf    Taur  Ccs   Cje     Cjc     Phie  Me   PHic   Mc     Gbc    Gbe
  -   -   A      V    s       s     F     F       F       V     -    V      -      mS     mS
  50  0.1 1e-16  0.02 0.12e-9 5e-9  1e-12 0.4e-12 0.5e-12 0.8   0.4  0.8    0.333  1e-15  1e-15</pre>
<p><b>References:</b></p>
<p>Vlach, J.; Singal, K.: Computer methods for circuit analysis and design. Van Nostrand Reinhold, New York 1983 on page 317 ff.</p>
<pre></PRE><P></P>
Extends from <A HREF="Modelica_Electrical_Analog_Interfaces.html#Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort"
>Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort</A> (Partial model to include a conditional HeatPort in order to describe the power loss via a thermal network).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>Bf</TD><TD>Forward beta</TD></TR>
<TR><TD>Br</TD><TD>Reverse beta</TD></TR>
<TR><TD>Is</TD><TD>Transport saturation current [A]</TD></TR>
<TR><TD>Vak</TD><TD>Early voltage (inverse), 1/Volt [1/V]</TD></TR>
<TR><TD>Tauf</TD><TD>Ideal forward transit time [s]</TD></TR>
<TR><TD>Taur</TD><TD>Ideal reverse transit time [s]</TD></TR>
<TR><TD>Ccs</TD><TD>Collector-substrate(ground) cap. [F]</TD></TR>
<TR><TD>Cje</TD><TD>Base-emitter zero bias depletion cap. [F]</TD></TR>
<TR><TD>Cjc</TD><TD>Base-coll. zero bias depletion cap. [F]</TD></TR>
<TR><TD>Phie</TD><TD>Base-emitter diffusion voltage [V]</TD></TR>
<TR><TD>Me</TD><TD>Base-emitter gradation exponent</TD></TR>
<TR><TD>Phic</TD><TD>Base-collector diffusion voltage [V]</TD></TR>
<TR><TD>Mc</TD><TD>Base-collector gradation exponent</TD></TR>
<TR><TD>Gbc</TD><TD>Base-collector conductance [S]</TD></TR>
<TR><TD>Gbe</TD><TD>Base-emitter conductance [S]</TD></TR>
<TR><TD>EMin</TD><TD>if x &lt; EMin, the exp(x) function is linearized</TD></TR>
<TR><TD>EMax</TD><TD>if x &gt; EMax, the exp(x) function is linearized</TD></TR>
<TR><TD>Tnom</TD><TD>Parameter measurement temperature [K]</TD></TR>
<TR><TD>XTI</TD><TD>Temperature exponent for effect on Is</TD></TR>
<TR><TD>XTB</TD><TD>Forward and reverse beta temperature exponent</TD></TR>
<TR><TD>EG</TD><TD>Energy gap for temperature effect on Is</TD></TR>
<TR><TD>NF</TD><TD>Forward current emission coefficient</TD></TR>
<TR><TD>NR</TD><TD>Reverse current emission coefficient</TD></TR>
<TR><TD>K</TD><TD>Boltzmann&#39;s constant</TD></TR>
<TR><TD>q</TD><TD>Elementary electronic charge</TD></TR>
<TR><TD>useHeatPort</TD><TD>=true, if HeatPort is enabled</TD></TR>
<TR><TD>T</TD><TD>Fixed device temperature if useHeatPort = false [K]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>heatPort</TD><TD>&nbsp;</TD></TR>
<TR><TD>C</TD><TD>Collector</TD></TR>
<TR><TD>B</TD><TD>Base</TD></TR>
<TR><TD>E</TD><TD>Emitter</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE Thyristor<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Analobf547550617f3d43istorI.png" ALT="Modelica.Electrical.Analog.Semiconductors.Thyristor" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Analog.Semiconductors.Thyristor"></A><A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors"
>Modelica.Electrical.Analog.Semiconductors</A>.Thyristor</H2>
<B>Simple Thyristor Model</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>This is a simple thyristor model with three pins: Anode, Cathode and Gate. There are three operating modes:conducting, blocking and reverse breakthrough.
<br>As long as the thyristor is in blocking mode it behaves like a linear resistance Roff=VDRM^2/(VTM*IH). But if the voltage between anode and cathode exceeds VDRM or a positive gate current flows for a sufficient time the mode changes to conducting mode. The model stays in conducting mode until the anode current falls below the holding current IH. There is no way to switch off the thyristor via the gate. If the voltage between anode and cathode is negative, the model represents a diode (parameters Vt, Nbv) with reverse breakthrough voltage VRRM. </p>
<p>The dV/dt switch on is not taken into account in this model. The gate circuit is not influenced by the main circuit.</p>
<pre></PRE><P></P>
Extends from <A HREF="Modelica_Electrical_Analog_Interfaces.html#Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort"
>Modelica.Electrical.Analog.Interfaces.ConditionalHeatPort</A> (Partial model to include a conditional HeatPort in order to describe the power loss via a thermal network).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>VDRM</TD><TD>Forward breakthrough voltage [V]</TD></TR>
<TR><TD>VRRM</TD><TD>Reverse breakthrough voltage [V]</TD></TR>
<TR><TD>IDRM</TD><TD>Saturation current [A]</TD></TR>
<TR><TD>VTM</TD><TD>Conducting voltage [V]</TD></TR>
<TR><TD>IH</TD><TD>Holding current [A]</TD></TR>
<TR><TD>ITM</TD><TD>Conducting current [A]</TD></TR>
<TR><TD>VGT</TD><TD>Gate trigger voltage [V]</TD></TR>
<TR><TD>IGT</TD><TD>Gate trigger current [A]</TD></TR>
<TR><TD>TON</TD><TD>Switch on time [s]</TD></TR>
<TR><TD>TOFF</TD><TD>Switch off time [s]</TD></TR>
<TR><TD>Vt</TD><TD>Voltage equivalent of temperature (kT/qn) [V]</TD></TR>
<TR><TD>Nbv</TD><TD>Reverse Breakthrough emission coefficient</TD></TR>
<TR><TD>useHeatPort</TD><TD>=true, if HeatPort is enabled</TD></TR>
<TR><TD>T</TD><TD>Fixed device temperature if useHeatPort = false [K]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>heatPort</TD><TD>&nbsp;</TD></TR>
<TR><TD>Anode</TD><TD>&nbsp;</TD></TR>
<TR><TD>Cathode</TD><TD>&nbsp;</TD></TR>
<TR><TD>Gate</TD><TD>&nbsp;</TD></TR>
</TABLE>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE SimpleTriac<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Analo519d008f92e7d5d7TriacI.png" ALT="Modelica.Electrical.Analog.Semiconductors.SimpleTriac" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Analog.Semiconductors.SimpleTriac"></A><A HREF="Modelica_Electrical_Analog_Semiconductors.html#Modelica.Electrical.Analog.Semiconductors"
>Modelica.Electrical.Analog.Semiconductors</A>.SimpleTriac</H2>
<B>Simple triac, based on Semiconductors.Thyristor model</B><p></P>
<P></P><H3>Information</H3>
<PRE></pre>
<p>This is a simple TRIAC model based on the extended thyristor model Modelica.Electrical.Analog.Semiconductors.Thyristor.
<br>Two thyristors are contrarily connected in parallel, whereas each transistor is connected with a diode.
<br>Further information regarding the electrical component TRIAC can be detected in documentation of the ideal TRIAC model.
<br>As an additional information: this model is based on the Modelica.Electrical.Analog.Semiconductors.Thyristor.</p>
<p><b>Attention:</b> The model seems to be very sensitive with respect to the choice of some parameters (e.g., VDRM, VRRM). This is caused by the thyristor model. Further investigations are necessary.</p>
<pre></PRE><P></P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>VDRM</TD><TD>Forward breakthrough voltage [V]</TD></TR>
<TR><TD>VRRM</TD><TD>Reverse breakthrough voltage [V]</TD></TR>
<TR><TD>IDRM</TD><TD>Saturation current [A]</TD></TR>
<TR><TD>VTM</TD><TD>Conducting voltage [V]</TD></TR>
<TR><TD>IH</TD><TD>Holding current [A]</TD></TR>
<TR><TD>ITM</TD><TD>Conducting current [A]</TD></TR>
<TR><TD>VGT</TD><TD>Gate trigger voltage [V]</TD></TR>
<TR><TD>IGT</TD><TD>Gate trigger current [A]</TD></TR>
<TR><TD>TON</TD><TD>Switch on time [s]</TD></TR>
<TR><TD>TOFF</TD><TD>Switch off time [s]</TD></TR>
<TR><TD>Vt</TD><TD>Voltage equivalent of temperature (kT/qn) [V]</TD></TR>
<TR><TD>Nbv</TD><TD>Reverse Breakthrough emission coefficient</TD></TR>
<TR><TD>useHeatPort</TD><TD>=true, if HeatPort is enabled</TD></TR>
<TR><TD>T</TD><TD>Fixed device temperature if useHeatPort = false [K]</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>n</TD><TD>Cathode</TD></TR>
<TR><TD>p</TD><TD>Anode</TD></TR>
<TR><TD>g</TD><TD>Gate</TD></TR>
<TR><TD>heatPort</TD><TD>&nbsp;</TD></TR>
</TABLE>
<address><a href="http://www.3ds.com/">Automatically generated</a> Mon Sep 23 17:20:27 2013.
</address></BODY>
</HTML>
