
synthesis -f "eece444_video_card_eece444_video_card_lattice.synproj"
synthesis:  version Diamond (64-bit) 2.1.0.103

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.
Fri Apr 05 19:44:37 2013


Command Line:  synthesis -f eece444_video_card_eece444_video_card_lattice.synproj 

-- all messages logged in file synthesis.log
INFO: Synthesis Options: (LSE-1022)
INFO: -a option is = MachXO
INFO: -s option is = 3
INFO: -t option is = FTBGA256
INFO: -d option is = LCMXO2280C
INFO: Using package FTBGA256
INFO: Using performance grade 3
INFO:                                                           
INFO: ##########################################################
INFO: ### Lattice Family : MachXOE
INFO: ### Device  : LCMXO2280C
INFO: ### Package : FTBGA256
INFO: ### Speed   : 3
INFO: ##########################################################
INFO:                                                           
INFO: Optimization Goal = Balanced
INFO: Top level module name = Top
INFO: Target Frequency = 200.000000 MHz
INFO: Max Fanout = 1000
INFO: Timing Path count = 3
INFO: bram Utilization = 100.000000 %
INFO: dsp usage = TRUE (default)
INFO: dsp utilization = 100 (default)
INFO: fsm_encoding_style = auto
INFO: resolve_mixed_drivers = 0
INFO: Mux style = Auto
INFO: Use Carry Chain = TRUE
INFO: carry_chain_length = 0
INFO: Use IO Insertion = TRUE
INFO: Use IO Reg = TRUE
INFO: Resource Sharing = TRUE
INFO: Propagate Constants = TRUE
INFO: Remove Duplicate Registers = TRUE
INFO: force_gsr = auto
INFO: ROM style = auto
INFO: RAM style = auto
INFO: -comp option is FALSE
INFO: -syn option is FALSE
INFO: -p C:/Users/OctalByte/Documents/GitHub/eece444-video-card (searchpath added)
INFO: -p C:/lscc/diamond/2.1_x64/ispfpga/mj5g00/data (searchpath added)
INFO: -p C:/Users/OctalByte/Documents/GitHub/eece444-video-card/eece444_video_card (searchpath added)
INFO: -p C:/Users/OctalByte/Documents/GitHub/eece444-video-card (searchpath added)
INFO: Verilog design file = C:/Users/OctalByte/Documents/GitHub/eece444-video-card/Top.v
INFO: Verilog design file = C:/Users/OctalByte/Documents/GitHub/eece444-video-card/Controller.v
INFO: Ngd file = eece444_video_card_eece444_video_card.ngd
INFO: -sdc option: sdc file input not used
INFO: -lpf option: output file option is OFF
INFO: hardtimer checking is enabled (default); -dt option not used
INFO: -r option is OFF [ Remove LOC Properties is OFF ]
-- Technology check ok...MachXO, MachXO2...
INFO: * compile design *
INFO: Compile Design Begin
c:/users/octalbyte/documents/github/eece444-video-card/top.v(9): INFO: compiling module Top (VERI-1018)
C:/lscc/diamond/2.1_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo.v(1372): INFO: compiling module OSCC (VERI-1018)
c:/users/octalbyte/documents/github/eece444-video-card/controller.v(9): INFO: compiling module Controller (VERI-1018)
Last elaborated design is Top()
Loading NGL library 'C:/lscc/diamond/2.1_x64/ispfpga/mj5g00e/data/mj5gelib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.1_x64/ispfpga/mj5g00/data/mj5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.1_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.1_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'mj5g21x17.nph' in environment C:/lscc/diamond/2.1_x64/ispfpga.
loading NP_PATTERN_MANAGER

end NP_PATTERN_MANAGER

Package Status:                     Final          Version 1.26
INFO: Top level module name = Top


INFO: GSR Instance connected to net: \CNTRL/n1 (LSE-1149)
INFO: GSR will not be inferred since no asynchronous signal was found in netlist (LSE-1148)
WARNING: No lpf file will be written because -lpf option is not used or set to 0
WARNING - synthesis: WARNING: No lpf file will be written because -lpf option is not used or set to 0

INFO: Applying 200.000000 MHz constraint to all clocks (LSE-5000)
INFO: Results of ngd drc checks are available in Top_drc.log
Loading NGL library 'C:/lscc/diamond/2.1_x64/ispfpga/mj5g00e/data/mj5gelib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.1_x64/ispfpga/mj5g00/data/mj5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.1_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.1_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

WARNING - synthesis: logical net 'CNTRL/h_counter_13_add_4_4/CO0' has no load
WARNING - synthesis: logical net 'CNTRL/v_counter_14_add_4_12/CO0' has no load
WARNING - synthesis: logical net 'CNTRL/h_counter_13_add_4_12/CO0' has no load
WARNING - synthesis: logical net 'CNTRL/h_counter_13_add_4_12/CO1' has no load
WARNING - synthesis: logical net 'CNTRL/h_counter_13_add_4_12/S1' has no load
WARNING - synthesis: logical net 'CNTRL/v_counter_14_add_4_10/CO0' has no load
WARNING - synthesis: logical net 'CNTRL/v_counter_14_add_4_8/CO0' has no load
WARNING - synthesis: logical net 'CNTRL/v_counter_14_add_4_20/CO0' has no load
WARNING - synthesis: logical net 'CNTRL/v_counter_14_add_4_20/CO1' has no load
WARNING - synthesis: logical net 'CNTRL/v_counter_14_add_4_18/CO0' has no load
WARNING - synthesis: logical net 'CNTRL/h_counter_13_add_4_10/CO0' has no load
WARNING - synthesis: logical net 'CNTRL/h_counter_13_add_4_2/CO0' has no load
WARNING - synthesis: logical net 'CNTRL/h_counter_13_add_4_8/CO0' has no load
WARNING - synthesis: logical net 'CNTRL/h_counter_13_add_4_6/CO0' has no load
WARNING - synthesis: logical net 'CNTRL/v_counter_14_add_4_6/CO0' has no load
WARNING - synthesis: logical net 'CNTRL/v_counter_14_add_4_4/CO0' has no load
WARNING - synthesis: logical net 'CNTRL/v_counter_14_add_4_16/CO0' has no load
WARNING - synthesis: logical net 'CNTRL/v_counter_14_add_4_2/CO0' has no load
WARNING - synthesis: logical net 'CNTRL/v_counter_14_add_4_14/CO0' has no load
WARNING - synthesis: DRC complete with 19 warnings

Design Results:
     97 blocks expanded
completed the first expansion
INFO: All blocks are expanded and NGD expansion is successful
INFO: Writing ngd file eece444_video_card_eece444_video_card.ngd

################### Begin Area Report (Top)######################
Number of register bits => 31 of 2280 (1 % )
CCU2 => 16
FD1S3IX => 31
GSR => 1
IB => 1
OB => 2
OBZ => 1
ORCALUT4 => 40
OSCC => 1
PFUMX => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : osc_clk, loads : 31
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n60, loads : 20
  Net : n20_adj_4, loads : 11
  Net : v_counter_14, loads : 6
  Net : v_counter_6, loads : 5
  Net : v_counter_11, loads : 5
  Net : v_counter_19, loads : 5
  Net : v_counter_8, loads : 5
  Net : v_counter_13, loads : 5
  Net : v_counter_7, loads : 5
  Net : h_counter_7, loads : 5
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |  200.000 MHz|  116.604 MHz|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 55.344  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.266  secs
--------------------------------------------------------------

map -a "MachXO" -p LCMXO2280C -t FTBGA256 -s 3 -oc Commercial   "eece444_video_card_eece444_video_card.ngd" -o "eece444_video_card_eece444_video_card_map.ncd" -pr "eece444_video_card_eece444_video_card.prf" -mp "eece444_video_card_eece444_video_card.mrp" "C:/Users/OctalByte/Documents/GitHub/eece444-video-card/eece444_video_card.lpf" -c 0            
map:  version Diamond (64-bit) 2.1.0.103

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: eece444_video_card_eece444_video_card.ngd
   Picdevice="LCMXO2280C"

   Pictype="FTBGA256"

   Picspeed=3

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2280CFTBGA256, Performance used: 3.
Loading device for application map from file 'mj5g21x17.nph' in environment C:/lscc/diamond/2.1_x64/ispfpga.
loading NP_PATTERN_MANAGER

end NP_PATTERN_MANAGER

Package Status:                     Final          Version 1.26
Running general design DRC...
Removing unused logic...
Optimizing...



Design Summary:
   Number of PFU registers:    31
   Number of SLICEs:            37 out of  1140 (3%)
      SLICEs(logic/ROM):        37 out of   900 (4%)
      SLICEs(logic/ROM/RAM):     0 out of   240 (0%)
          As RAM:            0
          As Logic/ROM:      0
   Number of logic LUT4s:      41
   Number of distributed RAM:   0 (0 LUT4s)
   Number of ripple logic:     16 (32 LUT4s)
   Number of shift registers:   0
   Total number of LUT4s:      73
   Number of external PIOs: 4 out of 211 (2%)
   Number of PLLs:  0 out of 2 (0%)
   Number of block RAMs:  0 out of 3 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   Number of TSALL: 0 out of 1 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net osc_clk: 16 loads, 16 rising, 0 falling (Driver: OSCC_1 )
   Number of Clock Enables:  0
   Number of LSRs:  2
     Net CNTRL/n60: 10 loads, 10 LSLICEs
     Net CNTRL/n20_adj_4: 6 loads, 6 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net CNTRL/n60: 10 loads
     Net CNTRL/n20_adj_4: 6 loads
     Net CNTRL/v_counter_14: 6 loads
     Net CNTRL/h_counter_7: 5 loads
     Net CNTRL/h_counter_9: 5 loads
     Net CNTRL/v_counter_11: 5 loads
     Net CNTRL/v_counter_13: 5 loads
     Net CNTRL/v_counter_19: 5 loads
     Net CNTRL/v_counter_6: 5 loads
     Net CNTRL/v_counter_7: 5 loads
 
   Number of warnings:  0
   Number of errors:    0


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 33 MB

Dumping design to file eece444_video_card_eece444_video_card_map.ncd.

ldbanno "eece444_video_card_eece444_video_card_map.ncd" -n Verilog -o "eece444_video_card_eece444_video_card_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 2.1.0.103
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the eece444_video_card_eece444_video_card_map design file.


Loading design for application ldbanno from file eece444_video_card_eece444_video_card_map.ncd.
Design name: Top
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application ldbanno from file 'mj5g21x17.nph' in environment C:/lscc/diamond/2.1_x64/ispfpga.
loading NP_PATTERN_MANAGER

end NP_PATTERN_MANAGER

Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.75
Converting design "eece444_video_card_eece444_video_card_map.ncd" into .ldb format.
Writing Verilog netlist to file eece444_video_card_eece444_video_card_mapvo.vo
Writing SDF timing to file eece444_video_card_eece444_video_card_mapvo.sdf

mpartrce -p "eece444_video_card_eece444_video_card.p2t" -f "eece444_video_card_eece444_video_card.p3t" -tf "eece444_video_card_eece444_video_card.pt" "eece444_video_card_eece444_video_card_map.ncd" "eece444_video_card_eece444_video_card.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "eece444_video_card_eece444_video_card_map.ncd"
Fri Apr 05 19:44:45 2013

PAR: Place And Route Diamond (64-bit) 2.1.0.103.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF eece444_video_card_eece444_video_card_map.ncd eece444_video_card_eece444_video_card.dir/5_1.ncd eece444_video_card_eece444_video_card.prf
Preference file: eece444_video_card_eece444_video_card.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file eece444_video_card_eece444_video_card_map.ncd.
Design name: Top
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application par from file 'mj5g21x17.nph' in environment C:/lscc/diamond/2.1_x64/ispfpga.
loading NP_PATTERN_MANAGER

end NP_PATTERN_MANAGER

Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.75
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   OSC                1/1           100% used
   PIO (prelim)       4/271           1% used
                      4/211           1% bonded
   SLICE             37/1140          3% used



Number of Signals: 87
Number of Connections: 218

Pin Constraint Summary:
   4 out of 4 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    osc_clk (driver: OSCC_1, clk load #: 16)

No signal is selected as secondary clock.

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.

Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
..................
Placer score = 158231.
Finished Placer Phase 1.  REAL time: 33 secs 

Starting Placer Phase 2.
.
Placer score =  158183
Finished Placer Phase 2.  REAL time: 34 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 4 (0%)
  PLL        : 0 out of 2 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "osc_clk" from comp "OSCC_1" on site "OSC", clk load = 16

  PRIMARY  : 1 out of 4 (25%)
  SECONDARY: 0 out of 4 (0%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   4 out of 271 (1.5%) PIO sites used.
   4 out of 211 (1.9%) bonded PIO sites used.
   Number of PIO comps: 4; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 0 / 24 (  0%) | -          | -          | -          |
| 1        | 0 / 30 (  0%) | -          | -          | -          |
| 2        | 0 / 26 (  0%) | -          | -          | -          |
| 3        | 0 / 28 (  0%) | -          | -          | -          |
| 4        | 0 / 29 (  0%) | -          | -          | -          |
| 5        | 0 / 20 (  0%) | -          | -          | -          |
| 6        | 1 / 28 (  3%) | 3.3V       | -          | -          |
| 7        | 3 / 26 ( 11%) | 3.3V       | -          | -          |
+----------+---------------+------------+------------+------------+

Total placer CPU time: 33 secs 

Dumping design to file eece444_video_card_eece444_video_card.dir/5_1.ncd.

0 connections routed; 218 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 36 secs 

Start NBR router at 19:45:21 04/05/13

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design. Thanks.                                       
*****************************************************************

Start NBR special constraint process at 19:45:21 04/05/13

Start NBR section for initial routing
Level 4, iteration 1
6(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 30.191ns/0.000ns; real time: 36 secs 
Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 30.191ns/0.000ns; real time: 36 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 30.191ns/0.000ns; real time: 36 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 30.191ns/0.000ns; real time: 36 secs 

Start NBR section for re-routing
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 30.191ns/0.000ns; real time: 36 secs 

Start NBR section for post-routing

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack : 30.191ns
  Timing score : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Hold time optimization iteration 0:
All hold time violations have been successfully corrected in speed grade M

---------------IO Configurable Delay Element Usage Summary---------------

Total IO Configurable Delay Elements used: 0 
---------------End of IO Configurable Delay Element Usage Summary--------

Total CPU time 37 secs 
Total REAL time: 38 secs 
Completely routed.
End of route.  218 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file eece444_video_card_eece444_video_card.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 30.191
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.301
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000

Total CPU  time to completion: 37 secs 
Total REAL time to completion: 38 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -w "eece444_video_card_eece444_video_card.ncd" -f "eece444_video_card_eece444_video_card.t2b" "eece444_video_card_eece444_video_card.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 2.1.0.103
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file eece444_video_card_eece444_video_card.ncd.
Design name: Top
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application Bitgen from file 'mj5g21x17.nph' in environment C:/lscc/diamond/2.1_x64/ispfpga.
loading NP_PATTERN_MANAGER

end NP_PATTERN_MANAGER

Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.75

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from eece444_video_card_eece444_video_card.prf...

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "eece444_video_card_eece444_video_card.bit".

ispdfw -dev LCMXO2280C-XXFT256 -if "eece444_video_card_eece444_video_card.bit" -oft -jed -of "eece444_video_card_eece444_video_card.jed"  -comment "eece444_video_card_eece444_video_card.alt"

Device Info:
Full name: LCMXO2280C
Row Width: 1116
Column Width: 436
Usercode bit #: 32
Processing BIT2JED...

Input: eece444_video_card_eece444_video_card.bit
Output: eece444_video_card_eece444_video_card.jed
Overwriteues: 0
Comment file: eece444_video_card_eece444_video_card.alt
Lever: 0
+-------------+
|   Succeed!  |
+-------------+
